make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparesf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparesf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpsf2, __lesf2);
 ^
 CC       comparedf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparedf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpdf2, __ledf2);
 ^
 CC       negsf2.o
 CC       negdf2.o
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       libcompiler_rt.a
 AR       libcompiler_rt.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libbase'
 CC       crt0-lm32.o
 CC       exception.o
 CC       libc.o
 CC       errno.o
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       qsort.o
 CC       strtod.o
 CC       spiflash.o
 CC       strcasecmp.o
 CC       vsnprintf.o
 AR       libbase.a
 CC       vsnprintf-nofloat.o
 AR       libbase-nofloat.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python -m litex.soc.tools.mkmscimg bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/uip'
 CC       clock-arch.o
 CC       rtimer-arch.o
 CC       liteethmac-drv.o
 AR       libuip.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/firmware'
 CC       bist.o
 CC       ci.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:941:21: warning: 'log2' defined but not used [-Wunused-function]
 static unsigned int log2(unsigned int v)
                     ^
 CC       config.o
 CC       edid.o
 CC       encoder.o
 CC       etherbone.o
 CC       ethernet.o
 CC       fx2.o
 CC       hdmi_in0.o
 CC       hdmi_in1.o
 CC       hdmi_out0.o
 CC       hdmi_out1.o
 CC       heartbeat.o
 CC       i2c.o
 CC       isr.o
 CC       main.o
 CC       mdio.o
 CC       opsis_eeprom.o
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
Updating version_data.h
Updating version_data.c
 CC       pattern.o
 CC       pll.o
 CC       processor.o
 CC       reboot.o
 CC       stdio_wrap.o
 CC       telnet.o
 CC       tofe_eeprom.o
 CC       uptime.o
 CC       version.o
 CC       version_data.o
cp /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/bios/boot-helper-lm32.S boot-helper-lm32.S
 CC       boot-helper-lm32.o
 LD       firmware.elf
chmod -x firmware.elf
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/firmware'
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2591: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2592: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2593: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2594: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2595: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2596: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2597: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2598: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2599: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2600: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2601: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2602: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2603: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2604: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2605: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3432: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3433: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3434: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3435: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3436: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3437: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3438: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3439: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3440: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3441: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3442: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3443: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3444: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3445: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3446: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4156: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4180: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4204: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4347: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4348: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4349: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4350: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4351: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4352: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4353: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4354: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4355: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4356: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4819: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4843: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4867: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5010: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5011: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5012: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5013: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5014: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5015: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5016: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5017: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5018: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 5019: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17340: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17341: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17342: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17343: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17344: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17345: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17346: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17347: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17348: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17349: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17350: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17351: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17352: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17353: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17354: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18373: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18374: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18375: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18376: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18377: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18378: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18379: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18380: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18381: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18382: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18383: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18384: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18385: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18386: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18387: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24940: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25033: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25042: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25098: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25139: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25245: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25276: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25304: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25335: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25363: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25394: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25422: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25453: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25481: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25512: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25540: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25571: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25599: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25630: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25658: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25689: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25717: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25748: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25776: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25807: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25835: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25866: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25894: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25925: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25953: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25984: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26012: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26043: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26071: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26102: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26130: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26161: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26189: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26215: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26532: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26600: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26619: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26638: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26662: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26687: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26706: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26725: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26749: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26774: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26793: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26812: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26836: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26956: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27024: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27043: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27062: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27086: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27111: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27130: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27149: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27173: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27198: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27217: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27236: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27260: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27430: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27450: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27517: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27549: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27586: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27618: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27655: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27687: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27855: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27886: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27918: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27955: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27987: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28024: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28056: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 113: Using initial value of videosoc_videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 126: Using initial value of videosoc_videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 145: Using initial value of videosoc_videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 161: Using initial value of videosoc_videosoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 197: Using initial value of videosoc_videosoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 210: Using initial value of videosoc_videosoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 239: Using initial value of videosoc_videosoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 264: Using initial value of videosoc_videosoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 292: Using initial value of videosoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 296: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 303: Using initial value of videosoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 338: Using initial value of videosoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 534: Using initial value of videosoc_controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 550: Using initial value of videosoc_controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 658: Using initial value of videosoc_controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 659: Using initial value of videosoc_controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 687: Using initial value of videosoc_controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 702: Using initial value of videosoc_controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 748: Using initial value of videosoc_controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 763: Using initial value of videosoc_controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 809: Using initial value of videosoc_controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 824: Using initial value of videosoc_controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 870: Using initial value of videosoc_controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 885: Using initial value of videosoc_controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 931: Using initial value of videosoc_controllerinjector_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 946: Using initial value of videosoc_controllerinjector_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 992: Using initial value of videosoc_controllerinjector_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1007: Using initial value of videosoc_controllerinjector_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1053: Using initial value of videosoc_controllerinjector_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1068: Using initial value of videosoc_controllerinjector_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1114: Using initial value of videosoc_controllerinjector_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1129: Using initial value of videosoc_controllerinjector_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1154: Using initial value of videosoc_controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1155: Using initial value of videosoc_controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1156: Using initial value of videosoc_controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1173: Using initial value of videosoc_controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1188: Using initial value of videosoc_controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1189: Using initial value of videosoc_controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1190: Using initial value of videosoc_controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1191: Using initial value of videosoc_controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1192: Using initial value of videosoc_controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1206: Using initial value of videosoc_controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1209: Using initial value of videosoc_controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1319: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1371: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1372: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1378: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1379: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1461: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1474: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1490: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1564: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1624: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1625: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1806: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1836: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1851: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1880: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1883: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1907: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1922: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1957: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1970: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1983: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1998: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2062: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2065: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2088: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2093: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2179: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2207: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2212: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2298: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2326: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2331: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2417: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2551: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2695: Using initial value of hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2819: Using initial value of hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2832: Using initial value of hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2903: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2906: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2929: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2934: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3020: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3048: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3053: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3139: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3167: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3172: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3258: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3392: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3536: Using initial value of hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3660: Using initial value of hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3673: Using initial value of hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3693: Using initial value of litedramport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3694: Using initial value of litedramport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3697: Using initial value of litedramport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3701: Using initial value of litedramport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3702: Using initial value of litedramport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3790: Using initial value of litedramport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3795: Using initial value of litedramportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3808: Using initial value of litedramportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3872: Using initial value of hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3889: Using initial value of hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4049: Using initial value of hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4090: Using initial value of hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4093: Using initial value of hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4108: Using initial value of hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4111: Using initial value of hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4223: Using initial value of hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4229: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4242: Using initial value of hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4258: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4271: Using initial value of hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4287: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4300: Using initial value of hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4401: Using initial value of litedramport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4402: Using initial value of litedramport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4405: Using initial value of litedramport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4409: Using initial value of litedramport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4410: Using initial value of litedramport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4498: Using initial value of litedramport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4503: Using initial value of litedramportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4516: Using initial value of litedramportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4580: Using initial value of hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4597: Using initial value of hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4757: Using initial value of hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4886: Using initial value of hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4892: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4905: Using initial value of hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4921: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4934: Using initial value of hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4950: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4963: Using initial value of hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24981: Signal <mem> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6601: Assignment to videosoc_videosoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6605: Assignment to videosoc_videosoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6704: Assignment to videosoc_videosoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6761: Assignment to videosoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6762: Assignment to videosoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6765: Assignment to videosoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6766: Assignment to videosoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6822: Assignment to videosoc_controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6837: Assignment to videosoc_controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7136: Assignment to videosoc_controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7285: Assignment to videosoc_controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7434: Assignment to videosoc_controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7583: Assignment to videosoc_controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7732: Assignment to videosoc_controllerinjector_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7881: Assignment to videosoc_controllerinjector_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8030: Assignment to videosoc_controllerinjector_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8179: Assignment to videosoc_controllerinjector_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8336: Assignment to videosoc_controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8401: Assignment to videosoc_controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8715: Assignment to litedramport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8716: Assignment to litedramport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8718: Assignment to litedramport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8719: Assignment to litedramport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8760: Assignment to litedramport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8761: Assignment to litedramport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8824: Assignment to litedramport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8879: Assignment to litedramport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8962: Assignment to litedramportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8967: Assignment to litedramportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8995: Assignment to litedramportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9015: Assignment to litedramportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9050: Assignment to litedramportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9111: Assignment to litedramport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9166: Assignment to litedramport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9249: Assignment to litedramportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9254: Assignment to litedramportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9282: Assignment to litedramportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9302: Assignment to litedramportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9337: Assignment to litedramportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9383: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9388: Assignment to videosoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9458: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9466: Assignment to videosoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9568: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9570: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9571: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9574: Assignment to ethphy_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9576: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9577: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9599: Assignment to ethphy_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9628: Assignment to ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9669: Assignment to ethphy_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9694: Assignment to ethphy_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10022: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10187: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10239: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10240: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10443: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10621: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10748: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10751: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10755: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10758: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10792: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10941: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11062: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11063: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11065: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11066: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11067: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11069: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11070: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11072: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11073: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11074: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11080: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11081: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11087: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11088: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11126: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11127: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11129: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11130: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11142: Assignment to hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11146: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11148: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11471: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11496: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11502: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11504: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11516: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11517: Assignment to hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11583: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11597: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11622: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11679: Assignment to hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11777: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11778: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11780: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11781: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11793: Assignment to hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11797: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11799: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12122: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12147: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12153: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12155: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12167: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12168: Assignment to hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12234: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12248: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12273: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12330: Assignment to hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12474: Assignment to hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12487: Assignment to hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12574: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12575: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12579: Assignment to hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12581: Assignment to litedramport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12607: Assignment to hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12635: Assignment to hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12671: Assignment to hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12673: Assignment to hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12741: Assignment to hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12773: Assignment to hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12805: Assignment to hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12833: Assignment to hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12921: Assignment to hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12934: Assignment to hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13021: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13022: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13026: Assignment to hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13028: Assignment to litedramport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13054: Assignment to hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13082: Assignment to hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13118: Assignment to hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13120: Assignment to hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13183: Assignment to hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13215: Assignment to hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13247: Assignment to hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13275: Assignment to hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13293: Assignment to videosoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13294: Assignment to videosoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13298: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13332: Assignment to videosoc_videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13333: Assignment to videosoc_videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13335: Assignment to videosoc_videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13336: Assignment to videosoc_videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13337: Assignment to videosoc_videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13343: Assignment to videosoc_videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13344: Assignment to videosoc_videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13347: Assignment to videosoc_videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13350: Assignment to videosoc_videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13351: Assignment to videosoc_videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13353: Assignment to videosoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13354: Assignment to videosoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13356: Assignment to videosoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13357: Assignment to videosoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13358: Assignment to videosoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13383: Assignment to videosoc_csrbank0_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13384: Assignment to videosoc_csrbank0_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13385: Assignment to videosoc_csrbank0_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13386: Assignment to videosoc_csrbank0_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13387: Assignment to videosoc_csrbank0_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13388: Assignment to videosoc_csrbank0_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13389: Assignment to videosoc_csrbank0_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13390: Assignment to videosoc_csrbank0_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13391: Assignment to videosoc_csrbank0_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13392: Assignment to videosoc_csrbank0_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13393: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13394: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13399: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13401: Assignment to videosoc_csrbank0_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13402: Assignment to videosoc_csrbank0_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13409: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13410: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13415: Assignment to videosoc_csrbank0_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13416: Assignment to videosoc_csrbank0_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13434: Assignment to videosoc_csrbank1_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13435: Assignment to videosoc_csrbank1_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13440: Assignment to videosoc_csrbank1_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13441: Assignment to videosoc_csrbank1_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13466: Assignment to videosoc_csrbank2_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13467: Assignment to videosoc_csrbank2_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13472: Assignment to videosoc_csrbank2_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13473: Assignment to videosoc_csrbank2_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13476: Assignment to videosoc_csrbank2_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13477: Assignment to videosoc_csrbank2_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13478: Assignment to videosoc_csrbank2_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13479: Assignment to videosoc_csrbank2_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13484: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13486: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13488: Assignment to videosoc_csrbank2_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13489: Assignment to videosoc_csrbank2_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13492: Assignment to videosoc_csrbank2_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13493: Assignment to videosoc_csrbank2_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13494: Assignment to videosoc_csrbank2_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13495: Assignment to videosoc_csrbank2_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13496: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13498: Assignment to videosoc_csrbank2_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13499: Assignment to videosoc_csrbank2_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13500: Assignment to videosoc_csrbank2_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13501: Assignment to videosoc_csrbank2_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13502: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13504: Assignment to videosoc_csrbank2_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13505: Assignment to videosoc_csrbank2_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13506: Assignment to videosoc_csrbank2_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13507: Assignment to videosoc_csrbank2_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13508: Assignment to videosoc_csrbank2_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13509: Assignment to videosoc_csrbank2_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13512: Assignment to videosoc_csrbank2_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13513: Assignment to videosoc_csrbank2_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13514: Assignment to videosoc_csrbank2_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13515: Assignment to videosoc_csrbank2_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13516: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13518: Assignment to videosoc_csrbank2_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13519: Assignment to videosoc_csrbank2_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13520: Assignment to videosoc_csrbank2_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13521: Assignment to videosoc_csrbank2_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13522: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13524: Assignment to videosoc_csrbank2_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13525: Assignment to videosoc_csrbank2_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13526: Assignment to videosoc_csrbank2_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13527: Assignment to videosoc_csrbank2_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13528: Assignment to videosoc_csrbank2_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13529: Assignment to videosoc_csrbank2_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13532: Assignment to videosoc_csrbank2_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13533: Assignment to videosoc_csrbank2_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13534: Assignment to videosoc_csrbank2_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13535: Assignment to videosoc_csrbank2_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13536: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13538: Assignment to videosoc_csrbank2_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13539: Assignment to videosoc_csrbank2_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13540: Assignment to videosoc_csrbank2_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13541: Assignment to videosoc_csrbank2_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13542: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13544: Assignment to videosoc_csrbank2_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13545: Assignment to videosoc_csrbank2_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13546: Assignment to videosoc_csrbank2_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13547: Assignment to videosoc_csrbank2_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13548: Assignment to videosoc_csrbank2_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13549: Assignment to videosoc_csrbank2_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13550: Assignment to videosoc_csrbank2_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13551: Assignment to videosoc_csrbank2_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13552: Assignment to videosoc_csrbank2_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13553: Assignment to videosoc_csrbank2_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13554: Assignment to videosoc_csrbank2_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13555: Assignment to videosoc_csrbank2_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13556: Assignment to videosoc_csrbank2_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13557: Assignment to videosoc_csrbank2_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13558: Assignment to videosoc_csrbank2_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13559: Assignment to videosoc_csrbank2_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13560: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13590: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13591: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13597: Assignment to hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13640: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13647: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13654: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13675: Assignment to videosoc_csrbank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13676: Assignment to videosoc_csrbank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13681: Assignment to videosoc_csrbank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13682: Assignment to videosoc_csrbank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13685: Assignment to videosoc_csrbank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13686: Assignment to videosoc_csrbank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13687: Assignment to videosoc_csrbank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13688: Assignment to videosoc_csrbank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13693: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13695: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13697: Assignment to videosoc_csrbank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13698: Assignment to videosoc_csrbank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13701: Assignment to videosoc_csrbank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13702: Assignment to videosoc_csrbank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13703: Assignment to videosoc_csrbank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13704: Assignment to videosoc_csrbank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13705: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13707: Assignment to videosoc_csrbank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13708: Assignment to videosoc_csrbank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13709: Assignment to videosoc_csrbank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13710: Assignment to videosoc_csrbank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13711: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13713: Assignment to videosoc_csrbank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13714: Assignment to videosoc_csrbank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13715: Assignment to videosoc_csrbank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13716: Assignment to videosoc_csrbank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13717: Assignment to videosoc_csrbank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13718: Assignment to videosoc_csrbank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13721: Assignment to videosoc_csrbank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13722: Assignment to videosoc_csrbank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13723: Assignment to videosoc_csrbank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13724: Assignment to videosoc_csrbank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13725: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13727: Assignment to videosoc_csrbank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13728: Assignment to videosoc_csrbank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13729: Assignment to videosoc_csrbank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13730: Assignment to videosoc_csrbank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13731: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13733: Assignment to videosoc_csrbank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13734: Assignment to videosoc_csrbank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13735: Assignment to videosoc_csrbank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13736: Assignment to videosoc_csrbank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13737: Assignment to videosoc_csrbank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13738: Assignment to videosoc_csrbank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13741: Assignment to videosoc_csrbank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13742: Assignment to videosoc_csrbank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13743: Assignment to videosoc_csrbank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13744: Assignment to videosoc_csrbank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13745: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13747: Assignment to videosoc_csrbank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13748: Assignment to videosoc_csrbank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13749: Assignment to videosoc_csrbank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13750: Assignment to videosoc_csrbank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13751: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13753: Assignment to videosoc_csrbank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13754: Assignment to videosoc_csrbank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13755: Assignment to videosoc_csrbank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13756: Assignment to videosoc_csrbank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13757: Assignment to videosoc_csrbank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13758: Assignment to videosoc_csrbank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13759: Assignment to videosoc_csrbank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13760: Assignment to videosoc_csrbank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13761: Assignment to videosoc_csrbank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13762: Assignment to videosoc_csrbank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13763: Assignment to videosoc_csrbank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13764: Assignment to videosoc_csrbank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13765: Assignment to videosoc_csrbank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13766: Assignment to videosoc_csrbank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13767: Assignment to videosoc_csrbank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13768: Assignment to videosoc_csrbank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13769: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13799: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13800: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13806: Assignment to hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13849: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13856: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13863: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13869: Assignment to hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13871: Assignment to videosoc_csrbank4_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13872: Assignment to videosoc_csrbank4_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13873: Assignment to videosoc_csrbank4_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13874: Assignment to videosoc_csrbank4_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13875: Assignment to videosoc_csrbank4_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13876: Assignment to videosoc_csrbank4_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13877: Assignment to videosoc_csrbank4_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13878: Assignment to videosoc_csrbank4_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13933: Assignment to hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13935: Assignment to hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13937: Assignment to videosoc_csrbank4_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13938: Assignment to videosoc_csrbank4_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13943: Assignment to videosoc_csrbank4_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13944: Assignment to videosoc_csrbank4_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13945: Assignment to videosoc_csrbank4_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13946: Assignment to videosoc_csrbank4_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13951: Assignment to hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13953: Assignment to hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13955: Assignment to videosoc_csrbank4_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13956: Assignment to videosoc_csrbank4_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14016: Assignment to hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14018: Assignment to videosoc_csrbank5_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14019: Assignment to videosoc_csrbank5_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14020: Assignment to videosoc_csrbank5_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14021: Assignment to videosoc_csrbank5_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14022: Assignment to videosoc_csrbank5_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14023: Assignment to videosoc_csrbank5_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14024: Assignment to videosoc_csrbank5_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14025: Assignment to videosoc_csrbank5_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14119: Assignment to videosoc_csrbank6_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14120: Assignment to videosoc_csrbank6_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14121: Assignment to videosoc_csrbank6_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14122: Assignment to videosoc_csrbank6_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14123: Assignment to videosoc_csrbank6_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14124: Assignment to videosoc_csrbank6_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14125: Assignment to videosoc_csrbank6_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14126: Assignment to videosoc_csrbank6_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14127: Assignment to videosoc_csrbank6_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14128: Assignment to videosoc_csrbank6_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14129: Assignment to videosoc_csrbank6_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14130: Assignment to videosoc_csrbank6_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14131: Assignment to videosoc_csrbank6_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14132: Assignment to videosoc_csrbank6_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14133: Assignment to videosoc_csrbank6_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14134: Assignment to videosoc_csrbank6_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14135: Assignment to videosoc_csrbank6_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14136: Assignment to videosoc_csrbank6_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14137: Assignment to videosoc_csrbank6_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14138: Assignment to videosoc_csrbank6_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14139: Assignment to videosoc_csrbank6_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14140: Assignment to videosoc_csrbank6_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14141: Assignment to videosoc_csrbank6_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14142: Assignment to videosoc_csrbank6_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14143: Assignment to videosoc_csrbank6_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14144: Assignment to videosoc_csrbank6_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14145: Assignment to videosoc_csrbank6_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14146: Assignment to videosoc_csrbank6_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14147: Assignment to videosoc_csrbank6_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14148: Assignment to videosoc_csrbank6_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14149: Assignment to videosoc_csrbank6_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14150: Assignment to videosoc_csrbank6_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14151: Assignment to videosoc_csrbank6_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14152: Assignment to videosoc_csrbank6_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14153: Assignment to videosoc_csrbank6_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14154: Assignment to videosoc_csrbank6_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14155: Assignment to videosoc_csrbank6_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14156: Assignment to videosoc_csrbank6_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14157: Assignment to videosoc_csrbank6_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14158: Assignment to videosoc_csrbank6_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14159: Assignment to videosoc_csrbank6_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14160: Assignment to videosoc_csrbank6_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14161: Assignment to videosoc_csrbank6_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14162: Assignment to videosoc_csrbank6_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14163: Assignment to videosoc_csrbank6_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14164: Assignment to videosoc_csrbank6_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14165: Assignment to videosoc_csrbank6_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14166: Assignment to videosoc_csrbank6_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14167: Assignment to videosoc_csrbank6_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14168: Assignment to videosoc_csrbank6_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14169: Assignment to videosoc_csrbank6_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14170: Assignment to videosoc_csrbank6_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14171: Assignment to videosoc_csrbank6_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14172: Assignment to videosoc_csrbank6_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14173: Assignment to videosoc_csrbank6_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14174: Assignment to videosoc_csrbank6_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14175: Assignment to videosoc_csrbank6_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14176: Assignment to videosoc_csrbank6_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14177: Assignment to videosoc_csrbank6_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14178: Assignment to videosoc_csrbank6_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14179: Assignment to videosoc_csrbank6_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14180: Assignment to videosoc_csrbank6_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14181: Assignment to videosoc_csrbank6_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14182: Assignment to videosoc_csrbank6_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14183: Assignment to videosoc_csrbank6_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14184: Assignment to videosoc_csrbank6_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14185: Assignment to videosoc_csrbank6_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14186: Assignment to videosoc_csrbank6_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14187: Assignment to videosoc_csrbank6_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14188: Assignment to videosoc_csrbank6_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14189: Assignment to videosoc_csrbank6_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14190: Assignment to videosoc_csrbank6_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14191: Assignment to videosoc_csrbank6_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14192: Assignment to videosoc_csrbank6_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14193: Assignment to videosoc_csrbank6_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14194: Assignment to videosoc_csrbank6_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14195: Assignment to videosoc_csrbank6_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14196: Assignment to videosoc_csrbank6_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14197: Assignment to videosoc_csrbank6_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14198: Assignment to videosoc_csrbank6_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14199: Assignment to videosoc_csrbank6_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14200: Assignment to videosoc_csrbank6_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14201: Assignment to videosoc_csrbank6_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14202: Assignment to videosoc_csrbank6_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14203: Assignment to videosoc_csrbank6_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14204: Assignment to videosoc_csrbank6_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14205: Assignment to videosoc_csrbank6_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14206: Assignment to videosoc_csrbank6_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14256: Assignment to videosoc_controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14272: Assignment to videosoc_csrbank7_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14273: Assignment to videosoc_csrbank7_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14274: Assignment to videosoc_csrbank7_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14275: Assignment to videosoc_csrbank7_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14276: Assignment to videosoc_csrbank7_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14277: Assignment to videosoc_csrbank7_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14278: Assignment to videosoc_csrbank7_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14279: Assignment to videosoc_csrbank7_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14282: Assignment to videosoc_controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14298: Assignment to videosoc_csrbank7_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14299: Assignment to videosoc_csrbank7_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14300: Assignment to videosoc_csrbank7_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14301: Assignment to videosoc_csrbank7_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14302: Assignment to videosoc_csrbank7_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14303: Assignment to videosoc_csrbank7_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14304: Assignment to videosoc_csrbank7_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14305: Assignment to videosoc_csrbank7_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14306: Assignment to videosoc_controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14308: Assignment to videosoc_csrbank7_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14309: Assignment to videosoc_csrbank7_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14310: Assignment to videosoc_csrbank7_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14311: Assignment to videosoc_csrbank7_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14312: Assignment to videosoc_csrbank7_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14313: Assignment to videosoc_csrbank7_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14314: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14315: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14316: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14317: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14318: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14319: Assignment to videosoc_csrbank7_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14320: Assignment to videosoc_csrbank7_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14321: Assignment to videosoc_csrbank7_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14382: Assignment to videosoc_videosoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14384: Assignment to videosoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14385: Assignment to videosoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14386: Assignment to videosoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14387: Assignment to videosoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14388: Assignment to videosoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14389: Assignment to videosoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14390: Assignment to videosoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14391: Assignment to videosoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14392: Assignment to videosoc_videosoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14393: Assignment to videosoc_videosoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14419: Assignment to videosoc_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14420: Assignment to videosoc_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14421: Assignment to videosoc_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14422: Assignment to videosoc_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14423: Assignment to videosoc_videosoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14424: Assignment to videosoc_videosoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16968: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16922: Assignment to ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17112: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17479: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17578: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17677: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17921: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17937: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17946: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17955: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17221: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18512: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18611: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18710: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18954: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18970: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18979: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18988: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18254: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19533: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19534: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19535: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19542: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19551: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19560: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19287: Assignment to hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19988: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19989: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19990: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19997: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20006: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20015: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19742: Assignment to hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20271: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20207: Assignment to videosoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20823: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20824: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20968: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20988: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22714: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22964: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20275: Assignment to videosoc_videosoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25011: Assignment to videosoc_videosoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25025: Assignment to videosoc_videosoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25076: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25079: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25088: Assignment to videosoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26252: Assignment to videosoc_controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26266: Assignment to videosoc_controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26280: Assignment to videosoc_controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26294: Assignment to videosoc_controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26308: Assignment to videosoc_controllerinjector_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26322: Assignment to videosoc_controllerinjector_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26336: Assignment to videosoc_controllerinjector_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26350: Assignment to videosoc_controllerinjector_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26408: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26424: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26440: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26454: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26470: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26486: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26500: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26866: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26880: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26894: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26910: Assignment to hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 26924: Assignment to hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27290: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27304: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27318: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27334: Assignment to hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27348: Assignment to hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27364: Assignment to litedramportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27380: Assignment to litedramportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27394: Assignment to litedramportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27410: Assignment to hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27427: Assignment to hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27735: Assignment to hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27749: Assignment to hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27763: Assignment to hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27779: Assignment to litedramportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27795: Assignment to litedramportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27809: Assignment to litedramportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27825: Assignment to hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 27842: Assignment to hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28104: Assignment to hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28118: Assignment to hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28132: Assignment to hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28320: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 28340: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 24942: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x9-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x9-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x23-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x23-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x23-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x23-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x23-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x23-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x11-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x41-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x41-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x34-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 2x13-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x66-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x65-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x11-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x11-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x11-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x66-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x65-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x26-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x65-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x5-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x161-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x17-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x9-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x9-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x9-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x26-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x65-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x5-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x161-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x17-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x9-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x9-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x9-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_out0_next_s12> equivalent to <hdmi_out0_de_r> has been removed
    Register <memadr_79> equivalent to <memadr_65> has been removed
    Register <memadr_77> equivalent to <memadr_65> has been removed
    Register <memadr_75> equivalent to <memadr_65> has been removed
    Register <memadr_73> equivalent to <memadr_65> has been removed
    Register <memadr_71> equivalent to <memadr_65> has been removed
    Register <memadr_69> equivalent to <memadr_65> has been removed
    Register <memadr_67> equivalent to <memadr_65> has been removed
    Register <hdmi_out1_next_s12> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <videosoc_ddrphy_record1_cke> equivalent to <videosoc_ddrphy_record0_cke> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <ethphy_liteethphygmiimiirx_gmii_rx_dv_d> equivalent to <ethphy_liteethphygmiimiirx_gmii_rx_source_valid> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <memadr_34> equivalent to <memadr_26> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <memadr_80> equivalent to <memadr_21> has been removed
    Register <memadr_78> equivalent to <memadr_21> has been removed
    Register <memadr_76> equivalent to <memadr_21> has been removed
    Register <memadr_74> equivalent to <memadr_21> has been removed
    Register <memadr_72> equivalent to <memadr_21> has been removed
    Register <memadr_70> equivalent to <memadr_21> has been removed
    Register <memadr_68> equivalent to <memadr_21> has been removed
    Register <memadr_66> equivalent to <memadr_21> has been removed
    Register <memadr_23> equivalent to <memadr_21> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <videosoc_ddrphy_record1_odt> equivalent to <videosoc_ddrphy_record0_odt> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <ethphy_toggle_i>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_dv>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_valid>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_reset>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_counter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <litedramportconverter0_counter>.
    Found 4-bit register for signal <litedramportconverter0_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_o_r>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cr_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_out>.
    Found 8-bit register for signal <hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_r>.
    Found 12-bit register for signal <hdmi_out0_g>.
    Found 12-bit register for signal <hdmi_out0_b>.
    Found 8-bit register for signal <hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_ed_2x>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <litedramportconverter1_counter>.
    Found 4-bit register for signal <litedramportconverter1_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_o_r>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cr_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_out>.
    Found 8-bit register for signal <hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_r>.
    Found 12-bit register for signal <hdmi_out1_g>.
    Found 12-bit register for signal <hdmi_out1_b>.
    Found 8-bit register for signal <hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl118_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl118_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl120_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl120_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl123_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <videosoc_crg_por>.
    Found 1-bit register for signal <videosoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <videosoc_ddrphy_phase_half>.
    Found 1-bit register for signal <videosoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <videosoc_ddrphy_record0_address>.
    Found 3-bit register for signal <videosoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <videosoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <videosoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <videosoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <videosoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <videosoc_ddrphy_record1_address>.
    Found 3-bit register for signal <videosoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <videosoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <videosoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <videosoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <videosoc_ddrphy_postamble>.
    Found 2-bit register for signal <videosoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <videosoc_videosoc_rom_bus_ack>.
    Found 1-bit register for signal <videosoc_videosoc_sram_bus_ack>.
    Found 14-bit register for signal <videosoc_videosoc_interface_adr>.
    Found 1-bit register for signal <videosoc_videosoc_interface_we>.
    Found 8-bit register for signal <videosoc_videosoc_interface_dat_w>.
    Found 32-bit register for signal <videosoc_videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videosoc_videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videosoc_videosoc_counter>.
    Found 1-bit register for signal <serial_tx>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_sink_ready>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <videosoc_videosoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <videosoc_videosoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <videosoc_videosoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_source_valid>.
    Found 8-bit register for signal <videosoc_videosoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <videosoc_videosoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_rx_r>.
    Found 8-bit register for signal <videosoc_videosoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <videosoc_videosoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <videosoc_videosoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <videosoc_videosoc_uart_tx_pending>.
    Found 1-bit register for signal <videosoc_videosoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <videosoc_videosoc_uart_rx_pending>.
    Found 1-bit register for signal <videosoc_videosoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <videosoc_videosoc_uart_storage_full>.
    Found 5-bit register for signal <videosoc_videosoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <videosoc_videosoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <videosoc_videosoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <videosoc_videosoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <videosoc_videosoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <videosoc_videosoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_en_storage_full>.
    Found 32-bit register for signal <videosoc_videosoc_timer0_value_status>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_zero_pending>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <videosoc_videosoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <videosoc_videosoc_timer0_value>.
    Found 57-bit register for signal <videosoc_dna_status>.
    Found 7-bit register for signal <videosoc_dna_cnt>.
    Found 1-bit register for signal <videosoc_bus_ack>.
    Found 1-bit register for signal <spiflash4x_cs_n>.
    Found 1-bit register for signal <spiflash4x_clk>.
    Found 1-bit register for signal <videosoc_dq_oe>.
    Found 32-bit register for signal <videosoc_sr>.
    Found 2-bit register for signal <videosoc_i1>.
    Found 4-bit register for signal <videosoc_dqi>.
    Found 8-bit register for signal <videosoc_counter>.
    Found 1-bit register for signal <videosoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <videosoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <videosoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <videosoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <videosoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <videosoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <videosoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <videosoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <videosoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <videosoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <videosoc_controllerinjector_storage_full>.
    Found 6-bit register for signal <videosoc_controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videosoc_controllerinjector_phaseinjector0_status>.
    Found 6-bit register for signal <videosoc_controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <videosoc_controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videosoc_controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videosoc_controllerinjector_phaseinjector1_status>.
    Found 13-bit register for signal <videosoc_controllerinjector_dfi_p0_address>.
    Found 3-bit register for signal <videosoc_controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p0_rddata_en>.
    Found 13-bit register for signal <videosoc_controllerinjector_dfi_p1_address>.
    Found 3-bit register for signal <videosoc_controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <videosoc_controllerinjector_dfi_p1_rddata_en>.
    Found 13-bit register for signal <videosoc_controllerinjector_cmd_payload_a>.
    Found 1-bit register for signal <videosoc_controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <videosoc_controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <videosoc_controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <videosoc_controllerinjector_seq_done>.
    Found 4-bit register for signal <videosoc_controllerinjector_counter>.
    Found 10-bit register for signal <videosoc_controllerinjector_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine0_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine0_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine0_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine1_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine1_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine1_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine2_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine2_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine2_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine3_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine3_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine3_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine4_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine4_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine4_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine4_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine4_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine4_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine5_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine5_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine5_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine5_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine5_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine5_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine6_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine6_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine6_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine6_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine6_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine6_count>.
    Found 4-bit register for signal <videosoc_controllerinjector_bankmachine7_level>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine7_produce>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine7_consume>.
    Found 1-bit register for signal <videosoc_controllerinjector_bankmachine7_has_openrow>.
    Found 13-bit register for signal <videosoc_controllerinjector_bankmachine7_openrow>.
    Found 3-bit register for signal <videosoc_controllerinjector_bankmachine7_count>.
    Found 3-bit register for signal <videosoc_controllerinjector_choose_cmd_grant>.
    Found 3-bit register for signal <videosoc_controllerinjector_choose_req_grant>.
    Found 5-bit register for signal <videosoc_controllerinjector_time0>.
    Found 4-bit register for signal <videosoc_controllerinjector_time1>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <videosoc_controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <videosoc_controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <videosoc_controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <videosoc_controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <videosoc_controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <videosoc_controllerinjector_bandwidth_nwrites_r>.
    Found 1-bit register for signal <videosoc_adr_offset_r>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_mux_sel>.
    Found 1-bit register for signal <ethphy_toggle_o_r>.
    Found 24-bit register for signal <ethphy_sys_counter>.
    Found 1-bit register for signal <ethphy_reset_storage_full>.
    Found 9-bit register for signal <ethphy_counter>.
    Found 3-bit register for signal <ethphy_storage_full>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 5-bit register for signal <hdmi_in0_dma_fifo_level>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_consume>.
    Found 1-bit register for signal <hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 5-bit register for signal <hdmi_in1_dma_fifo_level>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_consume>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_core_underflow_enable_storage_full>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_i>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_busy_counter>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 1-bit register for signal <hdmi_out1_core_underflow_enable_storage_full>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<31>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<30>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<29>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<28>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<27>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<26>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<25>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<24>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<23>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<22>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<21>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<20>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<19>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<18>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<17>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<16>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_i>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 4-bit register for signal <multiplexer_state>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_wdata_ready2>.
    Found 1-bit register for signal <new_master_wdata_ready3>.
    Found 1-bit register for signal <new_master_wdata_ready4>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <new_master_rdata_valid18>.
    Found 1-bit register for signal <new_master_rdata_valid19>.
    Found 1-bit register for signal <new_master_rdata_valid20>.
    Found 1-bit register for signal <new_master_rdata_valid21>.
    Found 1-bit register for signal <new_master_rdata_valid22>.
    Found 1-bit register for signal <new_master_rdata_valid23>.
    Found 1-bit register for signal <new_master_rdata_valid24>.
    Found 1-bit register for signal <new_master_rdata_valid25>.
    Found 1-bit register for signal <new_master_rdata_valid26>.
    Found 1-bit register for signal <new_master_rdata_valid27>.
    Found 1-bit register for signal <new_master_rdata_valid28>.
    Found 1-bit register for signal <new_master_rdata_valid29>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <videosoc_grant>.
    Found 6-bit register for signal <videosoc_slave_sel_r>.
    Found 8-bit register for signal <videosoc_interface0_dat_r>.
    Found 8-bit register for signal <videosoc_interface1_dat_r>.
    Found 1-bit register for signal <videosoc_sram0_sel_r>.
    Found 8-bit register for signal <videosoc_interface3_dat_r>.
    Found 1-bit register for signal <videosoc_sram1_sel_r>.
    Found 8-bit register for signal <videosoc_interface5_dat_r>.
    Found 8-bit register for signal <videosoc_interface6_dat_r>.
    Found 8-bit register for signal <videosoc_interface7_dat_r>.
    Found 8-bit register for signal <videosoc_interface8_dat_r>.
    Found 8-bit register for signal <videosoc_interface9_dat_r>.
    Found 8-bit register for signal <videosoc_interface10_dat_r>.
    Found 8-bit register for signal <videosoc_interface11_dat_r>.
    Found 8-bit register for signal <videosoc_interface12_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl119_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl119_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl121_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl121_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl122_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl122_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 12-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_12>.
    Found 6-bit register for signal <memadr_16>.
    Found 6-bit register for signal <memadr_18>.
    Found 9-bit register for signal <memadr_21>.
    Found 7-bit register for signal <memadr_25>.
    Found 7-bit register for signal <memadr_26>.
    Found 9-bit register for signal <memadr_31>.
    Found 7-bit register for signal <memadr_33>.
    Found 9-bit register for signal <memadr_39>.
    Found 2-bit register for signal <memadr_42>.
    Found 4-bit register for signal <memadr_44>.
    Found 1-bit register for signal <memadr_47>.
    Found 12-bit register for signal <memadr_49>.
    Found 2-bit register for signal <memadr_54>.
    Found 4-bit register for signal <memadr_56>.
    Found 1-bit register for signal <memadr_59>.
    Found 12-bit register for signal <memadr_61>.
    Found 9-bit register for signal <memadr_65>.
    Found 10-bit register for signal <ethphy_eth_counter>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <videosoc_controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <videosoc_controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_32> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_2119_OUT> created at line 12649.
    Found 26-bit subtractor for signal <hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2276_OUT> created at line 13096.
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4027_OUT> created at line 17063.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4091_OUT> created at line 17179.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4454_OUT> created at line 17916.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4455_OUT> created at line 17917.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4460_OUT> created at line 17922.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4461_OUT> created at line 17923.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4726_OUT> created at line 18070.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4732_OUT> created at line 18118.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4738_OUT> created at line 18166.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5080_OUT> created at line 18949.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5081_OUT> created at line 18950.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5086_OUT> created at line 18955.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5087_OUT> created at line 18956.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_5352_OUT> created at line 19103.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5358_OUT> created at line 19151.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5364_OUT> created at line 19199.
    Found 3-bit subtractor for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_sub_5392_OUT> created at line 19310.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5424_OUT> created at line 19394.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5433_OUT> created at line 19416.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5443_OUT> created at line 19455.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5452_OUT> created at line 19470.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5461_OUT> created at line 19485.
    Found 9-bit subtractor for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5507_OUT> created at line 19526.
    Found 9-bit subtractor for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5508_OUT> created at line 19527.
    Found 9-bit subtractor for signal <hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5509_OUT> created at line 19528.
    Found 3-bit subtractor for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_sub_5805_OUT> created at line 19765.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_5837_OUT> created at line 19849.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_5846_OUT> created at line 19871.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_5856_OUT> created at line 19910.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5865_OUT> created at line 19925.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5874_OUT> created at line 19940.
    Found 9-bit subtractor for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_5920_OUT> created at line 19981.
    Found 9-bit subtractor for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_5921_OUT> created at line 19982.
    Found 9-bit subtractor for signal <hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_5922_OUT> created at line 19983.
    Found 11-bit subtractor for signal <videosoc_crg_por[10]_GND_1_o_sub_6210_OUT> created at line 20202.
    Found 5-bit subtractor for signal <videosoc_videosoc_uart_tx_fifo_level[4]_GND_1_o_sub_6267_OUT> created at line 20928.
    Found 5-bit subtractor for signal <videosoc_videosoc_uart_rx_fifo_level[4]_GND_1_o_sub_6276_OUT> created at line 20943.
    Found 32-bit subtractor for signal <videosoc_videosoc_timer0_value[31]_GND_1_o_sub_6280_OUT> created at line 20950.
    Found 10-bit subtractor for signal <videosoc_controllerinjector_count[9]_GND_1_o_sub_6324_OUT> created at line 21063.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine0_level[3]_GND_1_o_sub_6335_OUT> created at line 21089.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine0_count[2]_GND_1_o_sub_6338_OUT> created at line 21094.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine1_level[3]_GND_1_o_sub_6349_OUT> created at line 21120.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine1_count[2]_GND_1_o_sub_6352_OUT> created at line 21125.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine2_level[3]_GND_1_o_sub_6363_OUT> created at line 21151.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine2_count[2]_GND_1_o_sub_6366_OUT> created at line 21156.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine3_level[3]_GND_1_o_sub_6377_OUT> created at line 21182.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine3_count[2]_GND_1_o_sub_6380_OUT> created at line 21187.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine4_level[3]_GND_1_o_sub_6391_OUT> created at line 21213.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine4_count[2]_GND_1_o_sub_6394_OUT> created at line 21218.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine5_level[3]_GND_1_o_sub_6405_OUT> created at line 21244.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine5_count[2]_GND_1_o_sub_6408_OUT> created at line 21249.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine6_level[3]_GND_1_o_sub_6419_OUT> created at line 21275.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine6_count[2]_GND_1_o_sub_6422_OUT> created at line 21280.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_bankmachine7_level[3]_GND_1_o_sub_6433_OUT> created at line 21306.
    Found 3-bit subtractor for signal <videosoc_controllerinjector_bankmachine7_count[2]_GND_1_o_sub_6436_OUT> created at line 21311.
    Found 5-bit subtractor for signal <videosoc_controllerinjector_time0[4]_GND_1_o_sub_6439_OUT> created at line 21321.
    Found 4-bit subtractor for signal <videosoc_controllerinjector_time1[3]_GND_1_o_sub_6442_OUT> created at line 21328.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_6843_OUT> created at line 22641.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_6853_OUT> created at line 22670.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6883_OUT> created at line 22914.
    Found 5-bit subtractor for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_6894_OUT> created at line 22937.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6924_OUT> created at line 23164.
    Found 5-bit subtractor for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_6935_OUT> created at line 23187.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_6938_OUT> created at line 23201.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_6943_OUT> created at line 23209.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1207_OUT> created at line 8792.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1210_OUT> created at line 8808.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1227_OUT> created at line 8853.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1230_OUT> created at line 8869.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1273_OUT> created at line 9079.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1276_OUT> created at line 9095.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1293_OUT> created at line 9140.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1296_OUT> created at line 9156.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1528_OUT> created at line 10530.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1531_OUT> created at line 10546.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1550_OUT> created at line 10585.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1553_OUT> created at line 10601.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1804_OUT> created at line 11554.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1807_OUT> created at line 11570.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1978_OUT> created at line 12205.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1981_OUT> created at line 12221.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2092_OUT> created at line 12529.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2095_OUT> created at line 12545.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 12576.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_2117_OUT> created at line 12647.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2249_OUT> created at line 12976.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2252_OUT> created at line 12992.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 13023.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_2274_OUT> created at line 13094.
    Found 10-bit adder for signal <ethphy_eth_counter[9]_GND_1_o_add_3999_OUT> created at line 16957.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_4001_OUT<0>> created at line 16984.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_4008_OUT> created at line 17012.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_4011_OUT> created at line 17020.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4017_OUT> created at line 17047.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4021_OUT> created at line 17054.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4024_OUT> created at line 17059.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4033_OUT> created at line 17076.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_4083_OUT<0>> created at line 17156.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4084_OUT> created at line 17163.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4087_OUT> created at line 17171.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_4095_OUT> created at line 17194.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4098_OUT> created at line 17211.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4182_OUT> created at line 17473.
    Found 2-bit adder for signal <n18563[1:0]> created at line 17481.
    Found 3-bit adder for signal <n18566[2:0]> created at line 17481.
    Found 25-bit adder for signal <n18583> created at line 17484.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4199_OUT> created at line 17491.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4263_OUT> created at line 17572.
    Found 2-bit adder for signal <n18590[1:0]> created at line 17580.
    Found 3-bit adder for signal <n18593[2:0]> created at line 17580.
    Found 25-bit adder for signal <n18610> created at line 17583.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4280_OUT> created at line 17590.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4344_OUT> created at line 17671.
    Found 2-bit adder for signal <n18617[1:0]> created at line 17679.
    Found 3-bit adder for signal <n18620[2:0]> created at line 17679.
    Found 25-bit adder for signal <n18637> created at line 17682.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4361_OUT> created at line 17689.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4373_OUT> created at line 17732.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4374_OUT> created at line 17734.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4376_OUT> created at line 17736.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4377_OUT> created at line 17738.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4379_OUT> created at line 17740.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4380_OUT> created at line 17742.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4385_OUT> created at line 17757.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4389_OUT> created at line 17773.
    Found 2-bit adder for signal <hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4400_OUT> created at line 17826.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4409_OUT> created at line 17920.
    Found 17-bit adder for signal <n15570> created at line 17921.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4466_OUT> created at line 17928.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4467_OUT> created at line 17929.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4468_OUT> created at line 17930.
    Found 9-bit adder for signal <n17820> created at line 17993.
    Found 9-bit adder for signal <n17821> created at line 17994.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4727_OUT> created at line 18073.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4733_OUT> created at line 18121.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4739_OUT> created at line 18169.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4808_OUT> created at line 18506.
    Found 2-bit adder for signal <n18686[1:0]> created at line 18514.
    Found 3-bit adder for signal <n18689[2:0]> created at line 18514.
    Found 25-bit adder for signal <n18706> created at line 18517.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4825_OUT> created at line 18524.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4889_OUT> created at line 18605.
    Found 2-bit adder for signal <n18713[1:0]> created at line 18613.
    Found 3-bit adder for signal <n18716[2:0]> created at line 18613.
    Found 25-bit adder for signal <n18733> created at line 18616.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4906_OUT> created at line 18623.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4970_OUT> created at line 18704.
    Found 2-bit adder for signal <n18740[1:0]> created at line 18712.
    Found 3-bit adder for signal <n18743[2:0]> created at line 18712.
    Found 25-bit adder for signal <n18760> created at line 18715.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4987_OUT> created at line 18722.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4999_OUT> created at line 18765.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5000_OUT> created at line 18767.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5002_OUT> created at line 18769.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5003_OUT> created at line 18771.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5005_OUT> created at line 18773.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5006_OUT> created at line 18775.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5011_OUT> created at line 18790.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5015_OUT> created at line 18806.
    Found 2-bit adder for signal <hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5026_OUT> created at line 18859.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5035_OUT> created at line 18953.
    Found 17-bit adder for signal <n15875> created at line 18954.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5092_OUT> created at line 18961.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5093_OUT> created at line 18962.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5094_OUT> created at line 18963.
    Found 9-bit adder for signal <n17882> created at line 19026.
    Found 9-bit adder for signal <n17883> created at line 19027.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_5353_OUT> created at line 19106.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5359_OUT> created at line 19154.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5365_OUT> created at line 19202.
    Found 2-bit adder for signal <litedramportconverter0_counter[1]_GND_1_o_add_5382_OUT> created at line 19293.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_produce[1]_GND_1_o_add_5385_OUT> created at line 19299.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_consume[1]_GND_1_o_add_5387_OUT> created at line 19302.
    Found 3-bit adder for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_add_5389_OUT> created at line 19306.
    Found 2-bit adder for signal <litedramportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_5395_OUT> created at line 19326.
    Found 32-bit adder for signal <hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5398_OUT> created at line 19334.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5402_OUT> created at line 19352.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5409_OUT> created at line 19371.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5421_OUT> created at line 19390.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5426_OUT> created at line 19405.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5428_OUT> created at line 19408.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5430_OUT> created at line 19412.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5436_OUT> created at line 19444.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5438_OUT> created at line 19447.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5440_OUT> created at line 19451.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5445_OUT> created at line 19459.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5447_OUT> created at line 19462.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5449_OUT> created at line 19466.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5454_OUT> created at line 19474.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5456_OUT> created at line 19477.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5458_OUT> created at line 19481.
    Found 14-bit adder for signal <n16140> created at line 19533.
    Found 14-bit adder for signal <n18853> created at line 19534.
    Found 14-bit adder for signal <n16142> created at line 19534.
    Found 14-bit adder for signal <n16143> created at line 19535.
    Found 2-bit adder for signal <n18861[1:0]> created at line 19582.
    Found 3-bit adder for signal <n18864[2:0]> created at line 19582.
    Found 4-bit adder for signal <n18883> created at line 19593.
    Found 4-bit adder for signal <n18886> created at line 19593.
    Found 4-bit adder for signal <n18889> created at line 19593.
    Found 4-bit adder for signal <n18892> created at line 19593.
    Found 4-bit adder for signal <n18895> created at line 19593.
    Found 4-bit adder for signal <n18898> created at line 19593.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5541_OUT> created at line 19593.
    Found 2-bit adder for signal <n18903[1:0]> created at line 19594.
    Found 3-bit adder for signal <n18906[2:0]> created at line 19594.
    Found 2-bit adder for signal <n18939[1:0]> created at line 19630.
    Found 3-bit adder for signal <n18942[2:0]> created at line 19630.
    Found 4-bit adder for signal <n18961> created at line 19641.
    Found 4-bit adder for signal <n18964> created at line 19641.
    Found 4-bit adder for signal <n18967> created at line 19641.
    Found 4-bit adder for signal <n18970> created at line 19641.
    Found 4-bit adder for signal <n18973> created at line 19641.
    Found 4-bit adder for signal <n18976> created at line 19641.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5598_OUT> created at line 19641.
    Found 2-bit adder for signal <n18981[1:0]> created at line 19642.
    Found 3-bit adder for signal <n18984[2:0]> created at line 19642.
    Found 2-bit adder for signal <n19017[1:0]> created at line 19678.
    Found 3-bit adder for signal <n19020[2:0]> created at line 19678.
    Found 4-bit adder for signal <n19039> created at line 19689.
    Found 4-bit adder for signal <n19042> created at line 19689.
    Found 4-bit adder for signal <n19045> created at line 19689.
    Found 4-bit adder for signal <n19048> created at line 19689.
    Found 4-bit adder for signal <n19051> created at line 19689.
    Found 4-bit adder for signal <n19054> created at line 19689.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5655_OUT> created at line 19689.
    Found 2-bit adder for signal <n19059[1:0]> created at line 19690.
    Found 3-bit adder for signal <n19062[2:0]> created at line 19690.
    Found 2-bit adder for signal <litedramportconverter1_counter[1]_GND_1_o_add_5795_OUT> created at line 19748.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_produce[1]_GND_1_o_add_5798_OUT> created at line 19754.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_consume[1]_GND_1_o_add_5800_OUT> created at line 19757.
    Found 3-bit adder for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_add_5802_OUT> created at line 19761.
    Found 2-bit adder for signal <litedramportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_5808_OUT> created at line 19781.
    Found 32-bit adder for signal <hdmi_out1_core_underflow_counter[31]_GND_1_o_add_5811_OUT> created at line 19789.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_5815_OUT> created at line 19807.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_5822_OUT> created at line 19826.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_5834_OUT> created at line 19845.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_5839_OUT> created at line 19860.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_5841_OUT> created at line 19863.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_5843_OUT> created at line 19867.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_5849_OUT> created at line 19899.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_5851_OUT> created at line 19902.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_5853_OUT> created at line 19906.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5858_OUT> created at line 19914.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5860_OUT> created at line 19917.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_5862_OUT> created at line 19921.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5867_OUT> created at line 19929.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5869_OUT> created at line 19932.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_5871_OUT> created at line 19936.
    Found 14-bit adder for signal <n16404> created at line 19988.
    Found 14-bit adder for signal <n19141> created at line 19989.
    Found 14-bit adder for signal <n16406> created at line 19989.
    Found 14-bit adder for signal <n16407> created at line 19990.
    Found 2-bit adder for signal <n19149[1:0]> created at line 20037.
    Found 3-bit adder for signal <n19152[2:0]> created at line 20037.
    Found 4-bit adder for signal <n19171> created at line 20048.
    Found 4-bit adder for signal <n19174> created at line 20048.
    Found 4-bit adder for signal <n19177> created at line 20048.
    Found 4-bit adder for signal <n19180> created at line 20048.
    Found 4-bit adder for signal <n19183> created at line 20048.
    Found 4-bit adder for signal <n19186> created at line 20048.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5954_OUT> created at line 20048.
    Found 2-bit adder for signal <n19191[1:0]> created at line 20049.
    Found 3-bit adder for signal <n19194[2:0]> created at line 20049.
    Found 2-bit adder for signal <n19227[1:0]> created at line 20085.
    Found 3-bit adder for signal <n19230[2:0]> created at line 20085.
    Found 4-bit adder for signal <n19249> created at line 20096.
    Found 4-bit adder for signal <n19252> created at line 20096.
    Found 4-bit adder for signal <n19255> created at line 20096.
    Found 4-bit adder for signal <n19258> created at line 20096.
    Found 4-bit adder for signal <n19261> created at line 20096.
    Found 4-bit adder for signal <n19264> created at line 20096.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6011_OUT> created at line 20096.
    Found 2-bit adder for signal <n19269[1:0]> created at line 20097.
    Found 3-bit adder for signal <n19272[2:0]> created at line 20097.
    Found 2-bit adder for signal <n19305[1:0]> created at line 20133.
    Found 3-bit adder for signal <n19308[2:0]> created at line 20133.
    Found 4-bit adder for signal <n19327> created at line 20144.
    Found 4-bit adder for signal <n19330> created at line 20144.
    Found 4-bit adder for signal <n19333> created at line 20144.
    Found 4-bit adder for signal <n19336> created at line 20144.
    Found 4-bit adder for signal <n19339> created at line 20144.
    Found 4-bit adder for signal <n19342> created at line 20144.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6068_OUT> created at line 20144.
    Found 2-bit adder for signal <n19347[1:0]> created at line 20145.
    Found 3-bit adder for signal <n19350[2:0]> created at line 20145.
    Found 1-bit adder for signal <videosoc_ddrphy_phase_sel_PWR_1_o_add_6215_OUT<0>> created at line 20242.
    Found 1-bit adder for signal <videosoc_ddrphy_phase_half_PWR_1_o_add_6216_OUT<0>> created at line 20244.
    Found 2-bit adder for signal <videosoc_videosoc_counter[1]_GND_1_o_add_6229_OUT> created at line 20836.
    Found 4-bit adder for signal <videosoc_videosoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6232_OUT> created at line 20850.
    Found 33-bit adder for signal <n19391> created at line 20866.
    Found 4-bit adder for signal <videosoc_videosoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6244_OUT> created at line 20879.
    Found 33-bit adder for signal <n19396> created at line 20898.
    Found 4-bit adder for signal <videosoc_videosoc_uart_tx_fifo_produce[3]_GND_1_o_add_6260_OUT> created at line 20917.
    Found 4-bit adder for signal <videosoc_videosoc_uart_tx_fifo_consume[3]_GND_1_o_add_6262_OUT> created at line 20920.
    Found 5-bit adder for signal <videosoc_videosoc_uart_tx_fifo_level[4]_GND_1_o_add_6264_OUT> created at line 20924.
    Found 4-bit adder for signal <videosoc_videosoc_uart_rx_fifo_produce[3]_GND_1_o_add_6269_OUT> created at line 20932.
    Found 4-bit adder for signal <videosoc_videosoc_uart_rx_fifo_consume[3]_GND_1_o_add_6271_OUT> created at line 20935.
    Found 5-bit adder for signal <videosoc_videosoc_uart_rx_fifo_level[4]_GND_1_o_add_6273_OUT> created at line 20939.
    Found 7-bit adder for signal <videosoc_dna_cnt[6]_GND_1_o_add_6284_OUT> created at line 20966.
    Found 2-bit adder for signal <videosoc_i1[1]_GND_1_o_add_6291_OUT> created at line 20980.
    Found 8-bit adder for signal <videosoc_counter[7]_GND_1_o_add_6304_OUT> created at line 21006.
    Found 4-bit adder for signal <videosoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6310_OUT> created at line 21017.
    Found 4-bit adder for signal <videosoc_controllerinjector_counter[3]_GND_1_o_add_6319_OUT> created at line 21054.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine0_produce[2]_GND_1_o_add_6328_OUT> created at line 21078.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine0_consume[2]_GND_1_o_add_6330_OUT> created at line 21081.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine0_level[3]_GND_1_o_add_6332_OUT> created at line 21085.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine1_produce[2]_GND_1_o_add_6342_OUT> created at line 21109.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine1_consume[2]_GND_1_o_add_6344_OUT> created at line 21112.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine1_level[3]_GND_1_o_add_6346_OUT> created at line 21116.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine2_produce[2]_GND_1_o_add_6356_OUT> created at line 21140.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine2_consume[2]_GND_1_o_add_6358_OUT> created at line 21143.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine2_level[3]_GND_1_o_add_6360_OUT> created at line 21147.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine3_produce[2]_GND_1_o_add_6370_OUT> created at line 21171.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine3_consume[2]_GND_1_o_add_6372_OUT> created at line 21174.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine3_level[3]_GND_1_o_add_6374_OUT> created at line 21178.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine4_produce[2]_GND_1_o_add_6384_OUT> created at line 21202.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine4_consume[2]_GND_1_o_add_6386_OUT> created at line 21205.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine4_level[3]_GND_1_o_add_6388_OUT> created at line 21209.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine5_produce[2]_GND_1_o_add_6398_OUT> created at line 21233.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine5_consume[2]_GND_1_o_add_6400_OUT> created at line 21236.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine5_level[3]_GND_1_o_add_6402_OUT> created at line 21240.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine6_produce[2]_GND_1_o_add_6412_OUT> created at line 21264.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine6_consume[2]_GND_1_o_add_6414_OUT> created at line 21267.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine6_level[3]_GND_1_o_add_6416_OUT> created at line 21271.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine7_produce[2]_GND_1_o_add_6426_OUT> created at line 21295.
    Found 3-bit adder for signal <videosoc_controllerinjector_bankmachine7_consume[2]_GND_1_o_add_6428_OUT> created at line 21298.
    Found 4-bit adder for signal <videosoc_controllerinjector_bankmachine7_level[3]_GND_1_o_add_6430_OUT> created at line 21302.
    Found 25-bit adder for signal <n19468> created at line 21822.
    Found 24-bit adder for signal <videosoc_controllerinjector_bandwidth_nreads[23]_GND_1_o_add_6561_OUT> created at line 21831.
    Found 24-bit adder for signal <videosoc_controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_6563_OUT> created at line 21834.
    Found 24-bit adder for signal <ethphy_sys_counter[23]_GND_1_o_add_6829_OUT> created at line 22607.
    Found 9-bit adder for signal <ethphy_counter[8]_GND_1_o_add_6832_OUT> created at line 22613.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_6834_OUT> created at line 22623.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_6837_OUT<0>> created at line 22627.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_6838_OUT<0>> created at line 22630.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_6839_OUT<0>> created at line 22633.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_6840_OUT> created at line 22637.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_6845_OUT> created at line 22649.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_6848_OUT<0>> created at line 22659.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_6849_OUT<0>> created at line 22662.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_6850_OUT> created at line 22666.
    Found 7-bit adder for signal <n19497> created at line 22692.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6858_OUT> created at line 22706.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6863_OUT> created at line 22717.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6881_OUT> created at line 22913.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_6887_OUT> created at line 22926.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_6889_OUT> created at line 22929.
    Found 5-bit adder for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_add_6891_OUT> created at line 22933.
    Found 7-bit adder for signal <n19511> created at line 22942.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6899_OUT> created at line 22956.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6904_OUT> created at line 22967.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6922_OUT> created at line 23163.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_6928_OUT> created at line 23176.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_6930_OUT> created at line 23179.
    Found 5-bit adder for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_add_6932_OUT> created at line 23183.
    Found 4-bit adder for signal <_n26702> created at line 20085.
    Found 4-bit adder for signal <_n26703> created at line 20085.
    Found 4-bit adder for signal <_n26704> created at line 20085.
    Found 4-bit adder for signal <_n26705> created at line 20085.
    Found 4-bit adder for signal <BUS_0296_GND_1_o_add_5996_OUT> created at line 20085.
    Found 4-bit adder for signal <_n26709> created at line 20037.
    Found 4-bit adder for signal <_n26710> created at line 20037.
    Found 4-bit adder for signal <_n26711> created at line 20037.
    Found 4-bit adder for signal <_n26712> created at line 20037.
    Found 4-bit adder for signal <BUS_0270_GND_1_o_add_5939_OUT> created at line 20037.
    Found 4-bit adder for signal <_n26714> created at line 17679.
    Found 4-bit adder for signal <_n26715> created at line 17679.
    Found 4-bit adder for signal <_n26716> created at line 17679.
    Found 4-bit adder for signal <_n26717> created at line 17679.
    Found 4-bit adder for signal <BUS_0065_GND_1_o_add_4356_OUT> created at line 17679.
    Found 4-bit adder for signal <_n26719> created at line 20133.
    Found 4-bit adder for signal <_n26720> created at line 20133.
    Found 4-bit adder for signal <_n26721> created at line 20133.
    Found 4-bit adder for signal <_n26722> created at line 20133.
    Found 4-bit adder for signal <BUS_0322_GND_1_o_add_6053_OUT> created at line 20133.
    Found 4-bit adder for signal <_n26727> created at line 19642.
    Found 4-bit adder for signal <_n26728> created at line 19642.
    Found 4-bit adder for signal <_n26729> created at line 19642.
    Found 4-bit adder for signal <_n26730> created at line 19642.
    Found 4-bit adder for signal <BUS_0207_GND_1_o_add_5605_OUT> created at line 19642.
    Found 6-bit subtractor for signal <_n26732> created at line 19659.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5615_OUT> created at line 19659.
    Found 6-bit subtractor for signal <_n26734> created at line 20078.
    Found 6-bit subtractor for signal <_n26735> created at line 20078.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5986_OUT> created at line 20078.
    Found 4-bit adder for signal <_n26737> created at line 20049.
    Found 4-bit adder for signal <_n26738> created at line 20049.
    Found 4-bit adder for signal <_n26739> created at line 20049.
    Found 4-bit adder for signal <_n26740> created at line 20049.
    Found 4-bit adder for signal <BUS_0284_GND_1_o_add_5961_OUT> created at line 20049.
    Found 4-bit adder for signal <_n26742> created at line 19678.
    Found 4-bit adder for signal <_n26743> created at line 19678.
    Found 4-bit adder for signal <_n26744> created at line 19678.
    Found 4-bit adder for signal <_n26745> created at line 19678.
    Found 4-bit adder for signal <BUS_0219_GND_1_o_add_5640_OUT> created at line 19678.
    Found 4-bit adder for signal <_n26747> created at line 19690.
    Found 4-bit adder for signal <_n26748> created at line 19690.
    Found 4-bit adder for signal <_n26749> created at line 19690.
    Found 4-bit adder for signal <_n26750> created at line 19690.
    Found 4-bit adder for signal <BUS_0233_GND_1_o_add_5662_OUT> created at line 19690.
    Found 4-bit adder for signal <_n26752> created at line 18514.
    Found 4-bit adder for signal <_n26753> created at line 18514.
    Found 4-bit adder for signal <_n26754> created at line 18514.
    Found 4-bit adder for signal <_n26755> created at line 18514.
    Found 4-bit adder for signal <BUS_0094_GND_1_o_add_4820_OUT> created at line 18514.
    Found 6-bit subtractor for signal <_n26757> created at line 19671.
    Found 6-bit subtractor for signal <_n26758> created at line 19671.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5630_OUT> created at line 19671.
    Found 4-bit adder for signal <_n26762> created at line 19594.
    Found 4-bit adder for signal <_n26763> created at line 19594.
    Found 4-bit adder for signal <_n26764> created at line 19594.
    Found 4-bit adder for signal <_n26765> created at line 19594.
    Found 4-bit adder for signal <BUS_0181_GND_1_o_add_5548_OUT> created at line 19594.
    Found 4-bit adder for signal <_n26768> created at line 18613.
    Found 4-bit adder for signal <_n26769> created at line 18613.
    Found 4-bit adder for signal <_n26770> created at line 18613.
    Found 4-bit adder for signal <_n26771> created at line 18613.
    Found 4-bit adder for signal <BUS_0104_GND_1_o_add_4901_OUT> created at line 18613.
    Found 4-bit adder for signal <_n26788> created at line 17580.
    Found 4-bit adder for signal <_n26789> created at line 17580.
    Found 4-bit adder for signal <_n26790> created at line 17580.
    Found 4-bit adder for signal <_n26791> created at line 17580.
    Found 4-bit adder for signal <BUS_0055_GND_1_o_add_4275_OUT> created at line 17580.
    Found 6-bit subtractor for signal <_n26804> created at line 20073.
    Found 6-bit adder for signal <_n26805> created at line 20073.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5983_OUT> created at line 20073.
    Found 4-bit adder for signal <_n26807> created at line 19630.
    Found 4-bit adder for signal <_n26808> created at line 19630.
    Found 4-bit adder for signal <_n26809> created at line 19630.
    Found 4-bit adder for signal <_n26810> created at line 19630.
    Found 4-bit adder for signal <BUS_0193_GND_1_o_add_5583_OUT> created at line 19630.
    Found 6-bit subtractor for signal <_n26812> created at line 20114.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6028_OUT> created at line 20114.
    Found 6-bit subtractor for signal <_n26815> created at line 19666.
    Found 6-bit adder for signal <_n26816> created at line 19666.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5627_OUT> created at line 19666.
    Found 4-bit adder for signal <_n26818> created at line 20145.
    Found 4-bit adder for signal <_n26819> created at line 20145.
    Found 4-bit adder for signal <_n26820> created at line 20145.
    Found 4-bit adder for signal <_n26821> created at line 20145.
    Found 4-bit adder for signal <BUS_0336_GND_1_o_add_6075_OUT> created at line 20145.
    Found 4-bit adder for signal <_n26827> created at line 20097.
    Found 4-bit adder for signal <_n26828> created at line 20097.
    Found 4-bit adder for signal <_n26829> created at line 20097.
    Found 4-bit adder for signal <_n26830> created at line 20097.
    Found 4-bit adder for signal <BUS_0310_GND_1_o_add_6018_OUT> created at line 20097.
    Found 6-bit subtractor for signal <_n26832> created at line 20121.
    Found 6-bit adder for signal <_n26833> created at line 20121.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6040_OUT> created at line 20121.
    Found 6-bit subtractor for signal <_n26844> created at line 19623.
    Found 6-bit subtractor for signal <_n26845> created at line 19623.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5573_OUT> created at line 19623.
    Found 6-bit subtractor for signal <_n26847> created at line 19618.
    Found 6-bit adder for signal <_n26848> created at line 19618.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5570_OUT> created at line 19618.
    Found 6-bit subtractor for signal <_n26850> created at line 19611.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5558_OUT> created at line 19611.
    Found 6-bit subtractor for signal <_n26852> created at line 19608.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5555_OUT> created at line 19608.
    Found 4-bit adder for signal <_n26854> created at line 17481.
    Found 4-bit adder for signal <_n26855> created at line 17481.
    Found 4-bit adder for signal <_n26856> created at line 17481.
    Found 4-bit adder for signal <_n26857> created at line 17481.
    Found 4-bit adder for signal <BUS_0045_GND_1_o_add_4194_OUT> created at line 17481.
    Found 4-bit adder for signal <_n26859> created at line 18712.
    Found 4-bit adder for signal <_n26860> created at line 18712.
    Found 4-bit adder for signal <_n26861> created at line 18712.
    Found 4-bit adder for signal <_n26862> created at line 18712.
    Found 4-bit adder for signal <BUS_0114_GND_1_o_add_4982_OUT> created at line 18712.
    Found 6-bit subtractor for signal <_n26873> created at line 19656.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5612_OUT> created at line 19656.
    Found 6-bit subtractor for signal <_n26875> created at line 19719.
    Found 6-bit subtractor for signal <_n26876> created at line 19719.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5687_OUT> created at line 19719.
    Found 6-bit subtractor for signal <_n26878> created at line 19704.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5669_OUT> created at line 19704.
    Found 6-bit subtractor for signal <_n26880> created at line 19714.
    Found 6-bit adder for signal <_n26881> created at line 19714.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5684_OUT> created at line 19714.
    Found 6-bit subtractor for signal <_n26898> created at line 20126.
    Found 6-bit subtractor for signal <_n26899> created at line 20126.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6043_OUT> created at line 20126.
    Found 6-bit subtractor for signal <_n26903> created at line 20063.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5968_OUT> created at line 20063.
    Found 6-bit subtractor for signal <_n26906> created at line 20162.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6085_OUT> created at line 20162.
    Found 6-bit subtractor for signal <_n26908> created at line 20159.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6082_OUT> created at line 20159.
    Found 6-bit subtractor for signal <_n26919> created at line 19707.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5672_OUT> created at line 19707.
    Found 4-bit adder for signal <_n26921> created at line 19582.
    Found 4-bit adder for signal <_n26922> created at line 19582.
    Found 4-bit adder for signal <_n26923> created at line 19582.
    Found 4-bit adder for signal <_n26924> created at line 19582.
    Found 4-bit adder for signal <BUS_0167_GND_1_o_add_5526_OUT> created at line 19582.
    Found 6-bit subtractor for signal <_n26926> created at line 20111.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6025_OUT> created at line 20111.
    Found 6-bit subtractor for signal <_n26947> created at line 20169.
    Found 6-bit adder for signal <_n26948> created at line 20169.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6097_OUT> created at line 20169.
    Found 6-bit subtractor for signal <_n27104> created at line 20066.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5971_OUT> created at line 20066.
    Found 6-bit subtractor for signal <_n27108> created at line 20174.
    Found 6-bit subtractor for signal <_n27109> created at line 20174.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6100_OUT> created at line 20174.
    Found 20-bit shifter logical right for signal <n15458> created at line 17479
    Found 20-bit shifter logical right for signal <n15490> created at line 17578
    Found 20-bit shifter logical right for signal <n15522> created at line 17677
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4407_OUT> created at line 17918.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4408_OUT> created at line 17919.
    Found 12x9-bit multiplier for signal <n15573> created at line 17925.
    Found 12x9-bit multiplier for signal <n15574> created at line 17926.
    Found 20-bit shifter logical right for signal <n15763> created at line 18512
    Found 20-bit shifter logical right for signal <n15795> created at line 18611
    Found 20-bit shifter logical right for signal <n15827> created at line 18710
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5033_OUT> created at line 18951.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5034_OUT> created at line 18952.
    Found 12x9-bit multiplier for signal <n15878> created at line 18958.
    Found 12x9-bit multiplier for signal <n15879> created at line 18959.
    Found 9x8-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5475_OUT> created at line 19529.
    Found 9x5-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5476_OUT> created at line 19530.
    Found 9x6-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5477_OUT> created at line 19531.
    Found 9x8-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5478_OUT> created at line 19532.
    Found 9x8-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5888_OUT> created at line 19984.
    Found 9x5-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5889_OUT> created at line 19985.
    Found 9x6-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5890_OUT> created at line 19986.
    Found 9x8-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5891_OUT> created at line 19987.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1424_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed3>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter0_rdata_converter_converter_source_payload_data> created at line 9032.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter1_rdata_converter_converter_source_payload_data> created at line 9319.
    Found 1-bit 3-to-1 multiplexer for signal <videosoc_interface_ack> created at line 9474.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_1458_OUT> created at line 10100.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 10425.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 10830.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_ongoing> created at line 10830.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 14565.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 14601.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 14673.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 14709.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 14781.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 14817.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 14853.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 14889.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 14925.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 14997.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 15033.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 15105.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 15141.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 15177.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 16467.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 16491.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 16515.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 16539.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 16563.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 16587.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 16611.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 16635.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 16659.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed22> created at line 16683.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed23> created at line 16707.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed24> created at line 16731.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed25> created at line 16755.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed26> created at line 16779.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4036_OUT> created at line 17087.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface1_adr[1]_GND_1_o_wide_mux_6947_OUT> created at line 23318.
    Found 8-bit 47-to-1 multiplexer for signal <videosoc_interface6_adr[5]_GND_1_o_wide_mux_6970_OUT> created at line 23909.
    Found 8-bit 32-to-1 multiplexer for signal <videosoc_interface7_adr[4]_GND_1_o_wide_mux_6973_OUT> created at line 24161.
    Found 8-bit 21-to-1 multiplexer for signal <videosoc_interface10_adr[4]_GND_1_o_wide_mux_6984_OUT> created at line 24656.
    Found 8-bit 7-to-1 multiplexer for signal <videosoc_interface11_adr[2]_GND_1_o_wide_mux_6986_OUT> created at line 24746.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface12_adr[1]_videosoc_csrbank10_tuning_word0_w[7]_wide_mux_6989_OUT> created at line 24773.
    Found 1-bit 8-to-1 multiplexer for signal <_n26786> created at line 22978.
    Found 1-bit 4-to-1 multiplexer for signal <_n26800> created at line 6226.
    Found 21-bit 4-to-1 multiplexer for signal <_n26842> created at line 6236.
    Found 1-bit 4-to-1 multiplexer for signal <_n26871> created at line 6241.
    Found 1-bit 8-to-1 multiplexer for signal <_n26896> created at line 22728.
    Found 1-bit 4-to-1 multiplexer for signal <_n26917> created at line 6247.
    Found 1-bit 4-to-1 multiplexer for signal <_n26936> created at line 6232.
    Found 1-bit 4-to-1 multiplexer for signal <_n26945> created at line 6244.
    Found 1-bit 4-to-1 multiplexer for signal <_n26957> created at line 6235.
    Found 1-bit 4-to-1 multiplexer for signal <_n26966> created at line 6229.
    Found 1-bit 4-to-1 multiplexer for signal <_n26975> created at line 6237.
    Found 21-bit 4-to-1 multiplexer for signal <_n26985> created at line 6224.
    Found 21-bit 4-to-1 multiplexer for signal <_n26994> created at line 6227.
    Found 21-bit 4-to-1 multiplexer for signal <_n27003> created at line 6230.
    Found 21-bit 4-to-1 multiplexer for signal <_n27012> created at line 6233.
    Found 21-bit 4-to-1 multiplexer for signal <_n27021> created at line 6239.
    Found 21-bit 4-to-1 multiplexer for signal <_n27030> created at line 6242.
    Found 21-bit 4-to-1 multiplexer for signal <_n27039> created at line 6245.
    Found 1-bit 4-to-1 multiplexer for signal <_n27048> created at line 6243.
    Found 1-bit 4-to-1 multiplexer for signal <_n27057> created at line 6225.
    Found 1-bit 4-to-1 multiplexer for signal <_n27066> created at line 6228.
    Found 1-bit 4-to-1 multiplexer for signal <_n27075> created at line 6231.
    Found 1-bit 4-to-1 multiplexer for signal <_n27084> created at line 6234.
    Found 1-bit 4-to-1 multiplexer for signal <_n27093> created at line 6240.
    Found 1-bit 4-to-1 multiplexer for signal <_n27102> created at line 6246.
    Found 1-bit 4-to-1 multiplexer for signal <_n27118> created at line 6238.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 25168
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 25168
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 25168
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 25168
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 26394
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 26523
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 26947
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine0_hit> created at line 7110
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine1_hit> created at line 7259
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine2_hit> created at line 7408
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine3_hit> created at line 7557
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine4_hit> created at line 7706
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine5_hit> created at line 7855
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine6_hit> created at line 8004
    Found 13-bit comparator equal for signal <videosoc_controllerinjector_bankmachine7_hit> created at line 8153
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine0_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_424_o> created at line 8383
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine0_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_425_o> created at line 8383
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine1_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_426_o> created at line 8384
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine1_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_427_o> created at line 8384
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine2_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_428_o> created at line 8385
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine2_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_429_o> created at line 8385
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine3_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_430_o> created at line 8386
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine3_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_431_o> created at line 8386
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine4_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_432_o> created at line 8387
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine4_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_433_o> created at line 8387
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine5_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_434_o> created at line 8388
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine5_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_435_o> created at line 8388
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine6_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_436_o> created at line 8389
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine6_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_437_o> created at line 8389
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine7_cmd_payload_is_read_videosoc_controllerinjector_choose_req_want_reads_equal_438_o> created at line 8390
    Found 1-bit comparator equal for signal <videosoc_controllerinjector_bankmachine7_cmd_payload_is_write_videosoc_controllerinjector_choose_req_want_writes_equal_439_o> created at line 8390
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[2]_litedramportcdc0_cmd_fifo_consume_wdomain[2]_equal_1200_o> created at line 8778
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[1]_litedramportcdc0_cmd_fifo_consume_wdomain[1]_equal_1201_o> created at line 8778
    Found 1-bit comparator not equal for signal <n1407> created at line 8778
    Found 3-bit comparator equal for signal <n1410> created at line 8779
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[4]_litedramportcdc0_rdata_fifo_consume_wdomain[4]_equal_1220_o> created at line 8839
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[3]_litedramportcdc0_rdata_fifo_consume_wdomain[3]_equal_1221_o> created at line 8839
    Found 3-bit comparator not equal for signal <n1442> created at line 8839
    Found 5-bit comparator not equal for signal <n1445> created at line 8840
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[2]_litedramportcdc1_cmd_fifo_consume_wdomain[2]_equal_1266_o> created at line 9065
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[1]_litedramportcdc1_cmd_fifo_consume_wdomain[1]_equal_1267_o> created at line 9065
    Found 1-bit comparator not equal for signal <n1538> created at line 9065
    Found 3-bit comparator equal for signal <n1541> created at line 9066
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[4]_litedramportcdc1_rdata_fifo_consume_wdomain[4]_equal_1286_o> created at line 9126
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[3]_litedramportcdc1_rdata_fifo_consume_wdomain[3]_equal_1287_o> created at line 9126
    Found 3-bit comparator not equal for signal <n1571> created at line 9126
    Found 5-bit comparator not equal for signal <n1574> created at line 9127
    Found 21-bit comparator equal for signal <videosoc_tag_do_tag[20]_GND_1_o_equal_1345_o> created at line 9403
    Found 24-bit comparator greater for signal <GND_1_o_ethphy_sys_counter[23]_LessThan_1384_o> created at line 9535
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 9958
    Found 16-bit comparator greater for signal <_n28687> created at line 10302
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_1521_o> created at line 10516
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_1522_o> created at line 10516
    Found 5-bit comparator not equal for signal <n2479> created at line 10516
    Found 7-bit comparator not equal for signal <n2482> created at line 10517
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_1543_o> created at line 10571
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_1544_o> created at line 10571
    Found 5-bit comparator not equal for signal <n2513> created at line 10571
    Found 7-bit comparator equal for signal <n2516> created at line 10572
    Found 32-bit comparator greater for signal <ethmac_writer_counter[31]_GND_1_o_LessThan_1598_o> created at line 10833
    Found 11-bit comparator greater for signal <n2672> created at line 10895
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1797_o> created at line 11540
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1798_o> created at line 11540
    Found 8-bit comparator not equal for signal <n3044> created at line 11540
    Found 10-bit comparator equal for signal <n3047> created at line 11541
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_1971_o> created at line 12191
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_1972_o> created at line 12191
    Found 8-bit comparator not equal for signal <n3427> created at line 12191
    Found 10-bit comparator equal for signal <n3430> created at line 12192
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2088_o> created at line 12515
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2089_o> created at line 12515
    Found 2-bit comparator equal for signal <hdmi_out0_core_timinggenerator_sink_valid_INV_640_o> created at line 12516
    Found 26-bit comparator equal for signal <hdmi_out0_core_dmareader_offset[25]_hdmi_out0_core_dmareader_length[25]_equal_2120_o> created at line 12649
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2136_o> created at line 12695
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2138_o> created at line 12696
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2140_o> created at line 12697
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2245_o> created at line 12962
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2246_o> created at line 12962
    Found 2-bit comparator equal for signal <hdmi_out1_core_timinggenerator_sink_valid_INV_717_o> created at line 12963
    Found 26-bit comparator equal for signal <hdmi_out1_core_dmareader_offset[25]_hdmi_out1_core_dmareader_length[25]_equal_2277_o> created at line 13096
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2290_o> created at line 13137
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2292_o> created at line 13138
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2294_o> created at line 13139
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_4181_o> created at line 17467
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_4198_o> created at line 17483
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_4262_o> created at line 17566
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_4279_o> created at line 17582
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_4343_o> created at line 17665
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4360_o> created at line 17681
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4419_o> created at line 17931
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4420_o> created at line 17934
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4423_o> created at line 17940
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4424_o> created at line 17943
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4427_o> created at line 17949
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4428_o> created at line 17952
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4807_o> created at line 18500
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4824_o> created at line 18516
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4888_o> created at line 18599
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4905_o> created at line 18615
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4969_o> created at line 18698
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4986_o> created at line 18714
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5045_o> created at line 18964
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5046_o> created at line 18967
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5049_o> created at line 18973
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5050_o> created at line 18976
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5053_o> created at line 18982
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5054_o> created at line 18985
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5405_o> created at line 19356
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5406_o> created at line 19359
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5407_o> created at line 19362
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5408_o> created at line 19365
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5409_o> created at line 19367
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5415_o> created at line 19377
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5416_o> created at line 19380
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5417_o> created at line 19383
    Found 12-bit comparator greater for signal <hdmi_out0_r[11]_GND_1_o_LessThan_5484_o> created at line 19536
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_r[11]_LessThan_5485_o> created at line 19539
    Found 12-bit comparator greater for signal <hdmi_out0_g[11]_GND_1_o_LessThan_5488_o> created at line 19545
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_g[11]_LessThan_5489_o> created at line 19548
    Found 12-bit comparator greater for signal <hdmi_out0_b[11]_GND_1_o_LessThan_5492_o> created at line 19554
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_b[11]_LessThan_5493_o> created at line 19557
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5551_o> created at line 19603
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5561_o> created at line 19614
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5563_o> created at line 19614
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5608_o> created at line 19651
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5618_o> created at line 19662
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5620_o> created at line 19662
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_5665_o> created at line 19699
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5675_o> created at line 19710
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5677_o> created at line 19710
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_5818_o> created at line 19811
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_5819_o> created at line 19814
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_5820_o> created at line 19817
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_5821_o> created at line 19820
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_5822_o> created at line 19822
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_5828_o> created at line 19832
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_5829_o> created at line 19835
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_5830_o> created at line 19838
    Found 12-bit comparator greater for signal <hdmi_out1_r[11]_GND_1_o_LessThan_5897_o> created at line 19991
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_r[11]_LessThan_5898_o> created at line 19994
    Found 12-bit comparator greater for signal <hdmi_out1_g[11]_GND_1_o_LessThan_5901_o> created at line 20000
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_g[11]_LessThan_5902_o> created at line 20003
    Found 12-bit comparator greater for signal <hdmi_out1_b[11]_GND_1_o_LessThan_5905_o> created at line 20009
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_b[11]_LessThan_5906_o> created at line 20012
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_5964_o> created at line 20058
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5974_o> created at line 20069
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5976_o> created at line 20069
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6021_o> created at line 20106
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6031_o> created at line 20117
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6033_o> created at line 20117
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6078_o> created at line 20154
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6088_o> created at line 20165
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6090_o> created at line 20165
    Found 1-bit comparator equal for signal <videosoc_ddrphy_phase_half_videosoc_ddrphy_phase_sys_equal_6215_o> created at line 20239
    Found 7-bit comparator greater for signal <videosoc_dna_cnt[6]_PWR_1_o_LessThan_6284_o> created at line 20965
    Found 7-bit comparator greater for signal <videosoc_dna_cnt[6]_GND_1_o_LessThan_7549_o> created at line 25163
    Found 11-bit comparator greater for signal <GND_1_o_videosoc_crg_por[10]_LessThan_7950_o> created at line 28289
    WARNING:Xst:2404 -  FFs/Latches <videosoc_controllerinjector_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  71 RAM(s).
	inferred  16 Multiplier(s).
	inferred 439 Adder/Subtractor(s).
	inferred 7404 D-type flip-flop(s).
	inferred 150 Comparator(s).
	inferred 1572 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   7 Tristate(s).
	inferred  33 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_35> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 77
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 128x8-bit dual-port RAM                               : 4
 16x65-bit dual-port RAM                               : 4
 16x9-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 2x13-bit dual-port RAM                                : 1
 2x161-bit dual-port RAM                               : 2
 2x34-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 4096x17-bit dual-port RAM                             : 2
 4096x32-bit dual-port RAM                             : 1
 4x10-bit single-port Read Only RAM                    : 2
 4x26-bit dual-port RAM                                : 2
 4x5-bit dual-port RAM                                 : 2
 4x9-bit dual-port RAM                                 : 6
 512x32-bit dual-port RAM                              : 2
 512x66-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x11-bit dual-port RAM                                : 1
 64x41-bit dual-port RAM                               : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x23-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 454
 1-bit adder                                           : 9
 10-bit adder                                          : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 52
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 11
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 3-bit adder                                           : 60
 3-bit addsub                                          : 9
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 148
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 9
 8-bit adder                                           : 1
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 5
 9-bit subtractor                                      : 10
# Registers                                            : 1667
 1-bit register                                        : 883
 10-bit register                                       : 40
 11-bit register                                       : 26
 12-bit register                                       : 25
 13-bit register                                       : 19
 14-bit register                                       : 1
 16-bit register                                       : 3
 17-bit register                                       : 4
 2-bit register                                        : 92
 20-bit register                                       : 18
 23-bit register                                       : 1
 24-bit register                                       : 35
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 4
 3-bit register                                        : 83
 30-bit register                                       : 10
 32-bit register                                       : 42
 4-bit register                                        : 94
 40-bit register                                       : 1
 5-bit register                                        : 34
 57-bit register                                       : 1
 6-bit register                                        : 12
 64-bit register                                       : 4
 7-bit register                                        : 24
 8-bit register                                        : 163
 9-bit register                                        : 37
# Comparators                                          : 161
 1-bit comparator equal                                : 38
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 1720
 1-bit 2-to-1 multiplexer                              : 1124
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 9
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 23
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 13
 3-bit 2-to-1 multiplexer                              : 27
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 60
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 31
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 215
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 36
# Xors                                                 : 331
 1-bit xor2                                            : 187
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethphy_eth_counter>: 1 register on signal <ethphy_eth_counter>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <ethphy_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <videosoc_crg_por>: 1 register on signal <videosoc_crg_por>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <videosoc_ddrphy_phase_half>: 1 register on signal <videosoc_ddrphy_phase_half>.
The following registers are absorbed into counter <videosoc_ddrphy_phase_sel>: 1 register on signal <videosoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <videosoc_i1>: 1 register on signal <videosoc_i1>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <videosoc_controllerinjector_count>: 1 register on signal <videosoc_controllerinjector_count>.
The following registers are absorbed into counter <videosoc_videosoc_counter>: 1 register on signal <videosoc_videosoc_counter>.
The following registers are absorbed into counter <videosoc_videosoc_uart_phy_tx_bitcount>: 1 register on signal <videosoc_videosoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <videosoc_videosoc_uart_phy_rx_bitcount>: 1 register on signal <videosoc_videosoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <videosoc_videosoc_uart_tx_fifo_level>: 1 register on signal <videosoc_videosoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <videosoc_videosoc_uart_tx_fifo_produce>: 1 register on signal <videosoc_videosoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <videosoc_videosoc_uart_tx_fifo_consume>: 1 register on signal <videosoc_videosoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <videosoc_videosoc_uart_rx_fifo_level>: 1 register on signal <videosoc_videosoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <videosoc_videosoc_uart_rx_fifo_consume>: 1 register on signal <videosoc_videosoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <videosoc_videosoc_uart_rx_fifo_produce>: 1 register on signal <videosoc_videosoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <videosoc_dna_cnt>: 1 register on signal <videosoc_dna_cnt>.
The following registers are absorbed into counter <videosoc_ddrphy_bitslip_cnt>: 1 register on signal <videosoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine0_level>: 1 register on signal <videosoc_controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine0_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine0_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine1_level>: 1 register on signal <videosoc_controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine1_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine1_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine2_level>: 1 register on signal <videosoc_controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine2_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine2_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine3_level>: 1 register on signal <videosoc_controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine3_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine3_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine4_level>: 1 register on signal <videosoc_controllerinjector_bankmachine4_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine4_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine4_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine4_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine4_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine5_level>: 1 register on signal <videosoc_controllerinjector_bankmachine5_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine5_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine5_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine5_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine5_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine6_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine6_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine6_level>: 1 register on signal <videosoc_controllerinjector_bankmachine6_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine6_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine6_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine7_level>: 1 register on signal <videosoc_controllerinjector_bankmachine7_level>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine7_produce>: 1 register on signal <videosoc_controllerinjector_bankmachine7_produce>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine7_consume>: 1 register on signal <videosoc_controllerinjector_bankmachine7_consume>.
The following registers are absorbed into counter <videosoc_controllerinjector_bandwidth_nreads>: 1 register on signal <videosoc_controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <videosoc_controllerinjector_bandwidth_nwrites>: 1 register on signal <videosoc_controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <ethphy_sys_counter>: 1 register on signal <ethphy_sys_counter>.
The following registers are absorbed into counter <ethphy_counter>: 1 register on signal <ethphy_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <videosoc_controllerinjector_time0>: 1 register on signal <videosoc_controllerinjector_time0>.
The following registers are absorbed into counter <videosoc_controllerinjector_time1>: 1 register on signal <videosoc_controllerinjector_time1>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine0_count>: 1 register on signal <videosoc_controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine1_count>: 1 register on signal <videosoc_controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine2_count>: 1 register on signal <videosoc_controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine3_count>: 1 register on signal <videosoc_controllerinjector_bankmachine3_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine4_count>: 1 register on signal <videosoc_controllerinjector_bankmachine4_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine5_count>: 1 register on signal <videosoc_controllerinjector_bankmachine5_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine6_count>: 1 register on signal <videosoc_controllerinjector_bankmachine6_count>.
The following registers are absorbed into counter <videosoc_controllerinjector_bankmachine7_count>: 1 register on signal <videosoc_controllerinjector_bankmachine7_count>.
The following registers are absorbed into counter <hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportconverter0_counter>: 1 register on signal <litedramportconverter0_counter>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_produce>: 1 register on signal <litedramportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_consume>: 1 register on signal <litedramportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_level>: 1 register on signal <litedramportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <litedramportconverter0_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <litedramportconverter1_counter>: 1 register on signal <litedramportconverter1_counter>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_produce>: 1 register on signal <litedramportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_consume>: 1 register on signal <litedramportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_level>: 1 register on signal <litedramportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <litedramportconverter1_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0207_GND_1_o_add_5605_OUT_Madd1> :
 	<Madd__n26727> in block <top>, 	<Madd__n26728> in block <top>, 	<Madd__n26730_Madd> in block <top>, 	<Madd_n18981[1:0]> in block <top>, 	<Madd_BUS_0207_GND_1_o_add_5605_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0310_GND_1_o_add_6018_OUT_Madd1> :
 	<Madd__n26827> in block <top>, 	<Madd__n26828> in block <top>, 	<Madd__n26830_Madd> in block <top>, 	<Madd_n19269[1:0]> in block <top>, 	<Madd_BUS_0310_GND_1_o_add_6018_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0181_GND_1_o_add_5548_OUT_Madd1> :
 	<Madd__n26762> in block <top>, 	<Madd__n26763> in block <top>, 	<Madd__n26765_Madd> in block <top>, 	<Madd_n18903[1:0]> in block <top>, 	<Madd_BUS_0181_GND_1_o_add_5548_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0233_GND_1_o_add_5662_OUT_Madd1> :
 	<Madd__n26747> in block <top>, 	<Madd__n26748> in block <top>, 	<Madd__n26750_Madd> in block <top>, 	<Madd_n19059[1:0]> in block <top>, 	<Madd_BUS_0233_GND_1_o_add_5662_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0284_GND_1_o_add_5961_OUT_Madd1> :
 	<Madd__n26737> in block <top>, 	<Madd__n26738> in block <top>, 	<Madd__n26740_Madd> in block <top>, 	<Madd_n19191[1:0]> in block <top>, 	<Madd_BUS_0284_GND_1_o_add_5961_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0336_GND_1_o_add_6075_OUT_Madd1> :
 	<Madd__n26818> in block <top>, 	<Madd__n26819> in block <top>, 	<Madd__n26821_Madd> in block <top>, 	<Madd_n19347[1:0]> in block <top>, 	<Madd_BUS_0336_GND_1_o_add_6075_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0193_GND_1_o_add_5583_OUT_Madd1> :
 	<Madd__n26807> in block <top>, 	<Madd__n26808> in block <top>, 	<Madd__n26810_Madd> in block <top>, 	<Madd_n18939[1:0]> in block <top>, 	<Madd_BUS_0193_GND_1_o_add_5583_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0296_GND_1_o_add_5996_OUT_Madd1> :
 	<Madd__n26702> in block <top>, 	<Madd__n26703> in block <top>, 	<Madd__n26705_Madd> in block <top>, 	<Madd_n19227[1:0]> in block <top>, 	<Madd_BUS_0296_GND_1_o_add_5996_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0219_GND_1_o_add_5640_OUT_Madd1> :
 	<Madd__n26742> in block <top>, 	<Madd__n26743> in block <top>, 	<Madd__n26745_Madd> in block <top>, 	<Madd_n19017[1:0]> in block <top>, 	<Madd_BUS_0219_GND_1_o_add_5640_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0167_GND_1_o_add_5526_OUT_Madd1> :
 	<Madd__n26921> in block <top>, 	<Madd__n26922> in block <top>, 	<Madd__n26924_Madd> in block <top>, 	<Madd_n18861[1:0]> in block <top>, 	<Madd_BUS_0167_GND_1_o_add_5526_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0322_GND_1_o_add_6053_OUT_Madd1> :
 	<Madd__n26719> in block <top>, 	<Madd__n26720> in block <top>, 	<Madd__n26722_Madd> in block <top>, 	<Madd_n19305[1:0]> in block <top>, 	<Madd_BUS_0322_GND_1_o_add_6053_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0270_GND_1_o_add_5939_OUT_Madd1> :
 	<Madd__n26709> in block <top>, 	<Madd__n26710> in block <top>, 	<Madd__n26712_Madd> in block <top>, 	<Madd_n19149[1:0]> in block <top>, 	<Madd_BUS_0270_GND_1_o_add_5939_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0045_GND_1_o_add_4194_OUT_Madd1> :
 	<Madd__n26854> in block <top>, 	<Madd__n26855> in block <top>, 	<Madd__n26857_Madd> in block <top>, 	<Madd_n18563[1:0]> in block <top>, 	<Madd_BUS_0045_GND_1_o_add_4194_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0055_GND_1_o_add_4275_OUT_Madd1> :
 	<Madd__n26788> in block <top>, 	<Madd__n26789> in block <top>, 	<Madd__n26791_Madd> in block <top>, 	<Madd_n18590[1:0]> in block <top>, 	<Madd_BUS_0055_GND_1_o_add_4275_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0065_GND_1_o_add_4356_OUT_Madd1> :
 	<Madd__n26714> in block <top>, 	<Madd__n26715> in block <top>, 	<Madd__n26717_Madd> in block <top>, 	<Madd_n18617[1:0]> in block <top>, 	<Madd_BUS_0065_GND_1_o_add_4356_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0094_GND_1_o_add_4820_OUT_Madd1> :
 	<Madd__n26752> in block <top>, 	<Madd__n26753> in block <top>, 	<Madd__n26755_Madd> in block <top>, 	<Madd_n18686[1:0]> in block <top>, 	<Madd_BUS_0094_GND_1_o_add_4820_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0104_GND_1_o_add_4901_OUT_Madd1> :
 	<Madd__n26768> in block <top>, 	<Madd__n26769> in block <top>, 	<Madd__n26771_Madd> in block <top>, 	<Madd_n18713[1:0]> in block <top>, 	<Madd_BUS_0104_GND_1_o_add_4901_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0114_GND_1_o_add_4982_OUT_Madd1> :
 	<Madd__n26859> in block <top>, 	<Madd__n26860> in block <top>, 	<Madd__n26862_Madd> in block <top>, 	<Madd_n18740[1:0]> in block <top>, 	<Madd_BUS_0114_GND_1_o_add_4982_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5541_OUT1> :
 	<Madd_n18883> in block <top>, 	<Madd_n18886> in block <top>, 	<Madd_n18889> in block <top>, 	<Madd_n18892> in block <top>, 	<Madd_n18895> in block <top>, 	<Madd_n18898> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5541_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5598_OUT1> :
 	<Madd_n18961> in block <top>, 	<Madd_n18964> in block <top>, 	<Madd_n18967> in block <top>, 	<Madd_n18970> in block <top>, 	<Madd_n18973> in block <top>, 	<Madd_n18976> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5598_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5655_OUT1> :
 	<Madd_n19039> in block <top>, 	<Madd_n19042> in block <top>, 	<Madd_n19045> in block <top>, 	<Madd_n19048> in block <top>, 	<Madd_n19051> in block <top>, 	<Madd_n19054> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5655_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5954_OUT1> :
 	<Madd_n19171> in block <top>, 	<Madd_n19174> in block <top>, 	<Madd_n19177> in block <top>, 	<Madd_n19180> in block <top>, 	<Madd_n19183> in block <top>, 	<Madd_n19186> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5954_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6011_OUT1> :
 	<Madd_n19249> in block <top>, 	<Madd_n19252> in block <top>, 	<Madd_n19255> in block <top>, 	<Madd_n19258> in block <top>, 	<Madd_n19261> in block <top>, 	<Madd_n19264> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6011_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6068_OUT1> :
 	<Madd_n19327> in block <top>, 	<Madd_n19330> in block <top>, 	<Madd_n19333> in block <top>, 	<Madd_n19336> in block <top>, 	<Madd_n19339> in block <top>, 	<Madd_n19342> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6068_OUT> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4407_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4409_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4407_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5033_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5035_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5033_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n15573>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15574>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15878>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15879>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4408_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5034_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5476_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5478_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5475_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5477_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5889_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5891_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5888_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5890_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4460_OUT> in block <top> and  <Mmult_n15573> in block <top> are combined into a MULT with pre-adder <Mmult_n155731>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4461_OUT> in block <top> and  <Mmult_n15574> in block <top> are combined into a MULT with pre-adder <Mmult_n155741>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5086_OUT> in block <top> and  <Mmult_n15878> in block <top> are combined into a MULT with pre-adder <Mmult_n158781>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5087_OUT> in block <top> and  <Mmult_n15879> in block <top> are combined into a MULT with pre-adder <Mmult_n158791>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_31>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 66-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("0",hdmi_in0_frame_cur_word,hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 66-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 66-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("0",hdmi_in1_frame_cur_word,hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 66-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed3>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_1000_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_49> <hdmi_out0_core_source_data_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 17-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("0",litedramport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 17-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_core_source_data_d> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_61> <hdmi_out1_core_source_data_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 17-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("0",litedramport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 17-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_core_source_data_d> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 26-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("0",litedramport0_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 26-bit                     |          |
    |     addrB          | connected to signal <memadr_42>     |          |
    |     doB            | connected to signal <litedramportcdc0_cmd_fifo_asyncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 26-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("0",litedramport2_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 26-bit                     |          |
    |     addrB          | connected to signal <memadr_54>     |          |
    |     doB            | connected to signal <litedramportcdc1_cmd_fifo_asyncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"0000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <videosoc_data_port_dat_w> |          |
    |     doA            | connected to signal <videosoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <litedramportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("0",videosoc_controllerinjector_slave_p1_rddata,videosoc_controllerinjector_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <litedramportconverter0_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_44>     |          |
    |     doB            | connected to signal <litedramportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 161-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("0",hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi_out0_core_initiator_csrstorage9_storage_full_01,hdmi_out0_core_initiator_csrstorage9_storage_full_02,hdmi_out0_core_initiator_csrstorage9_storage_full_03,hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi_out0_core_initiator_csrstorage8_storage_full_01,hdmi_out0_core_initiator_csrstorage8_storage_full_02,hdmi_out0_core_initiator_csrstorage8_storage_full_03,hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 161-bit                    |          |
    |     addrB          | connected to signal <memadr_47>     |          |
    |     doB            | connected to signal <hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <litedramportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("0",videosoc_controllerinjector_slave_p1_rddata,videosoc_controllerinjector_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <litedramportconverter1_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_56>     |          |
    |     doB            | connected to signal <litedramportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 161-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("0",hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi_out1_core_initiator_csrstorage9_storage_full_01,hdmi_out1_core_initiator_csrstorage9_storage_full_02,hdmi_out1_core_initiator_csrstorage9_storage_full_03,hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi_out1_core_initiator_csrstorage8_storage_full_01,hdmi_out1_core_initiator_csrstorage8_storage_full_02,hdmi_out1_core_initiator_csrstorage8_storage_full_03,hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 161-bit                    |          |
    |     addrB          | connected to signal <memadr_59>     |          |
    |     doB            | connected to signal <hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(videosoc_tag_di_dirty,"00",rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <videosoc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26> <memadr_33>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <videosoc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videosoc_videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videosoc_videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videosoc_videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videosoc_videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <videosoc_videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_videosoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_videosoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("0",videosoc_videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <videosoc_videosoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <videosoc_videosoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_65>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <videosoc_videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 11-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"00",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 11-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1424_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_videosoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_videosoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("0",videosoc_videosoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <videosoc_videosoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <videosoc_videosoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed12,rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed15,rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed18,rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed21,rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine4_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed24,rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine4_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine5_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed27,rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine5_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine6_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed30,rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine6_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_controllerinjector_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_controllerinjector_bankmachine7_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed33,rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <videosoc_controllerinjector_bankmachine7_consume> |          |
    |     doB            | connected to signal <videosoc_controllerinjector_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 34-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("0",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 34-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 13-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("0",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 13-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_in0_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_in1_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 65-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("0",litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("0",litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("0",hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15573 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15574 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15878 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15879 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4408_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5034_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5476_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5478_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5475_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5477_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5889_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5891_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5888_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5890_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videosoc_videosoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videosoc_videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 67
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 128x8-bit dual-port block RAM                         : 2
 16x65-bit dual-port block RAM                         : 2
 16x65-bit dual-port distributed RAM                   : 2
 16x9-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 2x13-bit dual-port distributed RAM                    : 1
 2x161-bit dual-port distributed RAM                   : 2
 2x34-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x17-bit dual-port block RAM                       : 2
 4096x32-bit single-port block RAM                     : 1
 4x10-bit single-port distributed Read Only RAM        : 2
 4x26-bit dual-port distributed RAM                    : 2
 4x5-bit dual-port distributed RAM                     : 2
 4x9-bit dual-port distributed RAM                     : 6
 512x32-bit dual-port block RAM                        : 2
 512x66-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 5x11-bit dual-port distributed RAM                    : 1
 64x41-bit dual-port block RAM                         : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x23-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 98
 10-bit adder                                          : 4
 11-bit adder                                          : 5
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 4
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 12
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 192
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 5
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 30
 2-bit updown counter                                  : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 26-bit up counter                                     : 2
 3-bit down counter                                    : 8
 3-bit up counter                                      : 42
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 7-bit up counter                                      : 7
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 6
 9-bit up counter                                      : 1
# Accumulators                                         : 8
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 6673
 Flip-Flops                                            : 6673
# Comparators                                          : 161
 1-bit comparator equal                                : 38
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 2285
 1-bit 2-to-1 multiplexer                              : 1750
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 32-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 84
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 20
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 56
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 30
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 178
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 36
# Xors                                                 : 331
 1-bit xor2                                            : 187
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_2> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <videosoc_videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videosoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_0> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_32> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <videosoc_controllerinjector_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <videosoc_controllerinjector_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_34> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_35> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_264> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_328> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_275> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_355> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <videosoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <videosoc_ddrphy_record2_wrdata_mask_1> <videosoc_ddrphy_record2_wrdata_mask_2> <videosoc_ddrphy_record2_wrdata_mask_3> <videosoc_ddrphy_record3_wrdata_mask_0> <videosoc_ddrphy_record3_wrdata_mask_1> <videosoc_ddrphy_record3_wrdata_mask_2> <videosoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter3_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_56_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_47_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_59_0> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_44_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <videosoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <memadr_44_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_44_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_44_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <videosoc_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <videosoc_controllerinjector_bandwidth_counter_0> <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <videosoc_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_period> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <videosoc_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_2> <hdmi_in1_edid_samp_count_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_3> <hdmi_in1_edid_samp_count_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_4> <hdmi_in1_edid_samp_count_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <videosoc_controllerinjector_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <memadr_56_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_56_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <memadr_56_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_3> 
INFO:Xst:3203 - The FF/Latch <videosoc_controllerinjector_dfi_p1_cas_n> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videosoc_controllerinjector_dfi_p1_wrdata_en> 
INFO:Xst:3203 - The FF/Latch <videosoc_controllerinjector_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videosoc_controllerinjector_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl72_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl85_regs0> <xilinxmultiregimpl98_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl22_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl35_regs0> <xilinxmultiregimpl48_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl22_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl35_regs1> <xilinxmultiregimpl48_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl72_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl85_regs1> <xilinxmultiregimpl98_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 60.
Forward register balancing over carry chain Madd_n19468_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) videosoc_videosoc_interface_adr_1 videosoc_videosoc_interface_adr_0 videosoc_videosoc_interface_adr_2 has(ve) been forward balanced into : SF179131_FRB.
	Register(s) videosoc_videosoc_interface_adr_2 videosoc_videosoc_interface_adr_0 videosoc_videosoc_interface_adr_1 has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface0_adr[4]_mux_6946_OUT1121_FRB.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30 new_master_rdata_valid0_BRB31
new_master_rdata_valid0_BRB32.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32.
	Register(s) new_master_rdata_valid18 has(ve) been backward balanced into : new_master_rdata_valid18_BRB0 new_master_rdata_valid18_BRB1 new_master_rdata_valid18_BRB2 new_master_rdata_valid18_BRB3 new_master_rdata_valid18_BRB6 new_master_rdata_valid18_BRB8 new_master_rdata_valid18_BRB11 new_master_rdata_valid18_BRB13 .
	Register(s) new_master_rdata_valid19 has(ve) been backward balanced into : new_master_rdata_valid19_BRB0 new_master_rdata_valid19_BRB1 new_master_rdata_valid19_BRB2 new_master_rdata_valid19_BRB3 new_master_rdata_valid19_BRB6 new_master_rdata_valid19_BRB8 new_master_rdata_valid19_BRB11 new_master_rdata_valid19_BRB13 .
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31
new_master_rdata_valid2_BRB32.
	Register(s) new_master_rdata_valid20 has(ve) been backward balanced into : new_master_rdata_valid20_BRB0 new_master_rdata_valid20_BRB1 new_master_rdata_valid20_BRB2 new_master_rdata_valid20_BRB3 new_master_rdata_valid20_BRB6 new_master_rdata_valid20_BRB8 new_master_rdata_valid20_BRB11 new_master_rdata_valid20_BRB13 .
	Register(s) new_master_rdata_valid21 has(ve) been backward balanced into : new_master_rdata_valid21_BRB0 new_master_rdata_valid21_BRB1 new_master_rdata_valid21_BRB2 new_master_rdata_valid21_BRB3 new_master_rdata_valid21_BRB6 new_master_rdata_valid21_BRB8 new_master_rdata_valid21_BRB11 new_master_rdata_valid21_BRB13 .
	Register(s) new_master_rdata_valid22 has(ve) been backward balanced into : new_master_rdata_valid22_BRB0 new_master_rdata_valid22_BRB1 new_master_rdata_valid22_BRB3 new_master_rdata_valid22_BRB5.
	Register(s) new_master_rdata_valid24 has(ve) been backward balanced into : new_master_rdata_valid24_BRB0 new_master_rdata_valid24_BRB1 new_master_rdata_valid24_BRB2 new_master_rdata_valid24_BRB3 new_master_rdata_valid24_BRB6 new_master_rdata_valid24_BRB8 new_master_rdata_valid24_BRB11 new_master_rdata_valid24_BRB13 .
	Register(s) new_master_rdata_valid25 has(ve) been backward balanced into : new_master_rdata_valid25_BRB0 new_master_rdata_valid25_BRB1 new_master_rdata_valid25_BRB2 new_master_rdata_valid25_BRB3 new_master_rdata_valid25_BRB6 new_master_rdata_valid25_BRB8 new_master_rdata_valid25_BRB11 new_master_rdata_valid25_BRB13 .
	Register(s) new_master_rdata_valid26 has(ve) been backward balanced into : new_master_rdata_valid26_BRB0 new_master_rdata_valid26_BRB1 new_master_rdata_valid26_BRB2 new_master_rdata_valid26_BRB3 new_master_rdata_valid26_BRB6 new_master_rdata_valid26_BRB8 new_master_rdata_valid26_BRB11 new_master_rdata_valid26_BRB13 .
	Register(s) new_master_rdata_valid27 has(ve) been backward balanced into : new_master_rdata_valid27_BRB0 new_master_rdata_valid27_BRB1 new_master_rdata_valid27_BRB2 new_master_rdata_valid27_BRB3 new_master_rdata_valid27_BRB6 new_master_rdata_valid27_BRB8 new_master_rdata_valid27_BRB11 new_master_rdata_valid27_BRB13 .
	Register(s) new_master_rdata_valid28 has(ve) been backward balanced into : new_master_rdata_valid28_BRB0 new_master_rdata_valid28_BRB1 new_master_rdata_valid28_BRB3 new_master_rdata_valid28_BRB5.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) videosoc_controllerinjector_dfi_p0_rddata_en has(ve) been backward balanced into : videosoc_controllerinjector_dfi_p0_rddata_en_BRB0 videosoc_controllerinjector_dfi_p0_rddata_en_BRB1 videosoc_controllerinjector_dfi_p0_rddata_en_BRB2 videosoc_controllerinjector_dfi_p0_rddata_en_BRB3 videosoc_controllerinjector_dfi_p0_rddata_en_BRB5 videosoc_controllerinjector_dfi_p0_rddata_en_BRB6 videosoc_controllerinjector_dfi_p0_rddata_en_BRB7 videosoc_controllerinjector_dfi_p0_rddata_en_BRB8 videosoc_controllerinjector_dfi_p0_rddata_en_BRB9 videosoc_controllerinjector_dfi_p0_rddata_en_BRB10 videosoc_controllerinjector_dfi_p0_rddata_en_BRB11 videosoc_controllerinjector_dfi_p0_rddata_en_BRB12 videosoc_controllerinjector_dfi_p0_rddata_en_BRB13 videosoc_controllerinjector_dfi_p0_rddata_en_BRB14 videosoc_controllerinjector_dfi_p0_rddata_en_BRB15 videosoc_controllerinjector_dfi_p0_rddata_en_BRB16 videosoc_controllerinjector_dfi_p0_rddata_en_BRB17 videosoc_controllerinjector_dfi_p0_rddata_en_BRB18
videosoc_controllerinjector_dfi_p0_rddata_en_BRB19 videosoc_controllerinjector_dfi_p0_rddata_en_BRB20 videosoc_controllerinjector_dfi_p0_rddata_en_BRB21 videosoc_controllerinjector_dfi_p0_rddata_en_BRB22 videosoc_controllerinjector_dfi_p0_rddata_en_BRB23 videosoc_controllerinjector_dfi_p0_rddata_en_BRB24 videosoc_controllerinjector_dfi_p0_rddata_en_BRB25.
	Register(s) videosoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : videosoc_ddrphy_rddata_sr_1_BRB0 videosoc_ddrphy_rddata_sr_1_BRB1 videosoc_ddrphy_rddata_sr_1_BRB2 videosoc_ddrphy_rddata_sr_1_BRB3 videosoc_ddrphy_rddata_sr_1_BRB4 videosoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) videosoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : videosoc_ddrphy_rddata_sr_2_BRB0 videosoc_ddrphy_rddata_sr_2_BRB1 videosoc_ddrphy_rddata_sr_2_BRB2 videosoc_ddrphy_rddata_sr_2_BRB3 videosoc_ddrphy_rddata_sr_2_BRB4 videosoc_ddrphy_rddata_sr_2_BRB6 videosoc_ddrphy_rddata_sr_2_BRB7 videosoc_ddrphy_rddata_sr_2_BRB8 videosoc_ddrphy_rddata_sr_2_BRB9 videosoc_ddrphy_rddata_sr_2_BRB10 videosoc_ddrphy_rddata_sr_2_BRB11 videosoc_ddrphy_rddata_sr_2_BRB12.
	Register(s) videosoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : videosoc_ddrphy_rddata_sr_3_BRB0 videosoc_ddrphy_rddata_sr_3_BRB1 videosoc_ddrphy_rddata_sr_3_BRB2 videosoc_ddrphy_rddata_sr_3_BRB3 videosoc_ddrphy_rddata_sr_3_BRB4 videosoc_ddrphy_rddata_sr_3_BRB5 videosoc_ddrphy_rddata_sr_3_BRB6 videosoc_ddrphy_rddata_sr_3_BRB7 videosoc_ddrphy_rddata_sr_3_BRB8 videosoc_ddrphy_rddata_sr_3_BRB9 videosoc_ddrphy_rddata_sr_3_BRB10 videosoc_ddrphy_rddata_sr_3_BRB11 videosoc_ddrphy_rddata_sr_3_BRB13 videosoc_ddrphy_rddata_sr_3_BRB14 videosoc_ddrphy_rddata_sr_3_BRB15 videosoc_ddrphy_rddata_sr_3_BRB16 videosoc_ddrphy_rddata_sr_3_BRB17 videosoc_ddrphy_rddata_sr_3_BRB18 videosoc_ddrphy_rddata_sr_3_BRB19 videosoc_ddrphy_rddata_sr_3_BRB20 videosoc_ddrphy_rddata_sr_3_BRB21 videosoc_ddrphy_rddata_sr_3_BRB22 videosoc_ddrphy_rddata_sr_3_BRB23 videosoc_ddrphy_rddata_sr_3_BRB24 videosoc_ddrphy_rddata_sr_3_BRB25 videosoc_ddrphy_rddata_sr_3_BRB26 videosoc_ddrphy_rddata_sr_3_BRB27 videosoc_ddrphy_rddata_sr_3_BRB28
videosoc_ddrphy_rddata_sr_3_BRB29 videosoc_ddrphy_rddata_sr_3_BRB30 videosoc_ddrphy_rddata_sr_3_BRB31 videosoc_ddrphy_rddata_sr_3_BRB32.
	Register(s) videosoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : videosoc_ddrphy_rddata_sr_4_BRB0 videosoc_ddrphy_rddata_sr_4_BRB1 videosoc_ddrphy_rddata_sr_4_BRB2 videosoc_ddrphy_rddata_sr_4_BRB3 videosoc_ddrphy_rddata_sr_4_BRB4 videosoc_ddrphy_rddata_sr_4_BRB5 videosoc_ddrphy_rddata_sr_4_BRB6 videosoc_ddrphy_rddata_sr_4_BRB7 videosoc_ddrphy_rddata_sr_4_BRB8 videosoc_ddrphy_rddata_sr_4_BRB9 videosoc_ddrphy_rddata_sr_4_BRB10 videosoc_ddrphy_rddata_sr_4_BRB11 videosoc_ddrphy_rddata_sr_4_BRB13 videosoc_ddrphy_rddata_sr_4_BRB14 videosoc_ddrphy_rddata_sr_4_BRB15 videosoc_ddrphy_rddata_sr_4_BRB16 videosoc_ddrphy_rddata_sr_4_BRB17 videosoc_ddrphy_rddata_sr_4_BRB18 videosoc_ddrphy_rddata_sr_4_BRB19 videosoc_ddrphy_rddata_sr_4_BRB20 videosoc_ddrphy_rddata_sr_4_BRB21 videosoc_ddrphy_rddata_sr_4_BRB22 videosoc_ddrphy_rddata_sr_4_BRB23 videosoc_ddrphy_rddata_sr_4_BRB24 videosoc_ddrphy_rddata_sr_4_BRB25 videosoc_ddrphy_rddata_sr_4_BRB26 videosoc_ddrphy_rddata_sr_4_BRB27 videosoc_ddrphy_rddata_sr_4_BRB28
videosoc_ddrphy_rddata_sr_4_BRB29 videosoc_ddrphy_rddata_sr_4_BRB30 videosoc_ddrphy_rddata_sr_4_BRB31 videosoc_ddrphy_rddata_sr_4_BRB32.
	Register(s) videosoc_ddrphy_record0_cke has(ve) been backward balanced into : videosoc_ddrphy_record0_cke_BRB0 .
	Register(s) videosoc_ddrphy_record0_odt has(ve) been backward balanced into : videosoc_ddrphy_record0_odt_BRB0 videosoc_ddrphy_record0_odt_BRB1.
	Register(s) videosoc_interface3_dat_r_0 has(ve) been backward balanced into : videosoc_interface3_dat_r_0_BRB0 videosoc_interface3_dat_r_0_BRB1 videosoc_interface3_dat_r_0_BRB2 videosoc_interface3_dat_r_0_BRB3 videosoc_interface3_dat_r_0_BRB4 videosoc_interface3_dat_r_0_BRB5.
	Register(s) videosoc_interface5_dat_r_0 has(ve) been backward balanced into : videosoc_interface5_dat_r_0_BRB0 videosoc_interface5_dat_r_0_BRB2 videosoc_interface5_dat_r_0_BRB3 videosoc_interface5_dat_r_0_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <videosoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_3>.
	Found 11-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 4-bit shift register for signal <videosoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <videosoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <videosoc_ddrphy_rddata_sr_1_BRB3>.
	Found 4-bit shift register for signal <videosoc_ddrphy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_2_BRB2>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB3>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB3>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB5>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB23>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB24>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB25>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB26>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB27>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB28>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB29>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB30>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB31>.
	Found 3-bit shift register for signal <videosoc_ddrphy_rddata_sr_3_BRB32>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB32>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7560
 Flip-Flops                                            : 7560
# Shift Registers                                      : 117
 10-bit shift register                                 : 4
 11-bit shift register                                 : 2
 2-bit shift register                                  : 17
 3-bit shift register                                  : 46
 4-bit shift register                                  : 28
 5-bit shift register                                  : 14
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12977
#      GND                         : 1
#      INV                         : 260
#      LUT1                        : 597
#      LUT2                        : 1239
#      LUT3                        : 1392
#      LUT4                        : 1110
#      LUT5                        : 1870
#      LUT6                        : 3456
#      MULT_AND                    : 42
#      MUXCY                       : 1494
#      MUXF7                       : 83
#      VCC                         : 1
#      XORCY                       : 1432
# FlipFlops/Latches                : 7749
#      FD                          : 1157
#      FDC                         : 4
#      FDE                         : 416
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 2369
#      FDRE                        : 3603
#      FDS                         : 27
#      FDSE                        : 153
#      ODDR2                       : 8
# RAMS                             : 957
#      RAM16X1D                    : 825
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 47
#      RAMB8BWER                   : 21
# Shift Registers                  : 117
#      SRLC16E                     : 117
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGMUX                     : 1
# IO Buffers                       : 98
#      BUFIO2                      : 1
#      IBUF                        : 13
#      IBUFDS                      : 8
#      IBUFG                       : 3
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7749  out of  54576    14%  
 Number of Slice LUTs:                11819  out of  27288    43%  
    Number used as Logic:              9924  out of  27288    36%  
    Number used as Memory:             1895  out of   6408    29%  
       Number used as RAM:             1778
       Number used as SRL:              117

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14967
   Number with an unused Flip Flop:    7218  out of  14967    48%  
   Number with an unused LUT:          3148  out of  14967    21%  
   Number of fully used LUT-FF pairs:  4601  out of  14967    30%  
   Number of unique control sets:       383

IO Utilization: 
 Number of IOs:                         122
 Number of bonded IOBs:                 116  out of    218    53%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               58  out of    116    50%  
    Number using Block RAM only:         58
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
eth_clocks_rx                               | IBUFG+BUFGMUX          | 303   |
clk100                                      | PLL_ADV:CLKOUT5        | 5212  |
clk100                                      | PLL_ADV:CLKOUT2        | 75    |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT1        | 135   |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT2        | 898   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT1        | 135   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT2        | 898   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1170  |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                  | BUFG                   | 2     |
clk100                                      | PLL_ADV:CLKOUT1        | 2     |
clk100                                      | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.534ns (Maximum Frequency: 44.378MHz)
   Minimum input arrival time before clock: 3.053ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.254ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.642ns (frequency: 130.854MHz)
  Total number of paths / destination ports: 13616 / 808
-------------------------------------------------------------------------
Delay:               7.642ns (Levels of Logic = 6)
  Source:            clockdomainsrenamer1_state (FF)
  Destination:       ethmac_rx_converter_converter_source_payload_data_9 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: clockdomainsrenamer1_state to ethmac_rx_converter_converter_source_payload_data_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             29   0.447   1.497  clockdomainsrenamer1_state (clockdomainsrenamer1_state)
     LUT4:I0->O            7   0.203   1.002  Mmux_ethmac_rx_gap_checker_source_payload_data21 (ethmac_rx_gap_checker_source_payload_data<1>)
     LUT4:I1->O            3   0.205   1.015  Mxor__n30093_xo<0>1 (_n30093)
     LUT6:I0->O            2   0.203   0.864  Mxor_ethmac_crc32_checker_crc_next<12>_xo<0>1 (ethmac_crc32_checker_crc_next<12>)
     LUT6:I2->O            1   0.203   0.808  ethmac_crc32_checker_source_source_payload_error4 (ethmac_crc32_checker_source_source_payload_error4)
     LUT6:I3->O            4   0.205   0.684  ethmac_crc32_checker_source_source_payload_error7 (ethmac_crc32_checker_source_source_payload_error)
     LUT4:I3->O            1   0.205   0.000  Mmux_ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4036_OUT401 (ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4036_OUT<9>)
     FDRE:D                    0.102          ethmac_rx_converter_converter_source_payload_data_9
    ----------------------------------------
    Total                      7.642ns (1.773ns logic, 5.869ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 22.534ns (frequency: 44.378MHz)
  Total number of paths / destination ports: 1476336 / 17245
-------------------------------------------------------------------------
Delay:               3.756ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3801   0.447   2.879  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.756ns (0.877ns logic, 2.879ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.231ns (frequency: 121.495MHz)
  Total number of paths / destination ports: 64252 / 2670
-------------------------------------------------------------------------
Delay:               8.231ns (Levels of Logic = 8)
  Source:            hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 to hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (hdmi_out0_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            2   0.203   0.864  GND_1_o_GND_1_o_or_5551_OUT<0>2 (GND_1_o_GND_1_o_or_5551_OUT<0>2)
     LUT4:I0->O           21   0.203   1.218  GND_1_o_GND_1_o_or_5551_OUT<0>3 (GND_1_o_GND_1_o_or_5551_OUT<0>)
     LUT4:I2->O            3   0.203   0.995  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_lut<0> (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_cy<2>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_B_rs_xor<5>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5574_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>20)
     FDR:D                     0.102          hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.231ns (2.112ns logic, 6.119ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12427 / 2588
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in0_datacapture1_lateness_4 (FF)
  Destination:       hdmi_in0_datacapture1_lateness_0 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi_in0_datacapture1_lateness_4 to hdmi_in0_datacapture1_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in0_datacapture1_lateness_4 (hdmi_in0_datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_datacapture1_too_late<7>_SW0 (N1152)
     LUT6:I5->O            2   0.205   0.721  hdmi_in0_datacapture1_too_late<7> (hdmi_in0_datacapture1_too_late)
     LUT2:I0->O            1   0.203   0.580  _n28855_inv_SW0 (N1582)
     LUT6:I5->O            8   0.205   0.802  _n28855_inv (_n28855_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture1_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12480 / 2588
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in1_datacapture2_lateness_4 (FF)
  Destination:       hdmi_in1_datacapture2_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi_in1_datacapture2_lateness_4 to hdmi_in1_datacapture2_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in1_datacapture2_lateness_4 (hdmi_in1_datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_datacapture2_too_late<7>_SW0 (N1160)
     LUT6:I5->O            2   0.205   0.721  hdmi_in1_datacapture2_too_late<7> (hdmi_in1_datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n28887_inv_SW0 (N1590)
     LUT6:I5->O            8   0.205   0.802  _n28887_inv (_n28887_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture2_lateness_1
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       ethphy_liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to ethphy_liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FDR:D                     0.102          ethphy_liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 338 / 338
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            cpu_reset (PAD)
  Destination:       FDPE (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: cpu_reset to FDPE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  cpu_reset_IBUF (cpu_reset_IBUF)
     INV:I->O              2   0.206   0.616  cpu_reset_INV_956_o1_INV_0 (cpu_reset_INV_956_o)
     FDP:PRE                   0.430          FDPE
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_18:VALID (PAD)
  Destination:       hdmi_in0_datacapture1_lateness_0 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_18:VALID to hdmi_in0_datacapture1_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_18 (hdmi_in0_datacapture1_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n28855_inv (_n28855_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture1_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_26:VALID (PAD)
  Destination:       hdmi_in1_datacapture2_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_26:VALID to hdmi_in1_datacapture2_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_26 (hdmi_in1_datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n28887_inv (_n28887_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture2_lateness_1
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (videosoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_videosoc_crg_dcm_base50_locked_OR_1749_o1 (sys_rst_videosoc_crg_dcm_base50_locked_OR_1749_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 229 / 193
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            ethphy_counter_2 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: ethphy_counter_2 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  ethphy_counter_2 (ethphy_counter_2)
     LUT5:I0->O            2   0.203   0.617  ethphy_reset0_SW0 (N1624)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl16_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl16_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl16_regs1 (xilinxmultiregimpl16_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl66_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl66_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl66_regs1 (xilinxmultiregimpl66_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_driver_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_driver_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_driver_hdmi_phy_es0_ed_2x_4 (hdmi_out0_driver_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 270 / 242
-------------------------------------------------------------------------
Delay:               3.254ns (Levels of Logic = 1)
  Source:            eth_clocks_rx (PAD)
  Destination:       BUFGMUX:I0 (PAD)

  Data Path: eth_clocks_rx to BUFGMUX:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O          177   1.222   2.032  eth_clocks_rx_IBUFG (eth_rx_clk)
    BUFGMUX:I0                 0.000          BUFGMUX
    ----------------------------------------
    Total                      3.254ns (1.222ns logic, 2.032ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.578|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |   18.410|         |    1.919|         |
eth_clocks_rx                               |    1.263|         |         |         |
hdmi_in0_clk_p                              |    2.418|         |         |         |
hdmi_in1_clk_p                              |    2.418|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    6.918|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.838|         |    1.909|         |
eth_clocks_rx  |    7.642|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.844|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |    5.740|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.231|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 140.00 secs
Total CPU time to Xst completion: 137.91 secs
 
--> 


Total memory usage is 626972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1146 (   0 filtered)
Number of infos    :  275 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gat
eware/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'hdmi_in_pll_adv' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'hdmi_in_pll_adv_1' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'hdmi_out_pll_adv' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]

WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]

WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]

WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]

WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]

WARNING:ConstraintSystem - TNM : TIGsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TShdmi_out1_pix_clkTOsys_clk" = FROM "TIGhdmi_out1_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(200)]
   <TIMESPEC "TSsys_clkTOeth_rx_clk" = FROM "TIGsys_clk" TO "TIGeth_rx_clk"
   TIG;> [top.ucf(144)]
   <TIMESPEC "TSeth_rx_clkTOsys_clk" = FROM "TIGeth_rx_clk" TO "TIGsys_clk"
   TIG;> [top.ucf(150)]
   <TIMESPEC "TSsys_clkTOhdmi_out0_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out0_pix_clk" TIG;> [top.ucf(176)]
   <TIMESPEC "TSsys_clkTOhdmi_out1_pix_clk" = FROM "TIGsys_clk" TO
   "TIGhdmi_out1_pix_clk" TIG;> [top.ucf(182)]
   <TIMESPEC "TShdmi_out0_pix_clkTOsys_clk" = FROM "TIGhdmi_out0_pix_clk" TO
   "TIGsys_clk" TIG;> [top.ucf(188)]

INFO:ConstraintSystem:178 - TNM 'PRDbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance hdmi_out_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_driver_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_driver_clocking_clk_pix_unbuffered" TSbase50_clk / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_videosoc_crg_clk100b_0 = PERIOD "videosoc_crg_clk100b_0"
   TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk_0 = PERIOD "base50_clk_0" TSclk100 / 0.5 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in0_clk_p', used in period
   specification 'TShdmi_in0_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TShdmi_in0_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in0_clk_p', used in period
   specification 'TShdmi_in0_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TShdmi_in0_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in0_clk_p', used in period
   specification 'TShdmi_in0_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TShdmi_in0_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in1_clk_p', used in period
   specification 'TShdmi_in1_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TShdmi_in1_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in1_clk_p', used in period
   specification 'TShdmi_in1_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TShdmi_in1_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDhdmi_in1_clk_p', used in period
   specification 'TShdmi_in1_clk_p', was traced into PLL_ADV instance
   hdmi_in_pll_adv_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TShdmi_in1_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_driver_clocking_clk_pix_unbuffered',
   used in period specification
   'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance hdmi_out_pll_adv. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_driver_clocking_pll1_pix2x = PERIOD
   "hdmi_out0_driver_clocking_pll1_pix2x"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_driver_clocking_clk_pix_unbuffered',
   used in period specification
   'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance hdmi_out_pll_adv. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_driver_clocking_pll0_pix10x = PERIOD
   "hdmi_out0_driver_clocking_pll0_pix10x"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_driver_clocking_clk_pix_unbuffered',
   used in period specification
   'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance hdmi_out_pll_adv. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_driver_clocking_pll2_pix = PERIOD
   "hdmi_out0_driver_clocking_pll2_pix"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'videosoc_crg_clk100b_0', used in period
   specification 'TS_videosoc_crg_clk100b_0', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_videosoc_crg_unbuf_sdram_half_b_0 = PERIOD
   "videosoc_crg_unbuf_sdram_half_b_0" TS_videosoc_crg_clk100b_0 / 1.5 PHASE
   4.62962963 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'videosoc_crg_clk100b_0', used in period
   specification 'TS_videosoc_crg_clk100b_0', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_videosoc_crg_unbuf_encoder_0 = PERIOD
   "videosoc_crg_unbuf_encoder_0" TS_videosoc_crg_clk100b_0 / 0.666666667 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'videosoc_crg_clk100b_0', used in period
   specification 'TS_videosoc_crg_clk100b_0', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_videosoc_crg_unbuf_sys_0 = PERIOD
   "videosoc_crg_unbuf_sys_0" TS_videosoc_crg_clk100b_0 / 0.75 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'videosoc_crg_clk100b_0', used in period
   specification 'TS_videosoc_crg_clk100b_0', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_videosoc_crg_unbuf_sdram_full_0 = PERIOD
   "videosoc_crg_unbuf_sdram_full_0" TS_videosoc_crg_clk100b_0 / 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'videosoc_crg_clk100b_0', used in period
   specification 'TS_videosoc_crg_clk100b_0', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_videosoc_crg_unbuf_sdram_half_a_0 = PERIOD
   "videosoc_crg_unbuf_sdram_half_a_0" TS_videosoc_crg_clk100b_0 / 1.5 PHASE 5
   ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk_0', used in period specification
   'TS_base50_clk_0', was traced into DCM_CLKGEN instance hdmi_out_dcm_clkgen.
   The following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1 = PERIOD
   "hdmi_out0_driver_clocking_clk_pix_unbuffered_1" TS_base50_clk_0 / 2 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi_out0_driver_clocking_clk_pix_unbuffered_1', used in period
   specification 'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1', was traced
   into PLL_ADV instance hdmi_out_pll_adv. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_driver_clocking_pll1_pix2x_1 = PERIOD
   "hdmi_out0_driver_clocking_pll1_pix2x_1"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1 / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi_out0_driver_clocking_clk_pix_unbuffered_1', used in period
   specification 'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1', was traced
   into PLL_ADV instance hdmi_out_pll_adv. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_driver_clocking_pll0_pix10x_1 = PERIOD
   "hdmi_out0_driver_clocking_pll0_pix10x_1"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1 / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi_out0_driver_clocking_clk_pix_unbuffered_1', used in period
   specification 'TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1', was traced
   into PLL_ADV instance hdmi_out_pll_adv. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_driver_clocking_pll2_pix_1 = PERIOD
   "hdmi_out0_driver_clocking_pll2_pix_1"
   TS_hdmi_out0_driver_clocking_clk_pix_unbuffered_1 HIGH 50%>

WARNING:NgdBuild:1345 - The constraint <TIMESPEC "TSclk100" = PERIOD "PRDclk100"
   10.0 ns HIGH 50%;> [top.ucf(211)] is overridden by the constraint <TIMESPEC
   "TSclk100" = PERIOD "PRDclk100" 10.0 ns HIGH 50%;> [top.ucf(216)]. The
   overriden constraint usually comes from the input netlist or ncf files.
   Please set XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an
   error.
Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance hdmi_in_pll_adv to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi_in0_clk_p" = PERIOD "PRDhdmi_in0_clk_p" 12 ns HIGH 50%;>
   [top.ucf(221)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance hdmi_in_pll_adv_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi_in1_clk_p" = PERIOD "PRDhdmi_in1_clk_p" 12 ns HIGH 50%;>
   [top.ucf(226)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance hdmi_out_pll_adv to 10.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_driver_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_driver_clocking_clk_pix_unbuffered" TSbase50_clk / 2 HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "videosoc_crg_unbuf_encoder" have
   been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "videosoc_crg_unbuf_encoder_0" have
   been optimized out of the design.
WARNING:MapLib:50 - The period specification "TS_videosoc_crg_unbuf_encoder_0"
   has been discarded because the group "videosoc_crg_unbuf_encoder_0" has been
   optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TShdmi_out0_pix_clkTOhdmi_out1_pix_clk_path" TIG ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TShdmi_out1_pix_clkTOhdmi_out0_pix_clk_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, hdmi_out_dcm_clkgen, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship
   exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained
   using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, crg_periph_dcm_clkgen, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase
   relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be
   constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 42 secs 
Total CPU  time at the beginning of Placer: 42 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:94f27c1d) REAL time: 45 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es2_out[9]_hdmi_out0_driver_hdmi_phy_es2_out[4
   ]_mux_5790_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es2_out[9]_hdmi_out0_driver_hdmi_phy_es2_out[4
   ]_mux_5790_OUT31.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es1_out[9]_hdmi_out0_driver_hdmi_phy_es1_out[4
   ]_mux_5789_OUT51.A4; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es1_out[9]_hdmi_out0_driver_hdmi_phy_es1_out[4
   ]_mux_5789_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es1_out[9]_hdmi_out0_driver_hdmi_phy_es1_out[4
   ]_mux_5789_OUT31.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es0_out[9]_hdmi_out0_driver_hdmi_phy_es0_out[4
   ]_mux_5788_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es0_out[9]_hdmi_out0_driver_hdmi_phy_es0_out[4
   ]_mux_5788_OUT31.A3; >
   < PIN:
   Mmux_hdmi_out0_driver_hdmi_phy_es2_out[9]_hdmi_out0_driver_hdmi_phy_es2_out[4
   ]_mux_5790_OUT51.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es2_out[9]_hdmi_out1_driver_hdmi_phy_es2_out[4
   ]_mux_6203_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es2_out[9]_hdmi_out1_driver_hdmi_phy_es2_out[4
   ]_mux_6203_OUT31.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es0_out[9]_hdmi_out1_driver_hdmi_phy_es0_out[4
   ]_mux_6201_OUT51.A4; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es1_out[9]_hdmi_out1_driver_hdmi_phy_es1_out[4
   ]_mux_6202_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es1_out[9]_hdmi_out1_driver_hdmi_phy_es1_out[4
   ]_mux_6202_OUT31.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es2_out[9]_hdmi_out1_driver_hdmi_phy_es2_out[4
   ]_mux_6203_OUT51.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es0_out[9]_hdmi_out1_driver_hdmi_phy_es0_out[4
   ]_mux_6201_OUT11.A3; >
   < PIN:
   Mmux_hdmi_out1_driver_hdmi_phy_es0_out[9]_hdmi_out1_driver_hdmi_phy_es0_out[4
   ]_mux_6201_OUT31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:94f27c1d) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:96260add) REAL time: 47 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

.................
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <eth_clocks_tx> is placed at site <K16>. The corresponding BUFG
   component <BUFGMUX> is placed at site <BUFGMUX_X2Y3>. There is only a select
   set of IOBs that can use the fast path to the Clocker buffer, and they are
   not being used. You may want to analyze why this problem exists and correct
   it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
   applied on COMP.PIN <eth_clocks_tx.PAD> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN. The use of this override is highly discouraged as it may lead to
   very poor timing results. It is recommended that this error condition be
   corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fd6043b2) REAL time: 1 mins 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fd6043b2) REAL time: 1 mins 23 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fd6043b2) REAL time: 1 mins 23 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fd6043b2) REAL time: 1 mins 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fd6043b2) REAL time: 1 mins 24 secs 

Phase 9.8  Global Placement
...............................
.................................................................
................................................................................................................................
................................................................................................................
..............
Phase 9.8  Global Placement (Checksum:51a1884a) REAL time: 4 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:51a1884a) REAL time: 4 mins 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:12a55f3f) REAL time: 5 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:12a55f3f) REAL time: 5 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:4f2e4bba) REAL time: 5 mins 5 secs 

Total REAL time to Placer completion: 5 mins 19 secs 
Total CPU  time to Placer completion: 5 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                 7,740 out of  54,576   14%
    Number used as Flip Flops:               7,737
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,629 out of  27,288   35%
    Number used as logic:                    8,369 out of  27,288   30%
      Number using O6 output only:           5,947
      Number using O5 output only:             562
      Number using O5 and O6:                1,860
      Number used as ROM:                        0
    Number used as Memory:                     995 out of   6,408   15%
      Number used as Dual Port RAM:            916
        Number using O6 output only:            16
        Number using O5 output only:            38
        Number using O5 and O6:                862
      Number used as Single Port RAM:            0
      Number used as Shift Register:            79
        Number using O6 output only:            41
        Number using O5 output only:             0
        Number using O5 and O6:                 38
    Number used exclusively as route-thrus:    265
      Number with same-slice register load:    224
      Number with same-slice carry load:        41
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,804 out of   6,822   55%
  Number of MUXCYs used:                     1,728 out of  13,644   12%
  Number of LUT Flip Flop pairs used:       11,596
    Number with an unused Flip Flop:         4,741 out of  11,596   40%
    Number with an unused LUT:               1,967 out of  11,596   16%
    Number of fully used LUT-FF pairs:       4,888 out of  11,596   42%
    Number of unique control sets:             402
    Number of slice register sites lost
      to control set restrictions:           1,104 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       122 out of     218   55%
    Number of LOCed IOBs:                      122 out of     122  100%
    IOB Flip Flops:                             13
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                         21 out of     232    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  39 out of     376   10%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           19 out of      58   32%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1050 MB
Total REAL time to MAP completion:  5 mins 30 secs 
Total CPU time to MAP completion:   5 mins 29 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,740 out of  54,576   14%
    Number used as Flip Flops:               7,737
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,629 out of  27,288   35%
    Number used as logic:                    8,369 out of  27,288   30%
      Number using O6 output only:           5,947
      Number using O5 output only:             562
      Number using O5 and O6:                1,860
      Number used as ROM:                        0
    Number used as Memory:                     995 out of   6,408   15%
      Number used as Dual Port RAM:            916
        Number using O6 output only:            16
        Number using O5 output only:            38
        Number using O5 and O6:                862
      Number used as Single Port RAM:            0
      Number used as Shift Register:            79
        Number using O6 output only:            41
        Number using O5 output only:             0
        Number using O5 and O6:                 38
    Number used exclusively as route-thrus:    265
      Number with same-slice register load:    224
      Number with same-slice carry load:        41
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,804 out of   6,822   55%
  Number of MUXCYs used:                     1,728 out of  13,644   12%
  Number of LUT Flip Flop pairs used:       11,596
    Number with an unused Flip Flop:         4,741 out of  11,596   40%
    Number with an unused LUT:               1,967 out of  11,596   16%
    Number of fully used LUT-FF pairs:       4,888 out of  11,596   42%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       122 out of     218   55%
    Number of LOCed IOBs:                      122 out of     122  100%
    IOB Flip Flops:                             13
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                         21 out of     232    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  39 out of     376   10%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           19 out of      58   32%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TShdmi_out0_pix_clkTOhdmi_out1_pix_clk_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TShdmi_out1_pix_clkTOhdmi_out0_pix_clk_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, hdmi_out_dcm_clkgen, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship
   exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained
   using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, crg_periph_dcm_clkgen, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase
   relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be
   constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 20 secs 
Finished initial Timing Analysis.  REAL time: 20 secs 

WARNING:Par:288 - The signal eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_out0_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_out0_scl_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 65219 unrouted;      REAL time: 22 secs 

Phase  2  : 53301 unrouted;      REAL time: 26 secs 

Phase  3  : 25472 unrouted;      REAL time: 56 secs 

Phase  4  : 25475 unrouted; (Setup:0, Hold:127180, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:72486, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:72486, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:72486, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:72486, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 4 secs 
Total REAL time to Router completion: 2 mins 4 secs 
Total CPU time to Router completion: 2 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X3Y7| No   |  190 |  0.549     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X3Y5| No   |  194 |  0.576     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X3Y8| No   | 1737 |  0.171     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y1| No   |  250 |  0.064     |  1.277      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X3Y15| No   |  259 |  0.063     |  1.274      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   25 |  0.501     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk |  BUFGMUX_X3Y6| No   |   56 |  0.242     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_tx_clk |  BUFGMUX_X2Y3| No   |   50 |  0.544     |  1.757      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   70 |  0.181     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y10| No   |   10 |  0.225     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y2| No   |   10 |  0.217     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|videosoc_crg_clk_sdr |              |      |      |            |             |
|     am_half_shifted | BUFGMUX_X2Y11| No   |    4 |  0.000     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_rx_clk |         Local|      |   57 |  8.034     | 10.317      |
+---------------------+--------------+------+------+------------+-------------+
| videosoc_dna_cnt<0> |         Local|      |    6 |  0.000     |  2.238      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.029     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 20

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     0.031ns|    11.969ns|       0|           0
  mi_in0_pll_clk2" TShdmi_in0_clk_p         | HOLD        |     0.156ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_clk_pix_unbu | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ffered = PERIOD TIMEGRP         "hdmi_out |             |            |            |        |            
  0_driver_clocking_clk_pix_unbuffered" TSb |             |            |            |        |            
  ase50_clk / 2 HIGH         50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_clk_pix_unbu | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ffered_1 = PERIOD TIMEGRP         "hdmi_o |             |            |            |        |            
  ut0_driver_clocking_clk_pix_unbuffered_1" |             |            |            |        |            
   TS_base50_clk_0 / 2         HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_videosoc_crg_unbuf_sys_0 = PERIOD TIME | SETUP       |     0.144ns|    13.189ns|       0|           0
  GRP "videosoc_crg_unbuf_sys_0"         TS | HOLD        |     0.032ns|            |       0|           0
  _videosoc_crg_clk100b_0 / 0.75 HIGH 50%   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_videosoc_crg_unbuf_sdram_half_a_0 = PE | SETUP       |     0.154ns|     6.460ns|       0|           0
  RIOD TIMEGRP         "videosoc_crg_unbuf_ | HOLD        |     0.446ns|            |       0|           0
  sdram_half_a_0" TS_videosoc_crg_clk100b_0 |             |            |            |        |            
   / 1.5         PHASE 5 ns HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll2_pix_1 = | SETUP       |     0.210ns|     9.790ns|       0|           0
   PERIOD TIMEGRP         "hdmi_out0_driver | HOLD        |     0.179ns|            |       0|           0
  _clocking_pll2_pix_1"         TS_hdmi_out |             |            |            |        |            
  0_driver_clocking_clk_pix_unbuffered_1 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi_in1_clk_p = PERIOD TIMEGRP "PRDhdm | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  i_in1_clk_p" 12 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi_in0_clk_p = PERIOD TIMEGRP "PRDhdm | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  i_in0_clk_p" 12 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     1.057ns|     4.943ns|       0|           0
  mi_in1_pll_clk1" TShdmi_in1_clk_p / 2     | HOLD        |     0.393ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     1.136ns|     4.864ns|       0|           0
  mi_in0_pll_clk1" TShdmi_in0_clk_p / 2     | HOLD        |     0.415ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll1_pix2x_1 | SETUP       |     1.655ns|     3.345ns|       0|           0
   = PERIOD TIMEGRP         "hdmi_out0_driv | HOLD        |     0.153ns|            |       0|           0
  er_clocking_pll1_pix2x_1"         TS_hdmi |             |            |            |        |            
  _out0_driver_clocking_clk_pix_unbuffered_ |             |            |            |        |            
  1 / 2 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_videosoc_crg_clk100b_0 = PERIOD TIMEGR | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  P "videosoc_crg_clk100b_0" TSclk100       |             |            |            |        |            
     HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll1_pix2x = | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
   PERIOD TIMEGRP         "hdmi_out0_driver |             |            |            |        |            
  _clocking_pll1_pix2x"         TS_hdmi_out |             |            |            |        |            
  0_driver_clocking_clk_pix_unbuffered / 2  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     3.728ns|     8.210ns|       0|           0
  mi_in1_pll_clk2" TShdmi_in1_clk_p         | HOLD        |     0.213ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_ | MINPERIOD   |     4.876ns|     3.124ns|       0|           0
  clk" 8 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_videosoc_crg_unbuf_sdram_half_b_0 = PE | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  RIOD TIMEGRP         "videosoc_crg_unbuf_ |             |            |            |        |            
  sdram_half_b_0" TS_videosoc_crg_clk100b_0 |             |            |            |        |            
   / 1.5         PHASE 4.62962963 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll2_pix = P | MINPERIOD   |     6.876ns|     3.124ns|       0|           0
  ERIOD TIMEGRP         "hdmi_out0_driver_c |             |            |            |        |            
  locking_pll2_pix"         TS_hdmi_out0_dr |             |            |            |        |            
  iver_clocking_clk_pix_unbuffered HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     7.343ns|     5.990ns|       0|           0
  3.3333333 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk_0 = PERIOD TIMEGRP "base50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk_0" TSclk100 / 0.5 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "PRDbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_ | SETUP       |    27.189ns|    12.811ns|       0|           0
  clocks_rx" 40 ns HIGH 50%                 | HOLD        |     0.177ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0" TShdmi_in0_clk_p /       |             |            |            |        |            
     10 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0" TShdmi_in1_clk_p /       |             |            |            |        |            
     10 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TShdmi_out1_pix_clkTOhdmi_out0_pix_ | N/A         |         N/A|         N/A|     N/A|         N/A
  clk_path" TIG                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TShdmi_out1_pix_clkTOsys_clk_path"  | SETUP       |         N/A|    21.442ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll0_pix10x  | N/A         |         N/A|         N/A|     N/A|         N/A
  = PERIOD TIMEGRP         "hdmi_out0_drive |             |            |            |        |            
  r_clocking_pll0_pix10x"         TS_hdmi_o |             |            |            |        |            
  ut0_driver_clocking_clk_pix_unbuffered /  |             |            |            |        |            
  10 HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TShdmi_out0_pix_clkTOhdmi_out1_pix_ | N/A         |         N/A|         N/A|     N/A|         N/A
  clk_path" TIG                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TShdmi_out0_pix_clkTOsys_clk_path"  | SETUP       |         N/A|    21.978ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSsys_clkTOhdmi_out1_pix_clk_path"  | MAXDELAY    |         N/A|     3.710ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_videosoc_crg_unbuf_sdram_full_0 = PERI | N/A         |         N/A|         N/A|     N/A|         N/A
  OD TIMEGRP         "videosoc_crg_unbuf_sd |             |            |            |        |            
  ram_full_0" TS_videosoc_crg_clk100b_0 / 3 |             |            |            |        |            
   HIGH         50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSsys_clkTOhdmi_out0_pix_clk_path"  | MAXDELAY    |         N/A|     4.356ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSeth_rx_clkTOsys_clk_path" TIG     | SETUP       |         N/A|     8.609ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSsys_clkTOeth_rx_clk_path" TIG     | SETUP       |         N/A|    15.987ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_driver_clocking_pll0_pix10x_ | N/A         |         N/A|         N/A|     N/A|         N/A
  1 = PERIOD TIMEGRP         "hdmi_out0_dri |             |            |            |        |            
  ver_clocking_pll0_pix10x_1"         TS_hd |             |            |            |        |            
  mi_out0_driver_clocking_clk_pix_unbuffere |             |            |            |        |            
  d_1 / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      6.920ns|            0|            0|            0|            0|
| TS_hdmi_out0_driver_clocking_c|     10.000ns|      3.334ns|      3.460ns|            0|            0|            0|            0|
| lk_pix_unbuffered             |             |             |             |             |             |             |             |
|  TS_hdmi_out0_driver_clocking_|      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  pll1_pix2x                   |             |             |             |             |             |             |             |
|  TS_hdmi_out0_driver_clocking_|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  pll0_pix10x                  |             |             |             |             |             |             |             |
|  TS_hdmi_out0_driver_clocking_|     10.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  pll2_pix                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.892ns|            0|            0|            0|      1664017|
| TS_videosoc_crg_clk100b_0     |     10.000ns|      3.334ns|      9.892ns|            0|            0|            0|      1594987|
|  TS_videosoc_crg_unbuf_sdram_h|      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  alf_b_0                      |             |             |             |             |             |             |             |
|  TS_videosoc_crg_unbuf_sys_0  |     13.333ns|     13.189ns|          N/A|            0|            0|      1594722|            0|
|  TS_videosoc_crg_unbuf_sdram_f|      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  ull_0                        |             |             |             |             |             |             |             |
|  TS_videosoc_crg_unbuf_sdram_h|      6.667ns|      6.460ns|          N/A|            0|            0|          265|            0|
|  alf_a_0                      |             |             |             |             |             |             |             |
| TS_base50_clk_0               |     20.000ns|      8.000ns|     19.580ns|            0|            0|            0|        69030|
|  TS_hdmi_out0_driver_clocking_|     10.000ns|      3.334ns|      9.790ns|            0|            0|            0|        69030|
|  clk_pix_unbuffered_1         |             |             |             |             |             |             |             |
|   TS_hdmi_out0_driver_clocking|      5.000ns|      3.345ns|          N/A|            0|            0|           30|            0|
|   _pll1_pix2x_1               |             |             |             |             |             |             |             |
|   TS_hdmi_out0_driver_clocking|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   _pll0_pix10x_1              |             |             |             |             |             |             |             |
|   TS_hdmi_out0_driver_clocking|     10.000ns|      9.790ns|          N/A|            0|            0|        69000|            0|
|   _pll2_pix_1                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi_in0_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi_in0_clk_p               |     12.000ns|      5.000ns|     11.969ns|            0|            0|            0|        12843|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      4.864ns|          N/A|            0|            0|         1689|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|     11.969ns|          N/A|            0|            0|        11154|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi_in1_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi_in1_clk_p               |     12.000ns|      5.000ns|      9.886ns|            0|            0|            0|        12896|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      4.943ns|          N/A|            0|            0|         1689|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|      8.210ns|          N/A|            0|            0|        11207|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 9 secs 
Total CPU time to PAR completion: 2 mins 15 secs 

Peak Memory Usage:  944 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 12
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file top.pcf.

Mon Apr 24 03:15:45 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libcompiler_rt'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libbase'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libnet'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/bios'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/uip'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/firmware'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/software/firmware'
