# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7z010clg400-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/MotorCtrl_clockDividerThread.v
  C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/MotorCtrl_pwmThread.v
  C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/MotorCtrl.v
}
read_xdc C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/MotorCtrl.xdc
set_property used_in_implementation false [get_files C:/Users/Kasper/Documents/GitHub/TIHSC/MotorControl/MotorControl/solution1/impl/verilog/MotorCtrl.xdc]

catch { write_hwdef -file MotorCtrl.hwdef }
synth_design -top MotorCtrl -part xc7z010clg400-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef MotorCtrl.dcp
catch { report_utilization -file MotorCtrl_utilization_synth.rpt -pb MotorCtrl_utilization_synth.pb }
