C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\synwork\PWM_impl1_hdl_.srs  -top  Marquezina  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd  -log  C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\syntax.log  -fileorder  C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\PWM_impl1_hdl_.srs -top Marquezina -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\PWM.vhd -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:0
file:..\synwork\PWM_impl1_hdl_.srs|io:o|time:0|size:0|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493327504|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\PWM.vhd|io:i|time:1542964278|size:5480|exec:0|csum:02882C4A350B06C4966FEF27247C8092
file:..\syntax.log|io:o|time:1542964281|size:1006|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1501910110|size:5913600|exec:1|csum:93E5DE52AE488E4DC33E43C149B8DA6C
