INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_encrypt_128_key_expand_inline_no_branch_top -prj encrypt_128_key_expand_inline_no_branch.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s encrypt_128_key_expand_inline_no_branch 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_automem_key.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_key
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/AESL_automem_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_state
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_ebkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_ebkb_rom
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_ebkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_encrypt_128_key_expand_inline_no_branch_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/First/solution1/sim/vhdl/encrypt_128_key_expand_inline_no_branch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt_128_key_expand_inline_no_branch
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.encrypt_128_key_ebkb_rom [encrypt_128_key_ebkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.encrypt_128_key_ebkb [encrypt_128_key_ebkb_default]
Compiling architecture behav of entity xil_defaultlib.encrypt_128_key_expand_inline_no_branch [encrypt_128_key_expand_inline_no...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_state [aesl_automem_state_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_key [aesl_automem_key_default]
Compiling architecture behav of entity xil_defaultlib.apatb_encrypt_128_key_expand_inl...
Built simulation snapshot encrypt_128_key_expand_inline_no_branch
