module counter60(
    input CP, nCR, En,
    output [7:0] Cnt
);
    reg [3:0] Q;
    always @(posedge CP or negedge nCR)
    begin
        if (~nCR)
            Q <= 4'b0000;
        else if (~En)
            Q <= Q;
        else if (Q == 4'b1011)
            Q <= 4'b0000;
        else
            Q <= Q + 1'b1;
    end
    assign Cnt = {Q[3:0], Q[3:0]};
endmodule