---------------------------------------------------------
--A Serial in, Parallel out Shift register: For the RDR--
--  Using Prof. Rami's implementation of the enardff_2 --
---------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY PISOReg8 IS
	PORT(
		i_resetBar	: IN	STD_LOGIC;
		i_enable	: IN	STD_LOGIC;
		i_shift  : IN  STD_LOGIC;
		i_clock		: IN	STD_LOGIC;
		s_out	: OUT	STD_LOGIC);
END PISOReg8;

ARCHITECTURE rtl OF PISOReg8 IS
	SIGNAL d_sigs : STD_LOGIC_VECTOR(7 downto 0);
	SIGNAL q_outs : STD_LOGIC_VECTOR(7 downto 0);

	COMPONENT enardFF_2 IS
	PORT(
		i_resetBar	: IN	STD_LOGIC;
		i_d		: IN	STD_LOGIC;
		i_enable	: IN	STD_LOGIC;
		i_clock		: IN	STD_LOGIC;
		o_q, o_qBar	: OUT	STD_LOGIC);
	END COMPONENT;

BEGIN --                             LOADING                        SHIFTING
	d_sigs(0) <= ((i_d(0) AND not i_shift_LoadBAR) OR (q_outs(1) AND i_shift_LoadBAR));
	d_sigs(1) <= ((i_d(1) AND not i_shift_LoadBAR) OR (q_outs(2) AND i_shift_LoadBAR));
	d_sigs(2) <= ((i_d(2) AND not i_shift_LoadBAR) OR (q_outs(3) AND i_shift_LoadBAR));
	d_sigs(3) <= ((i_d(3) AND not i_shift_LoadBAR) OR (q_outs(4) AND i_shift_LoadBAR));
	d_sigs(4) <= ((i_d(4) AND not i_shift_LoadBAR) OR (q_outs(5) AND i_shift_LoadBAR));
	d_sigs(5) <= ((i_d(5) AND not i_shift_LoadBAR) OR (q_outs(6) AND i_shift_LoadBAR));
	d_sigs(6) <= ((i_d(6) AND not i_shift_LoadBAR) OR (q_outs(7) AND i_shift_LoadBAR));
	d_sigs(7) <= ((i_d(7) AND not i_shift_LoadBAR) OR (i_shift   AND i_shift_LoadBAR));
	
bit0: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(0),
		i_clock => i_clock,
		o_q => q_outs(0)
	);
	
bit1: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(1),
		i_clock => i_clock,
		o_q => q_outs(1)
	);
	
bit2: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(2),
		i_clock => i_clock,
		o_q => q_outs(2)
	);
	
bit3: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(3),
		i_clock => i_clock,
		o_q => q_outs(3)
	);
	
bit4: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(4),
		i_clock => i_clock,
		o_q => q_outs(4)
	);
	
bit5: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(5),
		i_clock => i_clock,
		o_q => q_outs(5)
	);
	
bit6: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(6),
		i_clock => i_clock,
		o_q => q_outs(6)
	);
	
bit7: enardFF_2
	Port map(
		i_resetBar => i_resetBar,
		i_enable => i_enable,
		i_d => d_sigs(7),
		i_clock => i_clock,
		o_q => q_outs(7)
	);
--  Output Driver
	s_out		<=	q_outs(0);

END rtl;
