// Seed: 1814869427
module module_0 (
    input uwire id_0,
    input wor id_1,
    output tri1 id_2,
    output tri0 id_3,
    input supply1 id_4
    , id_8,
    output supply0 id_5,
    input uwire id_6
);
  assign id_8 = id_4 == id_1;
  assign module_1.id_18 = 0;
endmodule
module module_0 (
    output tri id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    input tri id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply1 id_13,
    output logic module_1,
    input wor id_15,
    output logic id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wor id_21,
    input uwire id_22
    , id_26,
    input tri id_23,
    output wire id_24
);
  always @*
    if (1) id_14 <= 1;
    else id_16 <= -1;
  module_0 modCall_1 (
      id_22,
      id_6,
      id_5,
      id_5,
      id_8,
      id_2,
      id_20
  );
endmodule
