

================================================================
== Vivado HLS Report for 'canny_Filter2D'
================================================================
* Date:           Fri Jul 06 13:00:17 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.31|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1069094|  1069094|  1069094|  1069094|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        0|        0|         1|          -|          -|     1|    no    |
        |- loop_height  |  1069092|  1069092|      1042|          -|          -|  1026|    no    |
        | + loop_width  |     1037|     1037|        13|          1|          1|  1026|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	19  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	6  / true
19 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_20 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_kernel_val_2_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_1_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)

ST_1: p_kernel_val_2_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_0_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)

ST_1: p_kernel_val_1_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %p_kernel_val_1_V_2_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)

ST_1: p_kernel_val_1_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_0_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)

ST_1: p_kernel_val_0_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %p_kernel_val_0_V_2_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)

ST_1: p_kernel_val_0_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %p_kernel_val_0_V_1_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)

ST_1: k_buf_0_val_3 [1/1] 2.71ns
arrayctor.loop1.i.preheader:8  %k_buf_0_val_3 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_4 [1/1] 2.71ns
arrayctor.loop1.i.preheader:9  %k_buf_0_val_4 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_5 [1/1] 2.71ns
arrayctor.loop1.i.preheader:10  %k_buf_0_val_5 = alloca [1024 x i8], align 1

ST_1: stg_31 [1/1] 1.57ns
arrayctor.loop1.i.preheader:11  br label %arrayctor.loop1.i


 <State 2>: 1.57ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_38, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_38 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_38 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

ST_2: stg_36 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_37 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_0_1 = alloca i8

ST_2: src_kernel_win_0_val_0_1_2 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_0_1_2 = alloca i8

ST_2: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1_2 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_1_1_2 = alloca i8

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1_2 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_2_1_2 = alloca i8

ST_2: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:6  %right_border_buf_0_val_0_1 = alloca i8

ST_2: right_border_buf_0_val_0_1_2 [1/1] 0.00ns
._crit_edge.i:7  %right_border_buf_0_val_0_1_2 = alloca i8

ST_2: right_border_buf_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:8  %right_border_buf_0_val_2_1 = alloca i8

ST_2: right_border_buf_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:9  %right_border_buf_0_val_1_1 = alloca i8

ST_2: right_border_buf_0_val_1_1_2 [1/1] 0.00ns
._crit_edge.i:10  %right_border_buf_0_val_1_1_2 = alloca i8

ST_2: right_border_buf_0_val_2_1_3 [1/1] 0.00ns
._crit_edge.i:11  %right_border_buf_0_val_2_1_3 = alloca i8

ST_2: OP2_V_0_1_cast [1/1] 0.00ns
._crit_edge.i:12  %OP2_V_0_1_cast = sext i2 %p_kernel_val_0_V_1_read_1 to i10

ST_2: OP2_V_0_2_cast [1/1] 0.00ns
._crit_edge.i:13  %OP2_V_0_2_cast = sext i2 %p_kernel_val_0_V_2_read_1 to i10

ST_2: OP2_V_1_cast [1/1] 0.00ns
._crit_edge.i:14  %OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_read_1 to i11

ST_2: OP2_V_1_2_cast [1/1] 0.00ns
._crit_edge.i:15  %OP2_V_1_2_cast = zext i4 %p_kernel_val_1_V_2_read_1 to i12

ST_2: OP2_V_2_cast [1/1] 0.00ns
._crit_edge.i:16  %OP2_V_2_cast = sext i2 %p_kernel_val_2_V_0_read_1 to i10

ST_2: OP2_V_2_1_cast [1/1] 0.00ns
._crit_edge.i:17  %OP2_V_2_1_cast = zext i3 %p_kernel_val_2_V_1_read_1 to i11

ST_2: stg_56 [1/1] 1.57ns
._crit_edge.i:18  br label %0


 <State 3>: 3.48ns
ST_3: p_014_0_i [1/1] 0.00ns
:0  %p_014_0_i = phi i11 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_50_cast_cast [1/1] 0.00ns
:1  %tmp_50_cast_cast = zext i11 %p_014_0_i to i12

ST_3: stg_59 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1026, i64 1026, i64 0)

ST_3: exitcond1 [1/1] 2.11ns
:3  %exitcond1 = icmp eq i11 %p_014_0_i, -1022

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_014_0_i, 1

ST_3: stg_62 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"filter<0, 0, ap_int<8>, int, 1024, 1024, 3, 3>.exit", label %1

ST_3: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_014_0_i, i32 10)

ST_3: tmp_114 [1/1] 0.00ns
:3  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_014_0_i, i32 10)

ST_3: tmp_115 [1/1] 0.00ns
:4  %tmp_115 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_014_0_i, i32 1, i32 10)

ST_3: icmp [1/1] 2.07ns
:5  %icmp = icmp ne i10 %tmp_115, 0

ST_3: tmp_43 [1/1] 2.11ns
:6  %tmp_43 = icmp eq i11 %p_014_0_i, 1

ST_3: tmp_208_1 [1/1] 2.11ns
:7  %tmp_208_1 = icmp eq i11 %p_014_0_i, 0

ST_3: tmp_44 [1/1] 2.11ns
:8  %tmp_44 = icmp ugt i11 %p_014_0_i, -1024

ST_3: tmp_45 [1/1] 1.84ns
:9  %tmp_45 = add i12 -1, %tmp_50_cast_cast

ST_3: tmp_117 [1/1] 0.00ns
:10  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_45, i32 11)

ST_3: tmp_118 [1/1] 0.00ns
:12  %tmp_118 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %tmp_45, i32 10, i32 11)

ST_3: icmp4 [1/1] 1.36ns
:13  %icmp4 = icmp ne i2 %tmp_118, 1

ST_3: tmp_119 [1/1] 0.00ns
:15  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_45, i32 11)

ST_3: p_assign_7 [1/1] 1.84ns
:16  %p_assign_7 = sub i11 1, %p_014_0_i

ST_3: p_assign_7_cast [1/1] 0.00ns
:17  %p_assign_7_cast = sext i11 %p_assign_7 to i12

ST_3: p_p2_i423_i [1/1] 1.37ns
:18  %p_p2_i423_i = select i1 %tmp_119, i12 %p_assign_7_cast, i12 %tmp_45

ST_3: tmp_120 [1/1] 0.00ns
:19  %tmp_120 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %p_p2_i423_i, i32 10, i32 11)

ST_3: tmp_121 [1/1] 0.00ns
:21  %tmp_121 = trunc i12 %p_p2_i423_i to i2

ST_3: p_assign_6_1 [1/1] 1.84ns
:22  %p_assign_6_1 = add i11 -2, %p_014_0_i

ST_3: tmp_122 [1/1] 0.00ns
:23  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)

ST_3: tmp_123 [1/1] 0.00ns
:24  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)

ST_3: tmp_124 [1/1] 0.00ns
:25  %tmp_124 = trunc i11 %p_014_0_i to i2

ST_3: p_assign_6_2 [1/1] 1.84ns
:26  %p_assign_6_2 = add i11 -3, %p_014_0_i

ST_3: tmp_125 [1/1] 0.00ns
:27  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)

ST_3: tmp_126 [1/1] 0.00ns
:28  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)

ST_3: tmp_127 [1/1] 0.00ns
:29  %tmp_127 = trunc i11 %p_014_0_i to i2

ST_3: tmp_128 [1/1] 0.00ns
:30  %tmp_128 = trunc i12 %tmp_45 to i2

ST_3: tmp_129 [1/1] 0.00ns
:31  %tmp_129 = trunc i12 %p_p2_i423_i to i2

ST_3: tmp_132 [1/1] 0.00ns
:36  %tmp_132 = trunc i11 %p_assign_6_1 to i2

ST_3: tmp_133 [1/1] 0.80ns
:37  %tmp_133 = sub i2 -2, %tmp_124

ST_3: tmp_134 [1/1] 1.37ns
:38  %tmp_134 = select i1 %tmp_123, i2 %tmp_133, i2 %tmp_132

ST_3: tmp_135 [1/1] 0.00ns
:41  %tmp_135 = trunc i11 %p_assign_6_2 to i2

ST_3: tmp_136 [1/1] 1.37ns
:42  %tmp_136 = xor i2 %tmp_127, -1

ST_3: tmp_137 [1/1] 1.37ns
:43  %tmp_137 = select i1 %tmp_126, i2 %tmp_136, i2 %tmp_135

ST_3: stg_96 [1/1] 0.00ns
filter<0, 0, ap_int<8>, int, 1024, 1024, 3, 3>.exit:0  ret void


 <State 4>: 4.11ns
ST_4: rev [1/1] 1.37ns
:11  %rev = xor i1 %tmp_117, true

ST_4: or_cond_i422_i [1/1] 1.37ns
:14  %or_cond_i422_i = and i1 %icmp4, %rev

ST_4: icmp5 [1/1] 1.36ns
:20  %icmp5 = icmp ne i2 %tmp_120, 1

ST_4: tmp_130 [1/1] 0.80ns
:32  %tmp_130 = sub i2 -2, %tmp_121

ST_4: tmp_131 [1/1] 1.37ns
:33  %tmp_131 = select i1 %icmp5, i2 %tmp_129, i2 %tmp_130

ST_4: tmp_106 [1/1] 1.37ns
:34  %tmp_106 = select i1 %or_cond_i422_i, i2 %tmp_128, i2 %tmp_131

ST_4: tmp_107 [1/1] 1.37ns
:39  %tmp_107 = select i1 %tmp_122, i2 %tmp_134, i2 %tmp_132

ST_4: tmp_108 [1/1] 1.37ns
:44  %tmp_108 = select i1 %tmp_125, i2 %tmp_137, i2 %tmp_135


 <State 5>: 1.57ns
ST_5: stg_105 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_5: tmp_40 [1/1] 0.00ns
:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_5: row_assign_s [1/1] 1.37ns
:35  %row_assign_s = xor i2 %tmp_106, -1

ST_5: row_assign_10_1_t [1/1] 1.37ns
:40  %row_assign_10_1_t = xor i2 %tmp_107, -1

ST_5: row_assign_10_2_t [1/1] 1.37ns
:45  %row_assign_10_2_t = xor i2 %tmp_108, -1

ST_5: stg_110 [1/1] 1.57ns
:46  br label %2


 <State 6>: 3.48ns
ST_6: p_027_0_i [1/1] 0.00ns
:0  %p_027_0_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge411.i ]

ST_6: tmp_53_cast_cast [1/1] 0.00ns
:2  %tmp_53_cast_cast = zext i11 %p_027_0_i to i12

ST_6: exitcond [1/1] 2.11ns
:4  %exitcond = icmp eq i11 %p_027_0_i, -1022

ST_6: j_V [1/1] 1.84ns
:5  %j_V = add i11 %p_027_0_i, 1

ST_6: stg_115 [1/1] 0.00ns
:6  br i1 %exitcond, label %5, label %.critedge.i_ifconv

ST_6: tmp_138 [1/1] 0.00ns
.critedge.i_ifconv:8  %tmp_138 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_027_0_i, i32 1, i32 10)

ST_6: icmp6 [1/1] 2.07ns
.critedge.i_ifconv:9  %icmp6 = icmp ne i10 %tmp_138, 0

ST_6: ImagLoc_x [1/1] 1.84ns
.critedge.i_ifconv:11  %ImagLoc_x = add i12 -1, %tmp_53_cast_cast

ST_6: tmp_139 [1/1] 0.00ns
.critedge.i_ifconv:13  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_6: tmp_140 [1/1] 0.00ns
.critedge.i_ifconv:15  %tmp_140 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %ImagLoc_x, i32 10, i32 11)

ST_6: icmp7 [1/1] 1.36ns
.critedge.i_ifconv:16  %icmp7 = icmp ne i2 %tmp_140, 1

ST_6: tmp_141 [1/1] 0.00ns
.critedge.i_ifconv:18  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_6: p_assign_1 [1/1] 1.84ns
.critedge.i_ifconv:19  %p_assign_1 = sub i11 1, %p_027_0_i

ST_6: p_assign_1_cast [1/1] 0.00ns
.critedge.i_ifconv:20  %p_assign_1_cast = sext i11 %p_assign_1 to i12

ST_6: p_p2_i_i [1/1] 1.37ns
.critedge.i_ifconv:21  %p_p2_i_i = select i1 %tmp_141, i12 %p_assign_1_cast, i12 %ImagLoc_x

ST_6: tmp_142 [1/1] 0.00ns
.critedge.i_ifconv:23  %tmp_142 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %p_p2_i_i, i32 10, i32 11)

ST_6: or_cond_i [1/1] 1.37ns
._crit_edge404.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp6

ST_6: stg_128 [1/1] 0.00ns
._crit_edge404.i_ifconv:7  br i1 %or_cond_i, label %.preheader, label %._crit_edge411.i


 <State 7>: 4.11ns
ST_7: ImagLoc_x_cast [1/1] 0.00ns
.critedge.i_ifconv:12  %ImagLoc_x_cast = sext i12 %ImagLoc_x to i13

ST_7: rev7 [1/1] 1.37ns
.critedge.i_ifconv:14  %rev7 = xor i1 %tmp_139, true

ST_7: or_cond_i_i [1/1] 1.37ns
.critedge.i_ifconv:17  %or_cond_i_i = and i1 %icmp7, %rev7

ST_7: icmp8 [1/1] 1.36ns
.critedge.i_ifconv:24  %icmp8 = icmp ne i2 %tmp_142, 1

ST_7: p_assign_2 [1/1] 1.84ns
.critedge.i_ifconv:25  %p_assign_2 = sub i12 2046, %p_p2_i_i

ST_7: p_assign_2_cast [1/1] 0.00ns
.critedge.i_ifconv:26  %p_assign_2_cast = zext i12 %p_assign_2 to i13

ST_7: sel_tmp [1/1] 1.37ns
.critedge.i_ifconv:27  %sel_tmp = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast, i13 %p_assign_2_cast

ST_7: icmp54_not [1/1] 1.37ns
.critedge.i_ifconv:28  %icmp54_not = xor i1 %icmp7, true

ST_7: sel_tmp7 [1/1] 1.37ns
.critedge.i_ifconv:29  %sel_tmp7 = or i1 %tmp_139, %icmp54_not

ST_7: sel_tmp8 [1/1] 1.37ns
.critedge.i_ifconv:30  %sel_tmp8 = and i1 %icmp8, %sel_tmp7

ST_7: brmerge [1/1] 1.37ns
.critedge.i_ifconv:34  %brmerge = or i1 %tmp_114, %icmp7

ST_7: stg_140 [1/1] 0.00ns
.critedge.i_ifconv:49  br i1 %or_cond_i_i, label %3, label %._crit_edge404.i_ifconv

ST_7: stg_141 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit421.i.0

ST_7: stg_142 [1/1] 0.00ns
borderInterpolate.exit421.i.0:1  br i1 %tmp_43, label %"operator().exit464.i.0", label %._crit_edge406.i.0

ST_7: stg_143 [1/1] 0.00ns
._crit_edge406.i.0:0  br i1 %tmp_208_1, label %"operator().exit464.i.1", label %._crit_edge406.i.1

ST_7: stg_144 [1/1] 0.00ns
._crit_edge406.i.1:0  br i1 %tmp_43, label %"operator().exit464.i.2", label %._crit_edge406.i.2

ST_7: stg_145 [1/1] 0.00ns
._crit_edge406.i.2:0  br label %._crit_edge404.i_ifconv

ST_7: stg_146 [1/1] 0.00ns
:0  br i1 %tmp, label %._crit_edge404.i_ifconv, label %.preheader388.i.preheader.0


 <State 8>: 4.08ns
ST_8: p_p2_i_i_cast_cast8 [1/1] 0.00ns
.critedge.i_ifconv:22  %p_p2_i_i_cast_cast8 = sext i12 %p_p2_i_i to i13

ST_8: x [1/1] 1.37ns
.critedge.i_ifconv:31  %x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast_cast8, i13 %sel_tmp

ST_8: col_assign_cast [1/1] 0.00ns
.critedge.i_ifconv:32  %col_assign_cast = sext i13 %x to i32

ST_8: tmp_143 [1/1] 0.00ns
.critedge.i_ifconv:33  %tmp_143 = trunc i13 %x to i2

ST_8: tmp_60 [1/1] 0.00ns
.critedge.i_ifconv:35  %tmp_60 = zext i32 %col_assign_cast to i64

ST_8: k_buf_0_val_3_addr [1/1] 0.00ns
.critedge.i_ifconv:36  %k_buf_0_val_3_addr = getelementptr [1024 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_60

ST_8: k_buf_0_val_3_load [2/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_8: k_buf_0_val_4_addr [1/1] 0.00ns
.critedge.i_ifconv:41  %k_buf_0_val_4_addr = getelementptr [1024 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_60

ST_8: k_buf_0_val_4_load [2/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_8: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i_ifconv:45  %k_buf_0_val_5_addr = getelementptr [1024 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_60

ST_8: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1


 <State 9>: 4.31ns
ST_9: right_border_buf_0_val_2_1_4 [1/1] 0.00ns
:1  %right_border_buf_0_val_2_1_4 = load i8* %right_border_buf_0_val_2_1_3

ST_9: stg_159 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1026, i64 1026, i64 0)

ST_9: right_border_buf_0_val_0_1_s [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

ST_9: right_border_buf_0_val_0_1_3 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_3 = load i8* %right_border_buf_0_val_0_1_2

ST_9: right_border_buf_0_val_2_1_s [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

ST_9: right_border_buf_0_val_1_1_s [1/1] 0.00ns
.critedge.i_ifconv:3  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

ST_9: right_border_buf_0_val_1_1_3 [1/1] 0.00ns
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_3 = load i8* %right_border_buf_0_val_1_1_2

ST_9: stg_165 [1/1] 0.00ns
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_9: tmp_54 [1/1] 0.00ns
.critedge.i_ifconv:6  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_9: stg_167 [1/1] 0.00ns
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_9: stg_168 [1/1] 0.00ns
.critedge.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1836) nounwind

ST_9: k_buf_0_val_3_load [1/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_9: col_assign_3_t [1/1] 1.37ns
.critedge.i_ifconv:38  %col_assign_3_t = xor i2 %tmp_143, -1

ST_9: tmp_61 [1/1] 1.57ns
.critedge.i_ifconv:39  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_3, i8 undef, i2 %col_assign_3_t)

ST_9: col_buf_0_val_0_0 [1/1] 1.37ns
.critedge.i_ifconv:40  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_61

ST_9: k_buf_0_val_4_load [1/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_9: tmp_62 [1/1] 1.57ns
.critedge.i_ifconv:43  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_3, i8 undef, i2 %col_assign_3_t)

ST_9: col_buf_0_val_1_0 [1/1] 1.37ns
.critedge.i_ifconv:44  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_62

ST_9: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_9: tmp_63 [1/1] 1.57ns
.critedge.i_ifconv:47  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_4, i8 %right_border_buf_0_val_2_1_s, i8 undef, i2 %col_assign_3_t)

ST_9: col_buf_0_val_2_0 [1/1] 1.37ns
.critedge.i_ifconv:48  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_63

ST_9: tmp_149 [1/1] 1.00ns
borderInterpolate.exit421.i.0:0  %tmp_149 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_9: stg_180 [1/1] 2.71ns
operator().exit464.i.2:0  store i8 %tmp_149, i8* %k_buf_0_val_3_addr, align 1

ST_9: stg_181 [1/1] 0.00ns
operator().exit464.i.2:1  br label %._crit_edge406.i.2

ST_9: right_border_buf_0_val_0_1_4 [1/1] 0.00ns
.preheader388.i.preheader.0:0  %right_border_buf_0_val_0_1_4 = load i8* %right_border_buf_0_val_0_1

ST_9: right_border_buf_0_val_1_1_4 [1/1] 0.00ns
.preheader388.i.preheader.0:1  %right_border_buf_0_val_1_1_4 = load i8* %right_border_buf_0_val_1_1

ST_9: tmp_145 [1/1] 1.00ns
.preheader388.i.preheader.0:4  %tmp_145 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_9: stg_185 [1/1] 2.71ns
.preheader388.i.preheader.0:5  store i8 %tmp_145, i8* %k_buf_0_val_3_addr, align 1

ST_9: stg_186 [1/1] 0.00ns
.preheader388.i.preheader.0:6  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_3

ST_9: stg_187 [1/1] 0.00ns
.preheader388.i.preheader.0:7  store i8 %right_border_buf_0_val_1_1_4, i8* %right_border_buf_0_val_1_1_2

ST_9: stg_188 [1/1] 0.00ns
.preheader388.i.preheader.0:8  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

ST_9: stg_189 [1/1] 0.00ns
.preheader388.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_4, i8* %right_border_buf_0_val_2_1

ST_9: stg_190 [1/1] 0.00ns
.preheader388.i.preheader.0:10  store i8 %right_border_buf_0_val_0_1_4, i8* %right_border_buf_0_val_0_1_2

ST_9: stg_191 [1/1] 0.00ns
.preheader388.i.preheader.0:11  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1


 <State 10>: 2.94ns
ST_10: stg_192 [1/1] 2.71ns
operator().exit464.i.0:0  store i8 %tmp_149, i8* %k_buf_0_val_5_addr, align 1

ST_10: stg_193 [1/1] 0.00ns
operator().exit464.i.0:1  br label %._crit_edge406.i.0

ST_10: stg_194 [1/1] 2.71ns
operator().exit464.i.1:0  store i8 %tmp_149, i8* %k_buf_0_val_4_addr, align 1

ST_10: stg_195 [1/1] 0.00ns
operator().exit464.i.1:1  br label %._crit_edge406.i.1

ST_10: stg_196 [1/1] 2.71ns
.preheader388.i.preheader.0:2  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

ST_10: stg_197 [1/1] 2.71ns
.preheader388.i.preheader.0:3  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

ST_10: stg_198 [1/1] 0.00ns
.preheader388.i.preheader.0:12  br label %._crit_edge404.i_ifconv

ST_10: tmp_65 [1/1] 1.57ns
._crit_edge404.i_ifconv:0  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)

ST_10: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_44, i8 %tmp_65, i8 %col_buf_0_val_0_0

ST_10: tmp_67 [1/1] 1.57ns
._crit_edge404.i_ifconv:2  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)

ST_10: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_44, i8 %tmp_67, i8 %col_buf_0_val_1_0

ST_10: tmp_69 [1/1] 1.57ns
._crit_edge404.i_ifconv:4  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)

ST_10: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_44, i8 %tmp_69, i8 %col_buf_0_val_2_0


 <State 11>: 3.89ns
ST_11: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
.preheader:3  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_11: OP1_V_0_1_cast [1/1] 0.00ns
.preheader:8  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i10

ST_11: p_Val2_0_1 [3/3] 3.89ns
.preheader:9  %p_Val2_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast

ST_11: OP1_V_0_2_cast [1/1] 0.00ns
.preheader:12  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_val_2_0 to i10

ST_11: p_Val2_0_2 [3/3] 3.89ns
.preheader:13  %p_Val2_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast

ST_11: src_kernel_win_0_val_2_1_lo_2 [1/1] 0.00ns
._crit_edge411.i:2  %src_kernel_win_0_val_2_1_lo_2 = load i8* %src_kernel_win_0_val_2_1

ST_11: stg_211 [1/1] 0.00ns
._crit_edge411.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1


 <State 12>: 3.89ns
ST_12: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
.preheader:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

ST_12: src_kernel_win_0_val_0_1_2_s [1/1] 0.00ns
.preheader:1  %src_kernel_win_0_val_0_1_2_s = load i8* %src_kernel_win_0_val_0_1_2

ST_12: src_kernel_win_0_val_1_1_2_s [1/1] 0.00ns
.preheader:2  %src_kernel_win_0_val_1_1_2_s = load i8* %src_kernel_win_0_val_1_1_2

ST_12: src_kernel_win_0_val_2_1_2_s [1/1] 0.00ns
.preheader:4  %src_kernel_win_0_val_2_1_2_s = load i8* %src_kernel_win_0_val_2_1_2

ST_12: p_Val2_0_1 [2/3] 3.89ns
.preheader:9  %p_Val2_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast

ST_12: p_Val2_0_2 [2/3] 3.89ns
.preheader:13  %p_Val2_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast

ST_12: OP1_V_1_cast [1/1] 0.00ns
.preheader:17  %OP1_V_1_cast = zext i8 %src_kernel_win_0_val_1_1_2_s to i11

ST_12: p_Val2_1 [3/3] 3.89ns
.preheader:18  %p_Val2_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast

ST_12: OP1_V_2_cast [1/1] 0.00ns
.preheader:23  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_0_1_2_s to i10

ST_12: p_Val2_2 [3/3] 3.89ns
.preheader:24  %p_Val2_2 = mul i10 %OP2_V_2_cast, %OP1_V_2_cast

ST_12: OP1_V_2_1_cast [1/1] 0.00ns
.preheader:25  %OP1_V_2_1_cast = zext i8 %src_kernel_win_0_val_0_1_lo to i11

ST_12: p_Val2_2_1 [3/3] 3.89ns
.preheader:26  %p_Val2_2_1 = mul i11 %OP2_V_2_1_cast, %OP1_V_2_1_cast

ST_12: src_kernel_win_0_val_0_1_lo_2 [1/1] 0.00ns
._crit_edge411.i:0  %src_kernel_win_0_val_0_1_lo_2 = load i8* %src_kernel_win_0_val_0_1

ST_12: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge411.i:1  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

ST_12: empty [1/1] 0.00ns
._crit_edge411.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_54)

ST_12: stg_227 [1/1] 0.00ns
._crit_edge411.i:4  store i8 %src_kernel_win_0_val_2_1_lo_2, i8* %src_kernel_win_0_val_2_1_2

ST_12: stg_228 [1/1] 0.00ns
._crit_edge411.i:6  store i8 %src_kernel_win_0_val_1_1_lo, i8* %src_kernel_win_0_val_1_1_2

ST_12: stg_229 [1/1] 0.00ns
._crit_edge411.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

ST_12: stg_230 [1/1] 0.00ns
._crit_edge411.i:8  store i8 %src_kernel_win_0_val_0_1_lo_2, i8* %src_kernel_win_0_val_0_1_2

ST_12: stg_231 [1/1] 0.00ns
._crit_edge411.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

ST_12: stg_232 [1/1] 0.00ns
._crit_edge411.i:10  br label %2


 <State 13>: 3.89ns
ST_13: OP1_V_0_cast [1/1] 0.00ns
.preheader:5  %OP1_V_0_cast = zext i8 %src_kernel_win_0_val_2_1_2_s to i9

ST_13: p_Val2_s [1/1] 1.72ns
.preheader:6  %p_Val2_s = sub i9 0, %OP1_V_0_cast

ST_13: p_Val2_0_1 [1/3] 3.89ns
.preheader:9  %p_Val2_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast

ST_13: p_Val2_0_2 [1/3] 3.89ns
.preheader:13  %p_Val2_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast

ST_13: p_Val2_1 [2/3] 3.89ns
.preheader:18  %p_Val2_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast

ST_13: OP1_V_1_2_cast [1/1] 0.00ns
.preheader:21  %OP1_V_1_2_cast = zext i8 %src_kernel_win_0_val_1_0 to i12

ST_13: p_Val2_1_2 [3/3] 3.89ns
.preheader:22  %p_Val2_1_2 = mul i12 %OP2_V_1_2_cast, %OP1_V_1_2_cast

ST_13: p_Val2_2 [2/3] 3.89ns
.preheader:24  %p_Val2_2 = mul i10 %OP2_V_2_cast, %OP1_V_2_cast

ST_13: p_Val2_2_1 [2/3] 3.89ns
.preheader:26  %p_Val2_2_1 = mul i11 %OP2_V_2_1_cast, %OP1_V_2_1_cast


 <State 14>: 3.89ns
ST_14: tmp_252_0_cast [1/1] 0.00ns
.preheader:7  %tmp_252_0_cast = sext i9 %p_Val2_s to i11

ST_14: tmp_252_0_1_cast [1/1] 0.00ns
.preheader:10  %tmp_252_0_1_cast = sext i10 %p_Val2_0_1 to i11

ST_14: p_Val2_13_0_1 [1/1] 1.37ns
.preheader:11  %p_Val2_13_0_1 = add i11 %tmp_252_0_cast, %tmp_252_0_1_cast

ST_14: tmp_252_0_2_cast_cast [1/1] 0.00ns
.preheader:14  %tmp_252_0_2_cast_cast = sext i10 %p_Val2_0_2 to i11

ST_14: p_Val2_13_0_2 [1/1] 1.37ns
.preheader:15  %p_Val2_13_0_2 = add i11 %tmp_252_0_2_cast_cast, %p_Val2_13_0_1

ST_14: p_Val2_1 [1/3] 3.89ns
.preheader:18  %p_Val2_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast

ST_14: p_Val2_1_2 [2/3] 3.89ns
.preheader:22  %p_Val2_1_2 = mul i12 %OP2_V_1_2_cast, %OP1_V_1_2_cast

ST_14: p_Val2_2 [1/3] 3.89ns
.preheader:24  %p_Val2_2 = mul i10 %OP2_V_2_cast, %OP1_V_2_cast

ST_14: p_Val2_2_1 [1/3] 3.89ns
.preheader:26  %p_Val2_2_1 = mul i11 %OP2_V_2_1_cast, %OP1_V_2_1_cast


 <State 15>: 3.89ns
ST_15: p_Val2_13_0_2_cast6 [1/1] 0.00ns
.preheader:16  %p_Val2_13_0_2_cast6 = sext i11 %p_Val2_13_0_2 to i12

ST_15: tmp_252_1_cast_cast [1/1] 0.00ns
.preheader:19  %tmp_252_1_cast_cast = sext i11 %p_Val2_1 to i12

ST_15: p_Val2_13_1_1 [1/1] 1.84ns
.preheader:20  %p_Val2_13_1_1 = add i12 %tmp_252_1_cast_cast, %p_Val2_13_0_2_cast6

ST_15: p_Val2_1_2 [1/3] 3.89ns
.preheader:22  %p_Val2_1_2 = mul i12 %OP2_V_1_2_cast, %OP1_V_1_2_cast

ST_15: tmp_252_2_2_cast_cast_cast [1/1] 0.00ns
.preheader:27  %tmp_252_2_2_cast_cast_cast = zext i8 %src_kernel_win_0_val_0_0 to i10

ST_15: tmp4 [1/1] 1.84ns
.preheader:29  %tmp4 = add i10 %tmp_252_2_2_cast_cast_cast, %p_Val2_2

ST_15: tmp4_cast [1/1] 0.00ns
.preheader:30  %tmp4_cast = sext i10 %tmp4 to i11

ST_15: tmp3 [1/1] 1.84ns
.preheader:31  %tmp3 = add i11 %p_Val2_2_1, %tmp4_cast


 <State 16>: 2.74ns
ST_16: tmp2 [1/1] 1.37ns
.preheader:28  %tmp2 = add i12 %p_Val2_1_2, %p_Val2_13_1_1

ST_16: tmp3_cast [1/1] 0.00ns
.preheader:32  %tmp3_cast = sext i11 %tmp3 to i12

ST_16: p_Val2_4 [1/1] 1.37ns
.preheader:33  %p_Val2_4 = add i12 %tmp2, %tmp3_cast

ST_16: isneg [1/1] 0.00ns
.preheader:34  %isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)

ST_16: p_Val2_5 [1/1] 0.00ns
.preheader:35  %p_Val2_5 = trunc i12 %p_Val2_4 to i8

ST_16: tmp_70 [1/1] 0.00ns
.preheader:36  %tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_4, i32 8, i32 11)


 <State 17>: 3.25ns
ST_17: tmp_i_i [1/1] 1.37ns
.preheader:37  %tmp_i_i = xor i1 %isneg, true

ST_17: not_i_i_i [1/1] 1.88ns
.preheader:38  %not_i_i_i = icmp ne i4 %tmp_70, 0

ST_17: overflow [1/1] 1.37ns
.preheader:39  %overflow = and i1 %not_i_i_i, %tmp_i_i


 <State 18>: 3.74ns
ST_18: p_mux_i_i_cast [1/1] 1.37ns
.preheader:40  %p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0

ST_18: tmp_i_i_78 [1/1] 1.37ns
.preheader:41  %tmp_i_i_78 = or i1 %isneg, %overflow

ST_18: p_Val2_7 [1/1] 1.37ns
.preheader:42  %p_Val2_7 = select i1 %tmp_i_i_78, i8 %p_mux_i_i_cast, i8 %p_Val2_5

ST_18: stg_271 [1/1] 1.00ns
.preheader:43  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_7)

ST_18: stg_272 [1/1] 0.00ns
.preheader:44  br label %._crit_edge411.i


 <State 19>: 0.00ns
ST_19: empty_79 [1/1] 0.00ns
:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_40)

ST_19: stg_274 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xccd87580f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xccd87587b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8756b00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757520; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8757d00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd87570a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_20                        (specinterface    ) [ 00000000000000000000]
stg_21                        (specinterface    ) [ 00000000000000000000]
p_kernel_val_2_V_1_read_1     (read             ) [ 00100000000000000000]
p_kernel_val_2_V_0_read_1     (read             ) [ 00100000000000000000]
p_kernel_val_1_V_2_read_1     (read             ) [ 00100000000000000000]
p_kernel_val_1_V_0_read_1     (read             ) [ 00100000000000000000]
p_kernel_val_0_V_2_read_1     (read             ) [ 00100000000000000000]
p_kernel_val_0_V_1_read_1     (read             ) [ 00100000000000000000]
k_buf_0_val_3                 (alloca           ) [ 00111111111111111111]
k_buf_0_val_4                 (alloca           ) [ 00111111111111111111]
k_buf_0_val_5                 (alloca           ) [ 00111111111111111111]
stg_31                        (br               ) [ 01100000000000000000]
tmp_s                         (phi              ) [ 00100000000000000000]
tmp_38                        (xor              ) [ 01100000000000000000]
rbegin_i_i                    (specregionbegin  ) [ 00000000000000000000]
rend_i_i                      (specregionend    ) [ 00000000000000000000]
stg_36                        (speclooptripcount) [ 00000000000000000000]
stg_37                        (br               ) [ 01100000000000000000]
src_kernel_win_0_val_0_1      (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_0_1_2    (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_1_1      (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_1_1_2    (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_2_1      (alloca           ) [ 00011111111111111111]
src_kernel_win_0_val_2_1_2    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_0_1    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_0_1_2  (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_2_1    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_1_1    (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_1_1_2  (alloca           ) [ 00011111111111111111]
right_border_buf_0_val_2_1_3  (alloca           ) [ 00011111111111111111]
OP2_V_0_1_cast                (sext             ) [ 00011111111111111111]
OP2_V_0_2_cast                (sext             ) [ 00011111111111111111]
OP2_V_1_cast                  (sext             ) [ 00011111111111111111]
OP2_V_1_2_cast                (zext             ) [ 00011111111111111111]
OP2_V_2_cast                  (sext             ) [ 00011111111111111111]
OP2_V_2_1_cast                (zext             ) [ 00011111111111111111]
stg_56                        (br               ) [ 00111111111111111111]
p_014_0_i                     (phi              ) [ 00010000000000000000]
tmp_50_cast_cast              (zext             ) [ 00000000000000000000]
stg_59                        (speclooptripcount) [ 00000000000000000000]
exitcond1                     (icmp             ) [ 00011111111111111111]
i_V                           (add              ) [ 00111111111111111111]
stg_62                        (br               ) [ 00000000000000000000]
tmp                           (bitselect        ) [ 00001111111111111110]
tmp_114                       (bitselect        ) [ 00001111111111111110]
tmp_115                       (partselect       ) [ 00000000000000000000]
icmp                          (icmp             ) [ 00001111111111111110]
tmp_43                        (icmp             ) [ 00001111111111111110]
tmp_208_1                     (icmp             ) [ 00001111111111111110]
tmp_44                        (icmp             ) [ 00001111111111111110]
tmp_45                        (add              ) [ 00000000000000000000]
tmp_117                       (bitselect        ) [ 00001000000000000000]
tmp_118                       (partselect       ) [ 00000000000000000000]
icmp4                         (icmp             ) [ 00001000000000000000]
tmp_119                       (bitselect        ) [ 00000000000000000000]
p_assign_7                    (sub              ) [ 00000000000000000000]
p_assign_7_cast               (sext             ) [ 00000000000000000000]
p_p2_i423_i                   (select           ) [ 00000000000000000000]
tmp_120                       (partselect       ) [ 00001000000000000000]
tmp_121                       (trunc            ) [ 00001000000000000000]
p_assign_6_1                  (add              ) [ 00000000000000000000]
tmp_122                       (bitselect        ) [ 00001000000000000000]
tmp_123                       (bitselect        ) [ 00000000000000000000]
tmp_124                       (trunc            ) [ 00000000000000000000]
p_assign_6_2                  (add              ) [ 00000000000000000000]
tmp_125                       (bitselect        ) [ 00001000000000000000]
tmp_126                       (bitselect        ) [ 00000000000000000000]
tmp_127                       (trunc            ) [ 00000000000000000000]
tmp_128                       (trunc            ) [ 00001000000000000000]
tmp_129                       (trunc            ) [ 00001000000000000000]
tmp_132                       (trunc            ) [ 00001000000000000000]
tmp_133                       (sub              ) [ 00000000000000000000]
tmp_134                       (select           ) [ 00001000000000000000]
tmp_135                       (trunc            ) [ 00001000000000000000]
tmp_136                       (xor              ) [ 00000000000000000000]
tmp_137                       (select           ) [ 00001000000000000000]
stg_96                        (ret              ) [ 00000000000000000000]
rev                           (xor              ) [ 00000000000000000000]
or_cond_i422_i                (and              ) [ 00000000000000000000]
icmp5                         (icmp             ) [ 00000000000000000000]
tmp_130                       (sub              ) [ 00000000000000000000]
tmp_131                       (select           ) [ 00000000000000000000]
tmp_106                       (select           ) [ 00000100000000000000]
tmp_107                       (select           ) [ 00000100000000000000]
tmp_108                       (select           ) [ 00000100000000000000]
stg_105                       (specloopname     ) [ 00000000000000000000]
tmp_40                        (specregionbegin  ) [ 00000011111111111111]
row_assign_s                  (xor              ) [ 00000011111111111110]
row_assign_10_1_t             (xor              ) [ 00000011111111111110]
row_assign_10_2_t             (xor              ) [ 00000011111111111110]
stg_110                       (br               ) [ 00011111111111111111]
p_027_0_i                     (phi              ) [ 00000010000001111110]
tmp_53_cast_cast              (zext             ) [ 00000000000000000000]
exitcond                      (icmp             ) [ 00011111111111111111]
j_V                           (add              ) [ 00011111111111111111]
stg_115                       (br               ) [ 00000000000000000000]
tmp_138                       (partselect       ) [ 00000000000000000000]
icmp6                         (icmp             ) [ 00000000000000000000]
ImagLoc_x                     (add              ) [ 00000011000000000000]
tmp_139                       (bitselect        ) [ 00000011000000000000]
tmp_140                       (partselect       ) [ 00000000000000000000]
icmp7                         (icmp             ) [ 00000011000000000000]
tmp_141                       (bitselect        ) [ 00000000000000000000]
p_assign_1                    (sub              ) [ 00000000000000000000]
p_assign_1_cast               (sext             ) [ 00000000000000000000]
p_p2_i_i                      (select           ) [ 00000011100000000000]
tmp_142                       (partselect       ) [ 00000011000000000000]
or_cond_i                     (and              ) [ 00000011111111111110]
stg_128                       (br               ) [ 00000000000000000000]
ImagLoc_x_cast                (sext             ) [ 00000000000000000000]
rev7                          (xor              ) [ 00000000000000000000]
or_cond_i_i                   (and              ) [ 00011111111111111111]
icmp8                         (icmp             ) [ 00000000000000000000]
p_assign_2                    (sub              ) [ 00000000000000000000]
p_assign_2_cast               (zext             ) [ 00000000000000000000]
sel_tmp                       (select           ) [ 00000010100000000000]
icmp54_not                    (xor              ) [ 00000000000000000000]
sel_tmp7                      (or               ) [ 00000000000000000000]
sel_tmp8                      (and              ) [ 00000010100000000000]
brmerge                       (or               ) [ 00000010110000000000]
stg_140                       (br               ) [ 00000000000000000000]
stg_141                       (br               ) [ 00000000000000000000]
stg_142                       (br               ) [ 00000000000000000000]
stg_143                       (br               ) [ 00000000000000000000]
stg_144                       (br               ) [ 00000000000000000000]
stg_145                       (br               ) [ 00000000000000000000]
stg_146                       (br               ) [ 00000000000000000000]
p_p2_i_i_cast_cast8           (sext             ) [ 00000000000000000000]
x                             (select           ) [ 00000000000000000000]
col_assign_cast               (sext             ) [ 00000000000000000000]
tmp_143                       (trunc            ) [ 00000010010000000000]
tmp_60                        (zext             ) [ 00000000000000000000]
k_buf_0_val_3_addr            (getelementptr    ) [ 00000010010000000000]
k_buf_0_val_4_addr            (getelementptr    ) [ 00000010011000000000]
k_buf_0_val_5_addr            (getelementptr    ) [ 00000010011000000000]
right_border_buf_0_val_2_1_4  (load             ) [ 00000000000000000000]
stg_159                       (speclooptripcount) [ 00000000000000000000]
right_border_buf_0_val_0_1_s  (load             ) [ 00000000000000000000]
right_border_buf_0_val_0_1_3  (load             ) [ 00000000000000000000]
right_border_buf_0_val_2_1_s  (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_s  (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_3  (load             ) [ 00000000000000000000]
stg_165                       (specloopname     ) [ 00000000000000000000]
tmp_54                        (specregionbegin  ) [ 00000010001110000000]
stg_167                       (specpipeline     ) [ 00000000000000000000]
stg_168                       (specloopname     ) [ 00000000000000000000]
k_buf_0_val_3_load            (load             ) [ 00000010001000000000]
col_assign_3_t                (xor              ) [ 00000000000000000000]
tmp_61                        (mux              ) [ 00000000000000000000]
col_buf_0_val_0_0             (select           ) [ 00000010001000000000]
k_buf_0_val_4_load            (load             ) [ 00000010001000000000]
tmp_62                        (mux              ) [ 00000000000000000000]
col_buf_0_val_1_0             (select           ) [ 00000010001000000000]
k_buf_0_val_5_load            (load             ) [ 00000000000000000000]
tmp_63                        (mux              ) [ 00000000000000000000]
col_buf_0_val_2_0             (select           ) [ 00000010001000000000]
tmp_149                       (read             ) [ 00000010001000000000]
stg_180                       (store            ) [ 00000000000000000000]
stg_181                       (br               ) [ 00000000000000000000]
right_border_buf_0_val_0_1_4  (load             ) [ 00000000000000000000]
right_border_buf_0_val_1_1_4  (load             ) [ 00000000000000000000]
tmp_145                       (read             ) [ 00000000000000000000]
stg_185                       (store            ) [ 00000000000000000000]
stg_186                       (store            ) [ 00000000000000000000]
stg_187                       (store            ) [ 00000000000000000000]
stg_188                       (store            ) [ 00000000000000000000]
stg_189                       (store            ) [ 00000000000000000000]
stg_190                       (store            ) [ 00000000000000000000]
stg_191                       (store            ) [ 00000000000000000000]
stg_192                       (store            ) [ 00000000000000000000]
stg_193                       (br               ) [ 00000000000000000000]
stg_194                       (store            ) [ 00000000000000000000]
stg_195                       (br               ) [ 00000000000000000000]
stg_196                       (store            ) [ 00000000000000000000]
stg_197                       (store            ) [ 00000000000000000000]
stg_198                       (br               ) [ 00000000000000000000]
tmp_65                        (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_0_0      (select           ) [ 00000010000111110000]
tmp_67                        (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_1_0      (select           ) [ 00000010000111000000]
tmp_69                        (mux              ) [ 00000000000000000000]
src_kernel_win_0_val_2_0      (select           ) [ 00000010000100000000]
src_kernel_win_0_val_2_1_lo   (load             ) [ 00000000000000000000]
OP1_V_0_1_cast                (zext             ) [ 00000010000011000000]
OP1_V_0_2_cast                (zext             ) [ 00000010000011000000]
src_kernel_win_0_val_2_1_lo_2 (load             ) [ 00000010000010000000]
stg_211                       (store            ) [ 00000000000000000000]
src_kernel_win_0_val_0_1_lo   (load             ) [ 00000000000000000000]
src_kernel_win_0_val_0_1_2_s  (load             ) [ 00000000000000000000]
src_kernel_win_0_val_1_1_2_s  (load             ) [ 00000000000000000000]
src_kernel_win_0_val_2_1_2_s  (load             ) [ 00000010000001000000]
OP1_V_1_cast                  (zext             ) [ 00000010000001100000]
OP1_V_2_cast                  (zext             ) [ 00000010000001100000]
OP1_V_2_1_cast                (zext             ) [ 00000010000001100000]
src_kernel_win_0_val_0_1_lo_2 (load             ) [ 00000000000000000000]
src_kernel_win_0_val_1_1_lo   (load             ) [ 00000000000000000000]
empty                         (specregionend    ) [ 00000000000000000000]
stg_227                       (store            ) [ 00000000000000000000]
stg_228                       (store            ) [ 00000000000000000000]
stg_229                       (store            ) [ 00000000000000000000]
stg_230                       (store            ) [ 00000000000000000000]
stg_231                       (store            ) [ 00000000000000000000]
stg_232                       (br               ) [ 00011111111111111111]
OP1_V_0_cast                  (zext             ) [ 00000000000000000000]
p_Val2_s                      (sub              ) [ 00000010000000100000]
p_Val2_0_1                    (mul              ) [ 00000010000000100000]
p_Val2_0_2                    (mul              ) [ 00000010000000100000]
OP1_V_1_2_cast                (zext             ) [ 00000010000000110000]
tmp_252_0_cast                (sext             ) [ 00000000000000000000]
tmp_252_0_1_cast              (sext             ) [ 00000000000000000000]
p_Val2_13_0_1                 (add              ) [ 00000000000000000000]
tmp_252_0_2_cast_cast         (sext             ) [ 00000000000000000000]
p_Val2_13_0_2                 (add              ) [ 00000010000000010000]
p_Val2_1                      (mul              ) [ 00000010000000010000]
p_Val2_2                      (mul              ) [ 00000010000000010000]
p_Val2_2_1                    (mul              ) [ 00000010000000010000]
p_Val2_13_0_2_cast6           (sext             ) [ 00000000000000000000]
tmp_252_1_cast_cast           (sext             ) [ 00000000000000000000]
p_Val2_13_1_1                 (add              ) [ 00000010000000001000]
p_Val2_1_2                    (mul              ) [ 00000010000000001000]
tmp_252_2_2_cast_cast_cast    (zext             ) [ 00000000000000000000]
tmp4                          (add              ) [ 00000000000000000000]
tmp4_cast                     (sext             ) [ 00000000000000000000]
tmp3                          (add              ) [ 00000010000000001000]
tmp2                          (add              ) [ 00000000000000000000]
tmp3_cast                     (sext             ) [ 00000000000000000000]
p_Val2_4                      (add              ) [ 00000000000000000000]
isneg                         (bitselect        ) [ 00000010000000000110]
p_Val2_5                      (trunc            ) [ 00000010000000000110]
tmp_70                        (partselect       ) [ 00000010000000000100]
tmp_i_i                       (xor              ) [ 00000010000000000010]
not_i_i_i                     (icmp             ) [ 00000000000000000000]
overflow                      (and              ) [ 00000010000000000010]
p_mux_i_i_cast                (select           ) [ 00000000000000000000]
tmp_i_i_78                    (or               ) [ 00000000000000000000]
p_Val2_7                      (select           ) [ 00000000000000000000]
stg_271                       (write            ) [ 00000000000000000000]
stg_272                       (br               ) [ 00000000000000000000]
empty_79                      (specregionend    ) [ 00000000000000000000]
stg_274                       (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_6_MC_s"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1836"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="k_buf_0_val_3_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="k_buf_0_val_4_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_buf_0_val_5_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_kernel_win_0_val_0_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="src_kernel_win_0_val_0_1_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="src_kernel_win_0_val_1_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="src_kernel_win_0_val_1_1_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="src_kernel_win_0_val_2_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_val_2_1_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="right_border_buf_0_val_0_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="right_border_buf_0_val_0_1_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="right_border_buf_0_val_2_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="right_border_buf_0_val_1_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="right_border_buf_0_val_1_1_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_val_2_1_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_kernel_val_2_V_1_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_kernel_val_2_V_0_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_kernel_val_1_V_2_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_kernel_val_1_V_0_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_kernel_val_0_V_2_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_kernel_val_0_V_1_read_1_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_read_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_149/9 tmp_145/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="stg_271_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_271/18 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_buf_0_val_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="10" slack="1"/>
<pin id="261" dir="0" index="4" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/8 stg_180/9 stg_185/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_buf_0_val_4_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="3" bw="10" slack="2"/>
<pin id="268" dir="0" index="4" bw="8" slack="1"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/8 stg_194/10 stg_197/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="k_buf_0_val_5_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="10" slack="2"/>
<pin id="265" dir="0" index="4" bw="8" slack="1"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/8 stg_192/10 stg_196/10 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_s_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_014_0_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="1"/>
<pin id="283" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_014_0_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_027_0_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="1"/>
<pin id="294" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_027_0_i (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_027_0_i_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_027_0_i/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_38_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="OP2_V_0_1_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="OP2_V_0_2_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="OP2_V_1_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="OP2_V_1_2_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_2_cast/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="OP2_V_2_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="OP2_V_2_1_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_1_cast/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_50_cast_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast_cast/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_114_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_114/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_115_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_115/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_43_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_208_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_208_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_44_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="11" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_45_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_117_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="12" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_118_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="0"/>
<pin id="412" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_119_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="0"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_assign_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="11" slack="0"/>
<pin id="434" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_assign_7_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_assign_7_cast/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_p2_i423_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="0"/>
<pin id="444" dir="0" index="2" bw="12" slack="0"/>
<pin id="445" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i423_i/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_120_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="12" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="5" slack="0"/>
<pin id="454" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_121_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_assign_6_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_122_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_123_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_124_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_124/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_assign_6_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="11" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_125_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="11" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_126_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_127_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_127/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_128_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_128/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_129_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_129/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_132_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_133_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_134_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="0" index="2" bw="2" slack="0"/>
<pin id="537" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_134/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_135_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_136_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_137_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="0" index="2" bw="2" slack="0"/>
<pin id="555" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="rev_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_cond_i422_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i422_i/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_130_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="1"/>
<pin id="577" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_130/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_131_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="2" slack="1"/>
<pin id="582" dir="0" index="2" bw="2" slack="0"/>
<pin id="583" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_131/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_106_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="1"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_107_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="2" slack="1"/>
<pin id="596" dir="0" index="2" bw="2" slack="1"/>
<pin id="597" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_108_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="2" slack="1"/>
<pin id="601" dir="0" index="2" bw="2" slack="1"/>
<pin id="602" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="row_assign_s_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="1"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_s/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="row_assign_10_1_t_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="row_assign_10_2_t_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_53_cast_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast_cast/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="exitcond_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="j_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_138_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="11" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="0" index="3" bw="5" slack="0"/>
<pin id="639" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_138/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="ImagLoc_x_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="11" slack="0"/>
<pin id="653" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_139_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="12" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_140_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="0"/>
<pin id="666" dir="0" index="1" bw="12" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="0" index="3" bw="5" slack="0"/>
<pin id="669" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_140/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_141_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="12" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_141/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_assign_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_assign_1_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="0"/>
<pin id="696" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_assign_1_cast/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_p2_i_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="0" index="2" bw="12" slack="0"/>
<pin id="702" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_142_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="or_cond_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="ImagLoc_x_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="1"/>
<pin id="723" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="rev7_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_cond_i_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="1"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp8/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_assign_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="12" slack="0"/>
<pin id="741" dir="0" index="1" bw="12" slack="1"/>
<pin id="742" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_assign_2_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_assign_2_cast/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sel_tmp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="0" index="2" bw="12" slack="0"/>
<pin id="752" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp54_not_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="icmp54_not/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sel_tmp7_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sel_tmp8_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="brmerge_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="0" index="1" bw="1" slack="1"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_p2_i_i_cast_cast8_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="2"/>
<pin id="778" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast_cast8/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="x_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="12" slack="0"/>
<pin id="782" dir="0" index="2" bw="13" slack="1"/>
<pin id="783" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="col_assign_cast_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="13" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_143_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="13" slack="0"/>
<pin id="791" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_143/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_60_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="13" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="right_border_buf_0_val_2_1_4_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="7"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_4/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="right_border_buf_0_val_0_1_s_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="7"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_s/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="right_border_buf_0_val_0_1_3_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="7"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_3/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="right_border_buf_0_val_2_1_s_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="7"/>
<pin id="811" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_s/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="right_border_buf_0_val_1_1_s_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="7"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_s/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="right_border_buf_0_val_1_1_3_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="7"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_3/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="col_assign_3_t_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="1"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_t/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_61_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="0" index="3" bw="1" slack="0"/>
<pin id="828" dir="0" index="4" bw="2" slack="0"/>
<pin id="829" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_61/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="col_buf_0_val_0_0_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="2"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="0" index="2" bw="8" slack="0"/>
<pin id="839" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_62_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="0" index="2" bw="8" slack="0"/>
<pin id="846" dir="0" index="3" bw="1" slack="0"/>
<pin id="847" dir="0" index="4" bw="2" slack="0"/>
<pin id="848" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_62/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="col_buf_0_val_1_0_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_63_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="0" index="2" bw="8" slack="0"/>
<pin id="865" dir="0" index="3" bw="1" slack="0"/>
<pin id="866" dir="0" index="4" bw="2" slack="0"/>
<pin id="867" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_63/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="col_buf_0_val_2_0_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="2"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="0" index="2" bw="8" slack="0"/>
<pin id="877" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="right_border_buf_0_val_0_1_4_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="7"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_4/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="right_border_buf_0_val_1_1_4_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="7"/>
<pin id="885" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_4/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="stg_186_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="7"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_186/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="stg_187_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="7"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_187/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="stg_188_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="7"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_188/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="stg_189_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="7"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_189/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="stg_190_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="7"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_190/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="stg_191_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="7"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_65_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="1"/>
<pin id="919" dir="0" index="2" bw="8" slack="1"/>
<pin id="920" dir="0" index="3" bw="8" slack="1"/>
<pin id="921" dir="0" index="4" bw="2" slack="5"/>
<pin id="922" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_65/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="src_kernel_win_0_val_0_0_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="7"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="8" slack="1"/>
<pin id="928" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_67_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="1"/>
<pin id="933" dir="0" index="2" bw="8" slack="1"/>
<pin id="934" dir="0" index="3" bw="8" slack="1"/>
<pin id="935" dir="0" index="4" bw="2" slack="5"/>
<pin id="936" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_67/10 "/>
</bind>
</comp>

<comp id="938" class="1004" name="src_kernel_win_0_val_1_0_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="7"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="0" index="2" bw="8" slack="1"/>
<pin id="942" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_69_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="1"/>
<pin id="947" dir="0" index="2" bw="8" slack="1"/>
<pin id="948" dir="0" index="3" bw="8" slack="1"/>
<pin id="949" dir="0" index="4" bw="2" slack="5"/>
<pin id="950" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_69/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="src_kernel_win_0_val_2_0_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="7"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="0" index="2" bw="8" slack="1"/>
<pin id="956" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_2_0/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="9"/>
<pin id="960" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="OP1_V_0_1_cast_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="grp_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="9"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_0_1/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="OP1_V_0_2_cast_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/11 "/>
</bind>
</comp>

<comp id="973" class="1004" name="grp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="9"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_0_2/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="src_kernel_win_0_val_2_1_lo_2_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="9"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo_2/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="stg_211_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="1"/>
<pin id="983" dir="0" index="1" bw="8" slack="9"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_211/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="10"/>
<pin id="987" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/12 "/>
</bind>
</comp>

<comp id="988" class="1004" name="src_kernel_win_0_val_0_1_2_s_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="10"/>
<pin id="990" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_2_s/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="src_kernel_win_0_val_1_1_2_s_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="10"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_2_s/12 "/>
</bind>
</comp>

<comp id="994" class="1004" name="src_kernel_win_0_val_2_1_2_s_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="10"/>
<pin id="996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_2_s/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="OP1_V_1_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="grp_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="10"/>
<pin id="1003" dir="0" index="1" bw="8" slack="0"/>
<pin id="1004" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="OP1_V_2_cast_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/12 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="grp_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="10"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/12 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="OP1_V_2_1_cast_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/12 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="10"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2_1/12 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="src_kernel_win_0_val_0_1_lo_2_load_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="10"/>
<pin id="1026" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo_2/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="10"/>
<pin id="1029" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="stg_227_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="0" index="1" bw="8" slack="10"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_227/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="stg_228_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="10"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_228/12 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="stg_229_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="2"/>
<pin id="1041" dir="0" index="1" bw="8" slack="10"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_229/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="stg_230_store_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="0" index="1" bw="8" slack="10"/>
<pin id="1046" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_230/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="stg_231_store_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="2"/>
<pin id="1050" dir="0" index="1" bw="8" slack="10"/>
<pin id="1051" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_231/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="OP1_V_0_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="1"/>
<pin id="1054" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/13 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="p_Val2_s_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="8" slack="0"/>
<pin id="1058" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="OP1_V_1_2_cast_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="3"/>
<pin id="1063" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/13 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="grp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="11"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1_2/13 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_252_0_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="1"/>
<pin id="1071" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_252_0_cast/14 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_252_0_1_cast_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="1"/>
<pin id="1074" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_252_0_1_cast/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_Val2_13_0_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="0"/>
<pin id="1077" dir="0" index="1" bw="10" slack="0"/>
<pin id="1078" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_0_1/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_252_0_2_cast_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_252_0_2_cast_cast/14 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="p_Val2_13_0_2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="10" slack="0"/>
<pin id="1086" dir="0" index="1" bw="11" slack="0"/>
<pin id="1087" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_0_2/14 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="p_Val2_13_0_2_cast6_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="11" slack="1"/>
<pin id="1092" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_13_0_2_cast6/15 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_252_1_cast_cast_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_252_1_cast_cast/15 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="p_Val2_13_1_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="11" slack="0"/>
<pin id="1098" dir="0" index="1" bw="11" slack="0"/>
<pin id="1099" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_1_1/15 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_252_2_2_cast_cast_cast_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="5"/>
<pin id="1104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_252_2_2_cast_cast_cast/15 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp4_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="0" index="1" bw="10" slack="1"/>
<pin id="1108" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp4_cast_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="10" slack="0"/>
<pin id="1112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/15 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp3_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="1"/>
<pin id="1116" dir="0" index="1" bw="10" slack="0"/>
<pin id="1117" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/15 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="12" slack="1"/>
<pin id="1121" dir="0" index="1" bw="12" slack="1"/>
<pin id="1122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/16 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp3_cast_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="11" slack="1"/>
<pin id="1125" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/16 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="p_Val2_4_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="12" slack="0"/>
<pin id="1128" dir="0" index="1" bw="11" slack="0"/>
<pin id="1129" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/16 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="isneg_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="12" slack="0"/>
<pin id="1135" dir="0" index="2" bw="5" slack="0"/>
<pin id="1136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/16 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="p_Val2_5_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="12" slack="0"/>
<pin id="1142" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_5/16 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_70_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="4" slack="0"/>
<pin id="1146" dir="0" index="1" bw="12" slack="0"/>
<pin id="1147" dir="0" index="2" bw="5" slack="0"/>
<pin id="1148" dir="0" index="3" bw="5" slack="0"/>
<pin id="1149" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/16 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_i_i_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="1"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/17 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="not_i_i_i_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="4" slack="1"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/17 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="overflow_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/17 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="p_mux_i_i_cast_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/18 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_i_i_78_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="2"/>
<pin id="1179" dir="0" index="1" bw="1" slack="1"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_78/18 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_Val2_7_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="8" slack="0"/>
<pin id="1184" dir="0" index="2" bw="8" slack="2"/>
<pin id="1185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/18 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="p_kernel_val_2_V_1_read_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="3" slack="1"/>
<pin id="1191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_1_read_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_kernel_val_2_V_0_read_1_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="1"/>
<pin id="1196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_0_read_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="p_kernel_val_1_V_2_read_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="4" slack="1"/>
<pin id="1201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_2_read_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_kernel_val_1_V_0_read_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="1"/>
<pin id="1206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_0_read_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="p_kernel_val_0_V_2_read_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="1"/>
<pin id="1211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_2_read_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="p_kernel_val_0_V_1_read_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="2" slack="1"/>
<pin id="1216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_1_read_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_38_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="src_kernel_win_0_val_0_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="10"/>
<pin id="1226" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="src_kernel_win_0_val_0_1_2_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="10"/>
<pin id="1233" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_2 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="src_kernel_win_0_val_1_1_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="10"/>
<pin id="1239" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="src_kernel_win_0_val_1_1_2_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="10"/>
<pin id="1245" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="src_kernel_win_0_val_2_1_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="9"/>
<pin id="1251" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="src_kernel_win_0_val_2_1_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="10"/>
<pin id="1258" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="right_border_buf_0_val_0_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="7"/>
<pin id="1264" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="right_border_buf_0_val_0_1_2_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="7"/>
<pin id="1271" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1_2 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="right_border_buf_0_val_2_1_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="7"/>
<pin id="1277" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="right_border_buf_0_val_1_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="7"/>
<pin id="1283" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="right_border_buf_0_val_1_1_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="7"/>
<pin id="1290" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="right_border_buf_0_val_2_1_3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="7"/>
<pin id="1296" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="OP2_V_0_1_cast_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="10" slack="9"/>
<pin id="1302" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="1305" class="1005" name="OP2_V_0_2_cast_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="9"/>
<pin id="1307" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="1310" class="1005" name="OP2_V_1_cast_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="11" slack="10"/>
<pin id="1312" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1315" class="1005" name="OP2_V_1_2_cast_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="11"/>
<pin id="1317" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_cast "/>
</bind>
</comp>

<comp id="1320" class="1005" name="OP2_V_2_cast_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="10" slack="10"/>
<pin id="1322" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="1325" class="1005" name="OP2_V_2_1_cast_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="11" slack="10"/>
<pin id="1327" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="OP2_V_2_1_cast "/>
</bind>
</comp>

<comp id="1333" class="1005" name="i_V_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="11" slack="0"/>
<pin id="1335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="4"/>
<pin id="1340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_114_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="4"/>
<pin id="1344" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="icmp_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="3"/>
<pin id="1349" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_43_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="4"/>
<pin id="1354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_208_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="4"/>
<pin id="1358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_208_1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_44_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="1"/>
<pin id="1362" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_117_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="icmp4_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_120_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="2" slack="1"/>
<pin id="1379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_121_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="2" slack="1"/>
<pin id="1384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_122_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_125_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_128_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="2" slack="1"/>
<pin id="1399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_129_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="2" slack="1"/>
<pin id="1404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_132_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="2" slack="1"/>
<pin id="1409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_134_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="2" slack="1"/>
<pin id="1414" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_135_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="2" slack="1"/>
<pin id="1419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_135 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp_137_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="1"/>
<pin id="1424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_106_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="1"/>
<pin id="1429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_107_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="1"/>
<pin id="1434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_108_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="1"/>
<pin id="1439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="row_assign_s_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="2" slack="5"/>
<pin id="1444" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="row_assign_s "/>
</bind>
</comp>

<comp id="1447" class="1005" name="row_assign_10_1_t_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="2" slack="5"/>
<pin id="1449" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1452" class="1005" name="row_assign_10_2_t_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="2" slack="5"/>
<pin id="1454" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1457" class="1005" name="exitcond_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="1"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1461" class="1005" name="j_V_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="11" slack="0"/>
<pin id="1463" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1466" class="1005" name="ImagLoc_x_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="12" slack="1"/>
<pin id="1468" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ImagLoc_x "/>
</bind>
</comp>

<comp id="1471" class="1005" name="tmp_139_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="icmp7_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp7 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="p_p2_i_i_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="12" slack="1"/>
<pin id="1486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i_i "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_142_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="2" slack="1"/>
<pin id="1492" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="or_cond_i_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="5"/>
<pin id="1497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1499" class="1005" name="or_cond_i_i_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="2"/>
<pin id="1501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1503" class="1005" name="sel_tmp_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="13" slack="1"/>
<pin id="1505" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1508" class="1005" name="sel_tmp8_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="brmerge_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1520" class="1005" name="tmp_143_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="2" slack="1"/>
<pin id="1522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="k_buf_0_val_3_addr_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="10" slack="1"/>
<pin id="1527" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1531" class="1005" name="k_buf_0_val_4_addr_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="10" slack="1"/>
<pin id="1533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1537" class="1005" name="k_buf_0_val_5_addr_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="10" slack="1"/>
<pin id="1539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1543" class="1005" name="k_buf_0_val_3_load_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="1"/>
<pin id="1545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_load "/>
</bind>
</comp>

<comp id="1548" class="1005" name="col_buf_0_val_0_0_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="8" slack="1"/>
<pin id="1550" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="k_buf_0_val_4_load_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="1"/>
<pin id="1558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_load "/>
</bind>
</comp>

<comp id="1561" class="1005" name="col_buf_0_val_1_0_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="8" slack="1"/>
<pin id="1563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="col_buf_0_val_2_0_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="1"/>
<pin id="1571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_149_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="1"/>
<pin id="1579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="src_kernel_win_0_val_0_0_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="8" slack="2"/>
<pin id="1585" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_0 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="src_kernel_win_0_val_1_0_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="8" slack="2"/>
<pin id="1591" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_0 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="src_kernel_win_0_val_2_0_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="8" slack="1"/>
<pin id="1597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_0 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="OP1_V_0_1_cast_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="10" slack="1"/>
<pin id="1603" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_0_1_cast "/>
</bind>
</comp>

<comp id="1606" class="1005" name="OP1_V_0_2_cast_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="10" slack="1"/>
<pin id="1608" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_0_2_cast "/>
</bind>
</comp>

<comp id="1611" class="1005" name="src_kernel_win_0_val_2_1_lo_2_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="1"/>
<pin id="1613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_lo_2 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="src_kernel_win_0_val_2_1_2_s_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="8" slack="1"/>
<pin id="1618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_2_s "/>
</bind>
</comp>

<comp id="1621" class="1005" name="OP1_V_1_cast_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="11" slack="1"/>
<pin id="1623" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="1626" class="1005" name="OP1_V_2_cast_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="10" slack="1"/>
<pin id="1628" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

<comp id="1631" class="1005" name="OP1_V_2_1_cast_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="11" slack="1"/>
<pin id="1633" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_1_cast "/>
</bind>
</comp>

<comp id="1636" class="1005" name="p_Val2_s_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="9" slack="1"/>
<pin id="1638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1641" class="1005" name="p_Val2_0_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="10" slack="1"/>
<pin id="1643" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0_1 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="p_Val2_0_2_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="10" slack="1"/>
<pin id="1648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0_2 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="OP1_V_1_2_cast_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="12" slack="1"/>
<pin id="1653" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_2_cast "/>
</bind>
</comp>

<comp id="1656" class="1005" name="p_Val2_13_0_2_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="11" slack="1"/>
<pin id="1658" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13_0_2 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="p_Val2_1_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="11" slack="1"/>
<pin id="1663" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="p_Val2_2_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="10" slack="1"/>
<pin id="1668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="p_Val2_2_1_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="11" slack="1"/>
<pin id="1673" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_1 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="p_Val2_13_1_1_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="12" slack="1"/>
<pin id="1678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13_1_1 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="p_Val2_1_2_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="12" slack="1"/>
<pin id="1683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_2 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="tmp3_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="11" slack="1"/>
<pin id="1688" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="isneg_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="1"/>
<pin id="1693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1697" class="1005" name="p_Val2_5_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="2"/>
<pin id="1699" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="tmp_70_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="4" slack="1"/>
<pin id="1704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="tmp_i_i_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="1"/>
<pin id="1709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1712" class="1005" name="overflow_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="1"/>
<pin id="1714" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="116" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="214" pin="2"/><net_sink comp="233" pin=4"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="274" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="330"><net_src comp="285" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="285" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="285" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="285" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="285" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="285" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="285" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="285" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="285" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="327" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="393" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="393" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="285" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="423" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="393" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="441" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="285" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="463" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="285" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="285" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="489" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="285" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="393" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="441" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="463" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="485" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="477" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="523" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="489" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="511" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="503" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="541" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="34" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="569" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="564" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="82" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="296" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="296" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="52" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="296" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="54" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="60" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="296" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="44" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="58" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="62" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="618" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="68" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="70" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="72" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="650" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="68" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="650" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="70" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="54" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="296" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="680" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="650" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="712"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="698" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="70" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="720"><net_src comp="644" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="34" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="74" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="88" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="729" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="721" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="744" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="34" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="734" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="779" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="785" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="822"><net_src comp="82" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="803" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="806" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="833"><net_src comp="100" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="834"><net_src comp="818" pin="2"/><net_sink comp="823" pin=4"/></net>

<net id="840"><net_src comp="233" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="823" pin="5"/><net_sink comp="835" pin=2"/></net>

<net id="849"><net_src comp="98" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="812" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="815" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="852"><net_src comp="100" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="853"><net_src comp="818" pin="2"/><net_sink comp="842" pin=4"/></net>

<net id="859"><net_src comp="244" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="842" pin="5"/><net_sink comp="854" pin=2"/></net>

<net id="868"><net_src comp="98" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="800" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="809" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="871"><net_src comp="100" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="872"><net_src comp="818" pin="2"/><net_sink comp="861" pin=4"/></net>

<net id="878"><net_src comp="255" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="861" pin="5"/><net_sink comp="873" pin=2"/></net>

<net id="890"><net_src comp="873" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="883" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="854" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="800" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="880" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="835" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="923"><net_src comp="98" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="929"><net_src comp="916" pin="5"/><net_sink comp="924" pin=1"/></net>

<net id="937"><net_src comp="98" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="943"><net_src comp="930" pin="5"/><net_sink comp="938" pin=1"/></net>

<net id="951"><net_src comp="98" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="957"><net_src comp="944" pin="5"/><net_sink comp="952" pin=1"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="970" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="988" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="985" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1038"><net_src comp="1027" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1047"><net_src comp="1024" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1059"><net_src comp="104" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1079"><net_src comp="1069" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1075" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1100"><net_src comp="1093" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1090" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1109"><net_src comp="1102" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1137"><net_src comp="68" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="70" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1126" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1150"><net_src comp="106" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="1126" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1152"><net_src comp="108" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1153"><net_src comp="70" pin="0"/><net_sink comp="1144" pin=3"/></net>

<net id="1158"><net_src comp="34" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="110" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1154" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="112" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1176"><net_src comp="114" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="1170" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="1181" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="1192"><net_src comp="178" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1197"><net_src comp="184" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1202"><net_src comp="190" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1207"><net_src comp="196" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1212"><net_src comp="202" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1217"><net_src comp="208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1222"><net_src comp="303" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1227"><net_src comp="130" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1234"><net_src comp="134" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1240"><net_src comp="138" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1246"><net_src comp="142" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1252"><net_src comp="146" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1259"><net_src comp="150" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1265"><net_src comp="154" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1272"><net_src comp="158" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1278"><net_src comp="162" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1284"><net_src comp="166" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1287"><net_src comp="1281" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1291"><net_src comp="170" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1297"><net_src comp="174" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1303"><net_src comp="309" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1308"><net_src comp="312" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1313"><net_src comp="315" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1318"><net_src comp="318" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1323"><net_src comp="321" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1328"><net_src comp="324" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1336"><net_src comp="337" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1341"><net_src comp="343" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="351" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1350"><net_src comp="369" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1355"><net_src comp="375" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="381" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="387" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1366"><net_src comp="1360" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1370"><net_src comp="399" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1375"><net_src comp="417" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1380"><net_src comp="449" pin="4"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1385"><net_src comp="459" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1390"><net_src comp="469" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1395"><net_src comp="495" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1400"><net_src comp="515" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1405"><net_src comp="519" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1410"><net_src comp="523" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="1415"><net_src comp="533" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1420"><net_src comp="541" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1425"><net_src comp="551" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1430"><net_src comp="586" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1435"><net_src comp="593" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1440"><net_src comp="598" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1445"><net_src comp="603" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="916" pin=4"/></net>

<net id="1450"><net_src comp="608" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="930" pin=4"/></net>

<net id="1455"><net_src comp="613" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="944" pin=4"/></net>

<net id="1460"><net_src comp="622" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="628" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1469"><net_src comp="650" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1474"><net_src comp="656" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1480"><net_src comp="674" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1487"><net_src comp="698" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1493"><net_src comp="706" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1498"><net_src comp="716" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1502"><net_src comp="729" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1506"><net_src comp="748" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1511"><net_src comp="766" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1516"><net_src comp="772" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1519"><net_src comp="1513" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1523"><net_src comp="789" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1528"><net_src comp="227" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="1534"><net_src comp="238" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="1540"><net_src comp="249" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="1546"><net_src comp="233" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="1551"><net_src comp="835" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="1554"><net_src comp="1548" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1555"><net_src comp="1548" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1559"><net_src comp="244" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1564"><net_src comp="854" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="1567"><net_src comp="1561" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="1568"><net_src comp="1561" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="1572"><net_src comp="873" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="916" pin=3"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="930" pin=3"/></net>

<net id="1575"><net_src comp="1569" pin="1"/><net_sink comp="944" pin=3"/></net>

<net id="1576"><net_src comp="1569" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="1580"><net_src comp="214" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="1586"><net_src comp="924" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1592"><net_src comp="938" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1598"><net_src comp="952" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1604"><net_src comp="961" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1609"><net_src comp="970" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1614"><net_src comp="978" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1619"><net_src comp="994" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1624"><net_src comp="997" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1629"><net_src comp="1006" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1634"><net_src comp="1015" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1639"><net_src comp="1055" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1644"><net_src comp="965" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1649"><net_src comp="973" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1654"><net_src comp="1061" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1659"><net_src comp="1084" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1664"><net_src comp="1001" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1669"><net_src comp="1010" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1674"><net_src comp="1019" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1679"><net_src comp="1096" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1684"><net_src comp="1064" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1689"><net_src comp="1114" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1694"><net_src comp="1132" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1696"><net_src comp="1691" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1700"><net_src comp="1140" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1181" pin=2"/></net>

<net id="1705"><net_src comp="1144" pin="4"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1710"><net_src comp="1154" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1715"><net_src comp="1164" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {18 }
  - Chain level:
	State 1
	State 2
		tmp_38 : 1
		rend_i_i : 1
		stg_37 : 1
	State 3
		tmp_50_cast_cast : 1
		exitcond1 : 1
		i_V : 1
		stg_62 : 2
		tmp : 1
		tmp_114 : 1
		tmp_115 : 1
		icmp : 2
		tmp_43 : 1
		tmp_208_1 : 1
		tmp_44 : 1
		tmp_45 : 2
		tmp_117 : 3
		tmp_118 : 3
		icmp4 : 4
		tmp_119 : 3
		p_assign_7 : 1
		p_assign_7_cast : 2
		p_p2_i423_i : 4
		tmp_120 : 5
		tmp_121 : 5
		p_assign_6_1 : 1
		tmp_122 : 2
		tmp_123 : 2
		tmp_124 : 1
		p_assign_6_2 : 1
		tmp_125 : 2
		tmp_126 : 2
		tmp_127 : 1
		tmp_128 : 3
		tmp_129 : 5
		tmp_132 : 2
		tmp_133 : 2
		tmp_134 : 3
		tmp_135 : 2
		tmp_136 : 2
		tmp_137 : 2
	State 4
		tmp_131 : 1
		tmp_106 : 2
	State 5
	State 6
		tmp_53_cast_cast : 1
		exitcond : 1
		j_V : 1
		stg_115 : 2
		tmp_138 : 1
		icmp6 : 2
		ImagLoc_x : 2
		tmp_139 : 3
		tmp_140 : 3
		icmp7 : 4
		tmp_141 : 3
		p_assign_1 : 1
		p_assign_1_cast : 2
		p_p2_i_i : 4
		tmp_142 : 5
		or_cond_i : 3
		stg_128 : 3
	State 7
		p_assign_2_cast : 1
		sel_tmp : 2
	State 8
		x : 1
		col_assign_cast : 2
		tmp_143 : 2
		tmp_60 : 3
		k_buf_0_val_3_addr : 4
		k_buf_0_val_3_load : 5
		k_buf_0_val_4_addr : 4
		k_buf_0_val_4_load : 5
		k_buf_0_val_5_addr : 4
		k_buf_0_val_5_load : 5
	State 9
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		stg_186 : 2
		stg_187 : 1
		stg_188 : 2
		stg_189 : 1
		stg_190 : 1
		stg_191 : 2
	State 10
		src_kernel_win_0_val_0_0 : 1
		src_kernel_win_0_val_1_0 : 1
		src_kernel_win_0_val_2_0 : 1
	State 11
		OP1_V_0_1_cast : 1
		p_Val2_0_1 : 2
		p_Val2_0_2 : 1
	State 12
		OP1_V_1_cast : 1
		p_Val2_1 : 2
		OP1_V_2_cast : 1
		p_Val2_2 : 2
		OP1_V_2_1_cast : 1
		p_Val2_2_1 : 2
		stg_228 : 1
		stg_230 : 1
	State 13
		p_Val2_s : 1
		p_Val2_1_2 : 1
	State 14
		p_Val2_13_0_1 : 1
		p_Val2_13_0_2 : 2
	State 15
		p_Val2_13_1_1 : 1
		tmp4 : 1
		tmp4_cast : 2
		tmp3 : 3
	State 16
		p_Val2_4 : 1
		isneg : 2
		p_Val2_5 : 2
		tmp_70 : 2
	State 17
		overflow : 1
	State 18
		stg_271 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |               i_V_fu_337              |    0    |    0    |    11   |
|          |             tmp_45_fu_393             |    0    |    0    |    11   |
|          |          p_assign_6_1_fu_463          |    0    |    0    |    11   |
|          |          p_assign_6_2_fu_489          |    0    |    0    |    11   |
|          |               j_V_fu_628              |    0    |    0    |    11   |
|          |            ImagLoc_x_fu_650           |    0    |    0    |    11   |
|    add   |         p_Val2_13_0_1_fu_1075         |    0    |    0    |    6    |
|          |         p_Val2_13_0_2_fu_1084         |    0    |    0    |    6    |
|          |         p_Val2_13_1_1_fu_1096         |    0    |    0    |    11   |
|          |              tmp4_fu_1105             |    0    |    0    |    10   |
|          |              tmp3_fu_1114             |    0    |    0    |    11   |
|          |              tmp2_fu_1119             |    0    |    0    |    6    |
|          |            p_Val2_4_fu_1126           |    0    |    0    |    6    |
|----------|---------------------------------------|---------|---------|---------|
|          |           p_p2_i423_i_fu_441          |    0    |    0    |    12   |
|          |             tmp_134_fu_533            |    0    |    0    |    2    |
|          |             tmp_137_fu_551            |    0    |    0    |    2    |
|          |             tmp_131_fu_579            |    0    |    0    |    2    |
|          |             tmp_106_fu_586            |    0    |    0    |    2    |
|          |             tmp_107_fu_593            |    0    |    0    |    2    |
|          |             tmp_108_fu_598            |    0    |    0    |    2    |
|          |            p_p2_i_i_fu_698            |    0    |    0    |    12   |
|  select  |             sel_tmp_fu_748            |    0    |    0    |    12   |
|          |                x_fu_779               |    0    |    0    |    13   |
|          |        col_buf_0_val_0_0_fu_835       |    0    |    0    |    8    |
|          |        col_buf_0_val_1_0_fu_854       |    0    |    0    |    8    |
|          |        col_buf_0_val_2_0_fu_873       |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_0_0_fu_924    |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_1_0_fu_938    |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_2_0_fu_952    |    0    |    0    |    8    |
|          |         p_mux_i_i_cast_fu_1170        |    0    |    0    |    1    |
|          |            p_Val2_7_fu_1181           |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_61_fu_823             |    0    |    0    |    8    |
|          |             tmp_62_fu_842             |    0    |    0    |    8    |
|    mux   |             tmp_63_fu_861             |    0    |    0    |    8    |
|          |             tmp_65_fu_916             |    0    |    0    |    8    |
|          |             tmp_67_fu_930             |    0    |    0    |    8    |
|          |             tmp_69_fu_944             |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |           p_assign_7_fu_431           |    0    |    0    |    11   |
|          |             tmp_133_fu_527            |    0    |    0    |    2    |
|    sub   |             tmp_130_fu_574            |    0    |    0    |    2    |
|          |           p_assign_1_fu_688           |    0    |    0    |    11   |
|          |           p_assign_2_fu_739           |    0    |    0    |    12   |
|          |            p_Val2_s_fu_1055           |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |            exitcond1_fu_331           |    0    |    0    |    4    |
|          |              icmp_fu_369              |    0    |    0    |    4    |
|          |             tmp_43_fu_375             |    0    |    0    |    4    |
|          |            tmp_208_1_fu_381           |    0    |    0    |    4    |
|          |             tmp_44_fu_387             |    0    |    0    |    4    |
|   icmp   |              icmp4_fu_417             |    0    |    0    |    1    |
|          |              icmp5_fu_569             |    0    |    0    |    1    |
|          |            exitcond_fu_622            |    0    |    0    |    4    |
|          |              icmp6_fu_644             |    0    |    0    |    4    |
|          |              icmp7_fu_674             |    0    |    0    |    1    |
|          |              icmp8_fu_734             |    0    |    0    |    1    |
|          |           not_i_i_i_fu_1159           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_38_fu_303             |    0    |    0    |    1    |
|          |             tmp_136_fu_545            |    0    |    0    |    2    |
|          |               rev_fu_559              |    0    |    0    |    1    |
|          |          row_assign_s_fu_603          |    0    |    0    |    2    |
|    xor   |        row_assign_10_1_t_fu_608       |    0    |    0    |    2    |
|          |        row_assign_10_2_t_fu_613       |    0    |    0    |    2    |
|          |              rev7_fu_724              |    0    |    0    |    1    |
|          |           icmp54_not_fu_756           |    0    |    0    |    1    |
|          |         col_assign_3_t_fu_818         |    0    |    0    |    2    |
|          |            tmp_i_i_fu_1154            |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_965              |    1    |    0    |    0    |
|          |               grp_fu_973              |    1    |    0    |    0    |
|    mul   |              grp_fu_1001              |    1    |    0    |    0    |
|          |              grp_fu_1010              |    1    |    0    |    0    |
|          |              grp_fu_1019              |    1    |    0    |    0    |
|          |              grp_fu_1064              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         or_cond_i422_i_fu_564         |    0    |    0    |    1    |
|          |            or_cond_i_fu_716           |    0    |    0    |    1    |
|    and   |           or_cond_i_i_fu_729          |    0    |    0    |    1    |
|          |            sel_tmp8_fu_766            |    0    |    0    |    1    |
|          |            overflow_fu_1164           |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sel_tmp7_fu_761            |    0    |    0    |    1    |
|    or    |             brmerge_fu_772            |    0    |    0    |    1    |
|          |           tmp_i_i_78_fu_1177          |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_read_1_read_fu_178 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_read_1_read_fu_184 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_read_1_read_fu_190 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_read_1_read_fu_196 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_read_1_read_fu_202 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_read_1_read_fu_208 |    0    |    0    |    0    |
|          |            grp_read_fu_214            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |          stg_271_write_fu_220         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         OP2_V_0_1_cast_fu_309         |    0    |    0    |    0    |
|          |         OP2_V_0_2_cast_fu_312         |    0    |    0    |    0    |
|          |          OP2_V_1_cast_fu_315          |    0    |    0    |    0    |
|          |          OP2_V_2_cast_fu_321          |    0    |    0    |    0    |
|          |         p_assign_7_cast_fu_437        |    0    |    0    |    0    |
|          |         p_assign_1_cast_fu_694        |    0    |    0    |    0    |
|          |         ImagLoc_x_cast_fu_721         |    0    |    0    |    0    |
|   sext   |       p_p2_i_i_cast_cast8_fu_776      |    0    |    0    |    0    |
|          |         col_assign_cast_fu_785        |    0    |    0    |    0    |
|          |         tmp_252_0_cast_fu_1069        |    0    |    0    |    0    |
|          |        tmp_252_0_1_cast_fu_1072       |    0    |    0    |    0    |
|          |     tmp_252_0_2_cast_cast_fu_1081     |    0    |    0    |    0    |
|          |      p_Val2_13_0_2_cast6_fu_1090      |    0    |    0    |    0    |
|          |      tmp_252_1_cast_cast_fu_1093      |    0    |    0    |    0    |
|          |           tmp4_cast_fu_1110           |    0    |    0    |    0    |
|          |           tmp3_cast_fu_1123           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         OP2_V_1_2_cast_fu_318         |    0    |    0    |    0    |
|          |         OP2_V_2_1_cast_fu_324         |    0    |    0    |    0    |
|          |        tmp_50_cast_cast_fu_327        |    0    |    0    |    0    |
|          |        tmp_53_cast_cast_fu_618        |    0    |    0    |    0    |
|          |         p_assign_2_cast_fu_744        |    0    |    0    |    0    |
|          |             tmp_60_fu_793             |    0    |    0    |    0    |
|   zext   |         OP1_V_0_1_cast_fu_961         |    0    |    0    |    0    |
|          |         OP1_V_0_2_cast_fu_970         |    0    |    0    |    0    |
|          |          OP1_V_1_cast_fu_997          |    0    |    0    |    0    |
|          |          OP1_V_2_cast_fu_1006         |    0    |    0    |    0    |
|          |         OP1_V_2_1_cast_fu_1015        |    0    |    0    |    0    |
|          |          OP1_V_0_cast_fu_1052         |    0    |    0    |    0    |
|          |         OP1_V_1_2_cast_fu_1061        |    0    |    0    |    0    |
|          |   tmp_252_2_2_cast_cast_cast_fu_1102  |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_343              |    0    |    0    |    0    |
|          |             tmp_114_fu_351            |    0    |    0    |    0    |
|          |             tmp_117_fu_399            |    0    |    0    |    0    |
|          |             tmp_119_fu_423            |    0    |    0    |    0    |
|          |             tmp_122_fu_469            |    0    |    0    |    0    |
| bitselect|             tmp_123_fu_477            |    0    |    0    |    0    |
|          |             tmp_125_fu_495            |    0    |    0    |    0    |
|          |             tmp_126_fu_503            |    0    |    0    |    0    |
|          |             tmp_139_fu_656            |    0    |    0    |    0    |
|          |             tmp_141_fu_680            |    0    |    0    |    0    |
|          |             isneg_fu_1132             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_115_fu_359            |    0    |    0    |    0    |
|          |             tmp_118_fu_407            |    0    |    0    |    0    |
|          |             tmp_120_fu_449            |    0    |    0    |    0    |
|partselect|             tmp_138_fu_634            |    0    |    0    |    0    |
|          |             tmp_140_fu_664            |    0    |    0    |    0    |
|          |             tmp_142_fu_706            |    0    |    0    |    0    |
|          |             tmp_70_fu_1144            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_121_fu_459            |    0    |    0    |    0    |
|          |             tmp_124_fu_485            |    0    |    0    |    0    |
|          |             tmp_127_fu_511            |    0    |    0    |    0    |
|          |             tmp_128_fu_515            |    0    |    0    |    0    |
|   trunc  |             tmp_129_fu_519            |    0    |    0    |    0    |
|          |             tmp_132_fu_523            |    0    |    0    |    0    |
|          |             tmp_135_fu_541            |    0    |    0    |    0    |
|          |             tmp_143_fu_789            |    0    |    0    |    0    |
|          |            p_Val2_5_fu_1140           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    6    |    0    |   391   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|          ImagLoc_x_reg_1466          |   12   |
|        OP1_V_0_1_cast_reg_1601       |   10   |
|        OP1_V_0_2_cast_reg_1606       |   10   |
|        OP1_V_1_2_cast_reg_1651       |   12   |
|         OP1_V_1_cast_reg_1621        |   11   |
|        OP1_V_2_1_cast_reg_1631       |   11   |
|         OP1_V_2_cast_reg_1626        |   10   |
|        OP2_V_0_1_cast_reg_1300       |   10   |
|        OP2_V_0_2_cast_reg_1305       |   10   |
|        OP2_V_1_2_cast_reg_1315       |   12   |
|         OP2_V_1_cast_reg_1310        |   11   |
|        OP2_V_2_1_cast_reg_1325       |   11   |
|         OP2_V_2_cast_reg_1320        |   10   |
|           brmerge_reg_1513           |    1   |
|      col_buf_0_val_0_0_reg_1548      |    8   |
|      col_buf_0_val_1_0_reg_1561      |    8   |
|      col_buf_0_val_2_0_reg_1569      |    8   |
|           exitcond_reg_1457          |    1   |
|             i_V_reg_1333             |   11   |
|            icmp4_reg_1372            |    1   |
|            icmp7_reg_1477            |    1   |
|             icmp_reg_1347            |    1   |
|            isneg_reg_1691            |    1   |
|             j_V_reg_1461             |   11   |
|      k_buf_0_val_3_addr_reg_1525     |   10   |
|      k_buf_0_val_3_load_reg_1543     |    8   |
|      k_buf_0_val_4_addr_reg_1531     |   10   |
|      k_buf_0_val_4_load_reg_1556     |    8   |
|      k_buf_0_val_5_addr_reg_1537     |   10   |
|         or_cond_i_i_reg_1499         |    1   |
|          or_cond_i_reg_1495          |    1   |
|           overflow_reg_1712          |    1   |
|           p_014_0_i_reg_281          |   11   |
|           p_027_0_i_reg_292          |   11   |
|          p_Val2_0_1_reg_1641         |   10   |
|          p_Val2_0_2_reg_1646         |   10   |
|        p_Val2_13_0_2_reg_1656        |   11   |
|        p_Val2_13_1_1_reg_1676        |   12   |
|          p_Val2_1_2_reg_1681         |   12   |
|           p_Val2_1_reg_1661          |   11   |
|          p_Val2_2_1_reg_1671         |   11   |
|           p_Val2_2_reg_1666          |   10   |
|           p_Val2_5_reg_1697          |    8   |
|           p_Val2_s_reg_1636          |    9   |
|  p_kernel_val_0_V_1_read_1_reg_1214  |    2   |
|  p_kernel_val_0_V_2_read_1_reg_1209  |    2   |
|  p_kernel_val_1_V_0_read_1_reg_1204  |    3   |
|  p_kernel_val_1_V_2_read_1_reg_1199  |    4   |
|  p_kernel_val_2_V_0_read_1_reg_1194  |    2   |
|  p_kernel_val_2_V_1_read_1_reg_1189  |    3   |
|           p_p2_i_i_reg_1484          |   12   |
| right_border_buf_0_val_0_1_2_reg_1269|    8   |
|  right_border_buf_0_val_0_1_reg_1262 |    8   |
| right_border_buf_0_val_1_1_2_reg_1288|    8   |
|  right_border_buf_0_val_1_1_reg_1281 |    8   |
| right_border_buf_0_val_2_1_3_reg_1294|    8   |
|  right_border_buf_0_val_2_1_reg_1275 |    8   |
|      row_assign_10_1_t_reg_1447      |    2   |
|      row_assign_10_2_t_reg_1452      |    2   |
|         row_assign_s_reg_1442        |    2   |
|           sel_tmp8_reg_1508          |    1   |
|           sel_tmp_reg_1503           |   13   |
|   src_kernel_win_0_val_0_0_reg_1583  |    8   |
|  src_kernel_win_0_val_0_1_2_reg_1231 |    8   |
|   src_kernel_win_0_val_0_1_reg_1224  |    8   |
|   src_kernel_win_0_val_1_0_reg_1589  |    8   |
|  src_kernel_win_0_val_1_1_2_reg_1243 |    8   |
|   src_kernel_win_0_val_1_1_reg_1237  |    8   |
|   src_kernel_win_0_val_2_0_reg_1595  |    8   |
|  src_kernel_win_0_val_2_1_2_reg_1256 |    8   |
| src_kernel_win_0_val_2_1_2_s_reg_1616|    8   |
|src_kernel_win_0_val_2_1_lo_2_reg_1611|    8   |
|   src_kernel_win_0_val_2_1_reg_1249  |    8   |
|             tmp3_reg_1686            |   11   |
|           tmp_106_reg_1427           |    2   |
|           tmp_107_reg_1432           |    2   |
|           tmp_108_reg_1437           |    2   |
|           tmp_114_reg_1342           |    1   |
|           tmp_117_reg_1367           |    1   |
|           tmp_120_reg_1377           |    2   |
|           tmp_121_reg_1382           |    2   |
|           tmp_122_reg_1387           |    1   |
|           tmp_125_reg_1392           |    1   |
|           tmp_128_reg_1397           |    2   |
|           tmp_129_reg_1402           |    2   |
|           tmp_132_reg_1407           |    2   |
|           tmp_134_reg_1412           |    2   |
|           tmp_135_reg_1417           |    2   |
|           tmp_137_reg_1422           |    2   |
|           tmp_139_reg_1471           |    1   |
|           tmp_142_reg_1490           |    2   |
|           tmp_143_reg_1520           |    2   |
|           tmp_149_reg_1577           |    8   |
|          tmp_208_1_reg_1356          |    1   |
|            tmp_38_reg_1219           |    1   |
|            tmp_43_reg_1352           |    1   |
|            tmp_44_reg_1360           |    1   |
|            tmp_70_reg_1702           |    4   |
|           tmp_i_i_reg_1707           |    1   |
|             tmp_reg_1338             |    1   |
|             tmp_s_reg_270            |    1   |
+--------------------------------------+--------+
|                 Total                |   612  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_244 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_244 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_255 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_255 |  p4  |   2  |   8  |   16   ||    8    |
|     grp_fu_965    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_973    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1001    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1010    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1019    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1064    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  17.281 ||    94   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   391  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   94   |
|  Register |    -   |    -   |    -   |   612  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   17   |   612  |   485  |
+-----------+--------+--------+--------+--------+--------+
