<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Sawyer Brundage | Engineering Portfolio</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      line-height: 1.6;
      background: #fdfdfd;
      color: #333;
    }
    header {
      background: #006602;
      color: #fff;
      padding: 2rem 1rem;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2.5rem;
    }
    header p {
      margin: 0.5rem 0 0;
      font-size: 1.2rem;
    }
    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 0 1rem;
    }
    section {
      margin-bottom: 3rem;
    }
    h2 {
      border-bottom: 2px solid #003366;
      padding-bottom: 0.3rem;
      color: #003366;
    }
    .project {
      background: #f4f4f4;
      padding: 1rem;
      border-radius: 8px;
      margin-bottom: 1rem;
    }
    footer {
      background: #003366;
      color: #fff;
      text-align: center;
      padding: 1rem;
    }
    a {
      color: #003366;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    .contact-links a {
      margin: 0 10px;
    }
  </style>
</head>
<body>
  <header>
    <h1>Sawyer Brundage</h1>
    <p>Electrical Engineer</p>
  </header>

  <main>
    <section id="about">
      <h2>About Me</h2>
      <p>
        I am an electrical engineer with specialization in embedded systems and digital circuit design. 
        As a result, I am proficient with C/C++ and Python Programming, Verilog/SystemVerilog, along with circuit design tools such as Spice and KiCad. 
        However, I do not let my specialization define me; I am always eager to learn new skills and strive to understand unfamiliar concepts and perspectives.

        <p><strong>Email:</strong> sawyer.brundage@gmail.com</p>
        <p><strong>Phone:</strong> +1 (503) 333-9942</p>
      </p>
    </section>

    <section id="resume">
      <h2>Resume</h2>
      <p>You can <a href="resume.pdf" target="_blank">download my resume here</a>.</p>
      <ul>
        <li><strong>Education:</strong> M.S. in Electrical Engineering, Stanford University; B.S. in Electrical and Computer Engineering, Oregon State University</li>
        <li><strong>Skills:</strong> Embedded Systems, FPGA/IC Development, PCB Design</li>
      </ul>
    </section>

    <section id="projects">
      <h2>Projects</h2>
      <div class="project">
        <h3>3D Nanosheet Performance Analysis: Feb 2025 - Mar 2025</h3>
        <p>I designed and simulated NMOS and PMOS nanosheet field-effect transistors (NSFETs) using Sentaurus TCAD. 
          In this paper, I explain the trade-offs in performance and energy consumption associated with increasing the number of nanosheets in one of these devices.</p>
        <a href="nanosheet.pdf" target="_blank">Read Paper (PDF)</a>
      </div>

      <div class="project">
        <h3>Convolutional Neural Network Accelerator: Jan 2024 - Mar 2024</h3>
        <p>A fellow student and I implemented a ResNet-18 model CNN accelerator using Verilog and various EDA tools for one of our courses. 
          These tools include mflowgen, Catapult HLS (which was compared with our Verilog implementation), and a design space exploration tool called Interstellar. 
          This was all done using the open source SkyWater 130 nm technology.</p>

            <figure>
              <img src="runes.png" alt="Chip Layout of CNN Accelerator" style="max-width:100%; border-radius:8px; margin-bottom:1rem;">
              <figcaption>Layout view of the CNN accelerator synthesized with SkyWater 130nm technology.</figcaption>
            </figure>

            <figure>
              <img src="systolic.png" alt="Systolic Array Diagram" style="max-width:100%; border-radius:8px;">
              <figcaption>Systolic array architecture used for accelerating convolution operations.</figcaption>
            </figure>

            <figure>
              <img src="compare.png" alt="HLS vs Verilog Implementation" style="max-width:100%; border-radius:8px;">
              <figcaption>Performance and Energy Comparison between Verilog and Catapult HLS Implementations.</figcaption>
            </figure>
      </div>

      <div class="project">
        <h3>Dental Abnormailty Classifier: Jan 2025 - Mar 2025</h3>
        <p>Working in a 3-person team, we implemented a 3-stage ML architecture that would read a panoramic dental x-ray as an input and highlight/label each tooth depending on whether it is healthy, has a cavity, etc. 
          The three stages are (in order): tooth detection using a region-based CNN (RCNN), tooth enumeration using a multi-layer perceptron, and disease classification using ResNet-18.
          I was largely responsible for the final stage of the model: disease classification.</p>
        <a href="classifier.pdf" target="_blank">Read Paper (PDF)</a>
      </div>
    </section>
    </section>
  </main>
</body>
</html>
