<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="registroDesplaza.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RegDespL_R.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="RegDespL_R.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RegDespL_R.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegDespL_R.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="RegDespL_R.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegDespL_R.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RegDespL_R.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegDespL_R.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RegDespL_R.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegDespL_R.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RegDespL_R.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RegDespL_R.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RegDespL_R.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegDespL_R.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RegDespL_R.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegDespL_R.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegDespL_R.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RegDespL_R.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RegDespL_R.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RegDespL_R.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RegDespL_R.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RegDespL_R.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegDespL_R.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RegDespL_R_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegDespL_R_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegDespL_R_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RegDespL_R_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RegDespL_R_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegDespL_R_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegDespL_R_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RegDespL_R_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RegDespL_R_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegDespL_R_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegDespL_R_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RegDespL_R_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RegDespL_R_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegDespL_R_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SuperiorRegDespla_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tes0_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tes0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tes0_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587411178" xil_pn:in_ck="-4033808699596802846" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDesp.vhd"/>
      <outfile xil_pn:name="RegDespL_R.vhd"/>
      <outfile xil_pn:name="Tes0.vhd"/>
      <outfile xil_pn:name="divide.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587411178" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5347606036892421394" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411178" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3383308755478136208" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4742025070390276457" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411178" xil_pn:in_ck="-4033808699596802846" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDesp.vhd"/>
      <outfile xil_pn:name="RegDespL_R.vhd"/>
      <outfile xil_pn:name="Tes0.vhd"/>
      <outfile xil_pn:name="divide.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587411181" xil_pn:in_ck="-4033808699596802846" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="941786409651871620" xil_pn:start_ts="1587411178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tes0_beh.prj"/>
      <outfile xil_pn:name="Tes0_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1587411182" xil_pn:in_ck="-631236887240290805" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5938640798392298479" xil_pn:start_ts="1587411181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tes0_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6704972088167204360" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4742025070390276457" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-517692005539763190" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411065" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6272841928774188961" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411080" xil_pn:in_ck="-4502995511340497610" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7655452014226705520" xil_pn:start_ts="1587411065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegDespL_R.lso"/>
      <outfile xil_pn:name="RegDespL_R.ngc"/>
      <outfile xil_pn:name="RegDespL_R.ngr"/>
      <outfile xil_pn:name="RegDespL_R.prj"/>
      <outfile xil_pn:name="RegDespL_R.stx"/>
      <outfile xil_pn:name="RegDespL_R.syr"/>
      <outfile xil_pn:name="RegDespL_R.xst"/>
      <outfile xil_pn:name="RegDespL_R_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1587411086" xil_pn:in_ck="5350582184204667" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="753105401703793919" xil_pn:start_ts="1587411086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587411097" xil_pn:in_ck="4146032205544633288" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1689505044235985918" xil_pn:start_ts="1587411086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDespL_R.bld"/>
      <outfile xil_pn:name="RegDespL_R.ngd"/>
      <outfile xil_pn:name="RegDespL_R_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587411114" xil_pn:in_ck="4147563784529897737" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1587411097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegDespL_R.pcf"/>
      <outfile xil_pn:name="RegDespL_R_map.map"/>
      <outfile xil_pn:name="RegDespL_R_map.mrp"/>
      <outfile xil_pn:name="RegDespL_R_map.ncd"/>
      <outfile xil_pn:name="RegDespL_R_map.ngm"/>
      <outfile xil_pn:name="RegDespL_R_map.xrpt"/>
      <outfile xil_pn:name="RegDespL_R_summary.xml"/>
      <outfile xil_pn:name="RegDespL_R_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587411139" xil_pn:in_ck="-9156416281499909534" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1587411114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDespL_R.ncd"/>
      <outfile xil_pn:name="RegDespL_R.pad"/>
      <outfile xil_pn:name="RegDespL_R.par"/>
      <outfile xil_pn:name="RegDespL_R.ptwx"/>
      <outfile xil_pn:name="RegDespL_R.unroutes"/>
      <outfile xil_pn:name="RegDespL_R.xpi"/>
      <outfile xil_pn:name="RegDespL_R_pad.csv"/>
      <outfile xil_pn:name="RegDespL_R_pad.txt"/>
      <outfile xil_pn:name="RegDespL_R_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587411164" xil_pn:in_ck="1607712264864277898" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1587411149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDespL_R.bgn"/>
      <outfile xil_pn:name="RegDespL_R.bit"/>
      <outfile xil_pn:name="RegDespL_R.drc"/>
      <outfile xil_pn:name="RegDespL_R.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1587411139" xil_pn:in_ck="3945395358474990469" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1587411129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegDespL_R.twr"/>
      <outfile xil_pn:name="RegDespL_R.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
