verilog work "../TopLevel_tb.v"
verilog work "/proj/cad/xilinx_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v"
