{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 16:05:28 2020 " "Info: Processing started: Thu Oct 01 16:05:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clockmyself -c clockmyself --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clockmyself -c clockmyself --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "minH\[1\] " "Warning: Node \"minH\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minL\[0\] " "Warning: Node \"minL\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourL\[0\] " "Warning: Node \"hourL\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourL\[1\] " "Warning: Node \"hourL\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minH\[2\] " "Warning: Node \"minH\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minH\[0\] " "Warning: Node \"minH\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourL\[3\] " "Warning: Node \"hourL\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourL\[2\] " "Warning: Node \"hourL\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minH\[3\] " "Warning: Node \"minH\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourH\[3\] " "Warning: Node \"hourH\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourH\[0\] " "Warning: Node \"hourH\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minL\[1\] " "Warning: Node \"minL\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourH\[1\] " "Warning: Node \"hourH\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minL\[3\] " "Warning: Node \"minL\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "minL\[2\] " "Warning: Node \"minL\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hourH\[2\] " "Warning: Node \"hourH\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secL\[3\] " "Warning: Node \"secL\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secL\[2\] " "Warning: Node \"secL\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secL\[1\] " "Warning: Node \"secL\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secL\[0\] " "Warning: Node \"secL\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secH\[0\] " "Warning: Node \"secH\[0\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secH\[3\] " "Warning: Node \"secH\[3\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secH\[1\] " "Warning: Node \"secH\[1\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "secH\[2\] " "Warning: Node \"secH\[2\]\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "blink\$latch " "Warning: Node \"blink\$latch\" is a latch" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "up_switch " "Info: Assuming node \"up_switch\" is an undefined clock" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "up_switch" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "option_pattern " "Info: Assuming node \"option_pattern\" is an undefined clock" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "option_pattern" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "set_alarm " "Info: Assuming node \"set_alarm\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "set_mod " "Info: Assuming node \"set_mod\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "secH\[2\] " "Info: Detected ripple clock \"secH\[2\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secH\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "secH\[1\] " "Info: Detected ripple clock \"secH\[1\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secH\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "secH\[3\] " "Info: Detected ripple clock \"secH\[3\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secH\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "secH\[0\] " "Info: Detected ripple clock \"secH\[0\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secH\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minL\[2\] " "Info: Detected ripple clock \"minL\[2\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minL\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minL\[3\] " "Info: Detected ripple clock \"minL\[3\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minL\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minL\[1\] " "Info: Detected ripple clock \"minL\[1\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minL\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minH\[3\] " "Info: Detected ripple clock \"minH\[3\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minH\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minH\[0\] " "Info: Detected ripple clock \"minH\[0\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minH\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minH\[2\] " "Info: Detected ripple clock \"minH\[2\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minH\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minL\[0\] " "Info: Detected ripple clock \"minL\[0\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minL\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "minH\[1\] " "Info: Detected ripple clock \"minH\[1\]\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "minH\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "always5~66 " "Info: Detected gated clock \"always5~66\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always5~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "always5~65 " "Info: Detected gated clock \"always5~65\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always5~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "always5~63 " "Info: Detected gated clock \"always5~63\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always5~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "always5~64 " "Info: Detected gated clock \"always5~64\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always5~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_2ms " "Info: Detected ripple clock \"clk_2ms\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 828 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div~reg0 " "Info: Detected ripple clock \"clk_div~reg0\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_div~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "always4~0 " "Info: Detected gated clock \"always4~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_22 " "Info: Detected ripple clock \"clk_22\" as buffer" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 370 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register div_cnt\[0\] register q\[50\] 177.02 MHz 5.649 ns Internal " "Info: Clock \"clk\" has Internal fmax of 177.02 MHz between source register \"div_cnt\[0\]\" and destination register \"q\[50\]\" (period= 5.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.427 ns + Longest register register " "Info: + Longest register to register delay is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_cnt\[0\] 1 REG LCFF_X35_Y17_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 4; REG Node = 'div_cnt\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { div_cnt[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.504 ns) 1.036 ns Add20~661 2 COMB LCCOMB_X36_Y17_N14 1 " "Info: 2: + IC(0.532 ns) + CELL(0.504 ns) = 1.036 ns; Loc. = LCCOMB_X36_Y17_N14; Fanout = 1; COMB Node = 'Add20~661'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.036 ns" { div_cnt[0] Add20~661 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.107 ns Add20~663 3 COMB LCCOMB_X36_Y17_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.107 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 1; COMB Node = 'Add20~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~661 Add20~663 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.178 ns Add20~665 4 COMB LCCOMB_X36_Y17_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.178 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 1; COMB Node = 'Add20~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~663 Add20~665 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.249 ns Add20~667 5 COMB LCCOMB_X36_Y17_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.249 ns; Loc. = LCCOMB_X36_Y17_N20; Fanout = 1; COMB Node = 'Add20~667'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~665 Add20~667 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.320 ns Add20~669 6 COMB LCCOMB_X36_Y17_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.320 ns; Loc. = LCCOMB_X36_Y17_N22; Fanout = 2; COMB Node = 'Add20~669'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~667 Add20~669 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.391 ns Add20~671 7 COMB LCCOMB_X36_Y17_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.391 ns; Loc. = LCCOMB_X36_Y17_N24; Fanout = 2; COMB Node = 'Add20~671'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~669 Add20~671 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.462 ns Add20~673 8 COMB LCCOMB_X36_Y17_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.462 ns; Loc. = LCCOMB_X36_Y17_N26; Fanout = 2; COMB Node = 'Add20~673'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~671 Add20~673 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.533 ns Add20~675 9 COMB LCCOMB_X36_Y17_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.533 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 2; COMB Node = 'Add20~675'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~673 Add20~675 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.679 ns Add20~677 10 COMB LCCOMB_X36_Y17_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.679 ns; Loc. = LCCOMB_X36_Y17_N30; Fanout = 2; COMB Node = 'Add20~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.146 ns" { Add20~675 Add20~677 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.750 ns Add20~679 11 COMB LCCOMB_X36_Y16_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X36_Y16_N0; Fanout = 2; COMB Node = 'Add20~679'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~677 Add20~679 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.821 ns Add20~681 12 COMB LCCOMB_X36_Y16_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 2; COMB Node = 'Add20~681'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~679 Add20~681 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.892 ns Add20~683 13 COMB LCCOMB_X36_Y16_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 2; COMB Node = 'Add20~683'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~681 Add20~683 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.963 ns Add20~685 14 COMB LCCOMB_X36_Y16_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.963 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 2; COMB Node = 'Add20~685'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~683 Add20~685 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.034 ns Add20~687 15 COMB LCCOMB_X36_Y16_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.034 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 2; COMB Node = 'Add20~687'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~685 Add20~687 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.105 ns Add20~689 16 COMB LCCOMB_X36_Y16_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.105 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 2; COMB Node = 'Add20~689'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~687 Add20~689 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.176 ns Add20~691 17 COMB LCCOMB_X36_Y16_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.176 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 2; COMB Node = 'Add20~691'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~689 Add20~691 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.335 ns Add20~693 18 COMB LCCOMB_X36_Y16_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 2.335 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'Add20~693'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.159 ns" { Add20~691 Add20~693 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.406 ns Add20~695 19 COMB LCCOMB_X36_Y16_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.406 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'Add20~695'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~693 Add20~695 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.477 ns Add20~697 20 COMB LCCOMB_X36_Y16_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.477 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 2; COMB Node = 'Add20~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~695 Add20~697 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.548 ns Add20~699 21 COMB LCCOMB_X36_Y16_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.548 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 2; COMB Node = 'Add20~699'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~697 Add20~699 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.619 ns Add20~701 22 COMB LCCOMB_X36_Y16_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.619 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 2; COMB Node = 'Add20~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~699 Add20~701 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.690 ns Add20~703 23 COMB LCCOMB_X36_Y16_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.690 ns; Loc. = LCCOMB_X36_Y16_N24; Fanout = 2; COMB Node = 'Add20~703'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~701 Add20~703 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.761 ns Add20~705 24 COMB LCCOMB_X36_Y16_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.761 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 2; COMB Node = 'Add20~705'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~703 Add20~705 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.832 ns Add20~707 25 COMB LCCOMB_X36_Y16_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.832 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 2; COMB Node = 'Add20~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~705 Add20~707 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.978 ns Add20~709 26 COMB LCCOMB_X36_Y16_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 2.978 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 2; COMB Node = 'Add20~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.146 ns" { Add20~707 Add20~709 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns Add20~711 27 COMB LCCOMB_X36_Y15_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LCCOMB_X36_Y15_N0; Fanout = 2; COMB Node = 'Add20~711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~709 Add20~711 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns Add20~713 28 COMB LCCOMB_X36_Y15_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LCCOMB_X36_Y15_N2; Fanout = 2; COMB Node = 'Add20~713'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~711 Add20~713 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.191 ns Add20~715 29 COMB LCCOMB_X36_Y15_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.191 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 2; COMB Node = 'Add20~715'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~713 Add20~715 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.262 ns Add20~717 30 COMB LCCOMB_X36_Y15_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.262 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'Add20~717'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~715 Add20~717 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.333 ns Add20~719 31 COMB LCCOMB_X36_Y15_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.333 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'Add20~719'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~717 Add20~719 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.404 ns Add20~721 32 COMB LCCOMB_X36_Y15_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.404 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'Add20~721'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~719 Add20~721 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.475 ns Add20~723 33 COMB LCCOMB_X36_Y15_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 3.475 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'Add20~723'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~721 Add20~723 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.634 ns Add20~725 34 COMB LCCOMB_X36_Y15_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 3.634 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'Add20~725'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.159 ns" { Add20~723 Add20~725 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.705 ns Add20~727 35 COMB LCCOMB_X36_Y15_N16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 3.705 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'Add20~727'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~725 Add20~727 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.776 ns Add20~729 36 COMB LCCOMB_X36_Y15_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 3.776 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'Add20~729'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~727 Add20~729 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.847 ns Add20~731 37 COMB LCCOMB_X36_Y15_N20 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 3.847 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'Add20~731'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~729 Add20~731 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.918 ns Add20~733 38 COMB LCCOMB_X36_Y15_N22 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 3.918 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'Add20~733'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~731 Add20~733 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.989 ns Add20~735 39 COMB LCCOMB_X36_Y15_N24 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 3.989 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 2; COMB Node = 'Add20~735'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~733 Add20~735 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.060 ns Add20~737 40 COMB LCCOMB_X36_Y15_N26 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 4.060 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 2; COMB Node = 'Add20~737'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~735 Add20~737 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.131 ns Add20~739 41 COMB LCCOMB_X36_Y15_N28 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 4.131 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 2; COMB Node = 'Add20~739'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~737 Add20~739 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.277 ns Add20~741 42 COMB LCCOMB_X36_Y15_N30 2 " "Info: 42: + IC(0.000 ns) + CELL(0.146 ns) = 4.277 ns; Loc. = LCCOMB_X36_Y15_N30; Fanout = 2; COMB Node = 'Add20~741'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.146 ns" { Add20~739 Add20~741 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.348 ns Add20~743 43 COMB LCCOMB_X36_Y14_N0 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 4.348 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'Add20~743'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~741 Add20~743 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.419 ns Add20~745 44 COMB LCCOMB_X36_Y14_N2 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 4.419 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'Add20~745'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~743 Add20~745 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.490 ns Add20~747 45 COMB LCCOMB_X36_Y14_N4 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 4.490 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'Add20~747'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~745 Add20~747 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.561 ns Add20~749 46 COMB LCCOMB_X36_Y14_N6 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 4.561 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'Add20~749'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~747 Add20~749 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.632 ns Add20~751 47 COMB LCCOMB_X36_Y14_N8 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 4.632 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'Add20~751'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~749 Add20~751 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.703 ns Add20~753 48 COMB LCCOMB_X36_Y14_N10 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 4.703 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'Add20~753'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~751 Add20~753 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.774 ns Add20~755 49 COMB LCCOMB_X36_Y14_N12 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 4.774 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'Add20~755'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~753 Add20~755 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.933 ns Add20~757 50 COMB LCCOMB_X36_Y14_N14 1 " "Info: 50: + IC(0.000 ns) + CELL(0.159 ns) = 4.933 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 1; COMB Node = 'Add20~757'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.159 ns" { Add20~755 Add20~757 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.343 ns Add20~758 51 COMB LCCOMB_X36_Y14_N16 1 " "Info: 51: + IC(0.000 ns) + CELL(0.410 ns) = 5.343 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 1; COMB Node = 'Add20~758'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { Add20~757 Add20~758 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.427 ns q\[50\] 52 REG LCFF_X36_Y14_N17 2 " "Info: 52: + IC(0.000 ns) + CELL(0.084 ns) = 5.427 ns; Loc. = LCFF_X36_Y14_N17; Fanout = 2; REG Node = 'q\[50\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { Add20~758 q[50] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.895 ns ( 90.20 % ) " "Info: Total cell delay = 4.895 ns ( 90.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 9.80 % ) " "Info: Total interconnect delay = 0.532 ns ( 9.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.427 ns" { div_cnt[0] Add20~661 Add20~663 Add20~665 Add20~667 Add20~669 Add20~671 Add20~673 Add20~675 Add20~677 Add20~679 Add20~681 Add20~683 Add20~685 Add20~687 Add20~689 Add20~691 Add20~693 Add20~695 Add20~697 Add20~699 Add20~701 Add20~703 Add20~705 Add20~707 Add20~709 Add20~711 Add20~713 Add20~715 Add20~717 Add20~719 Add20~721 Add20~723 Add20~725 Add20~727 Add20~729 Add20~731 Add20~733 Add20~735 Add20~737 Add20~739 Add20~741 Add20~743 Add20~745 Add20~747 Add20~749 Add20~751 Add20~753 Add20~755 Add20~757 Add20~758 q[50] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.427 ns" { div_cnt[0] Add20~661 Add20~663 Add20~665 Add20~667 Add20~669 Add20~671 Add20~673 Add20~675 Add20~677 Add20~679 Add20~681 Add20~683 Add20~685 Add20~687 Add20~689 Add20~691 Add20~693 Add20~695 Add20~697 Add20~699 Add20~701 Add20~703 Add20~705 Add20~707 Add20~709 Add20~711 Add20~713 Add20~715 Add20~717 Add20~719 Add20~721 Add20~723 Add20~725 Add20~727 Add20~729 Add20~731 Add20~733 Add20~735 Add20~737 Add20~739 Add20~741 Add20~743 Add20~745 Add20~747 Add20~749 Add20~751 Add20~753 Add20~755 Add20~757 Add20~758 q[50] } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns q\[50\] 3 REG LCFF_X36_Y14_N17 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X36_Y14_N17; Fanout = 2; REG Node = 'q\[50\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { clk~clkctrl q[50] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl q[50] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { clk clk~combout clk~clkctrl q[50] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns div_cnt\[0\] 3 REG LCFF_X35_Y17_N3 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 4; REG Node = 'div_cnt\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.552 ns" { clk~clkctrl div_cnt[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl div_cnt[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.669 ns" { clk clk~combout clk~clkctrl div_cnt[0] } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl q[50] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { clk clk~combout clk~clkctrl q[50] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl div_cnt[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.669 ns" { clk clk~combout clk~clkctrl div_cnt[0] } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.427 ns" { div_cnt[0] Add20~661 Add20~663 Add20~665 Add20~667 Add20~669 Add20~671 Add20~673 Add20~675 Add20~677 Add20~679 Add20~681 Add20~683 Add20~685 Add20~687 Add20~689 Add20~691 Add20~693 Add20~695 Add20~697 Add20~699 Add20~701 Add20~703 Add20~705 Add20~707 Add20~709 Add20~711 Add20~713 Add20~715 Add20~717 Add20~719 Add20~721 Add20~723 Add20~725 Add20~727 Add20~729 Add20~731 Add20~733 Add20~735 Add20~737 Add20~739 Add20~741 Add20~743 Add20~745 Add20~747 Add20~749 Add20~751 Add20~753 Add20~755 Add20~757 Add20~758 q[50] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.427 ns" { div_cnt[0] Add20~661 Add20~663 Add20~665 Add20~667 Add20~669 Add20~671 Add20~673 Add20~675 Add20~677 Add20~679 Add20~681 Add20~683 Add20~685 Add20~687 Add20~689 Add20~691 Add20~693 Add20~695 Add20~697 Add20~699 Add20~701 Add20~703 Add20~705 Add20~707 Add20~709 Add20~711 Add20~713 Add20~715 Add20~717 Add20~719 Add20~721 Add20~723 Add20~725 Add20~727 Add20~729 Add20~731 Add20~733 Add20~735 Add20~737 Add20~739 Add20~741 Add20~743 Add20~745 Add20~747 Add20~749 Add20~751 Add20~753 Add20~755 Add20~757 Add20~758 q[50] } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl q[50] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { clk clk~combout clk~clkctrl q[50] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl div_cnt[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.669 ns" { clk clk~combout clk~clkctrl div_cnt[0] } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up_switch register hourL_2\[0\] register secH_2\[3\] 265.53 MHz 3.766 ns Internal " "Info: Clock \"up_switch\" has Internal fmax of 265.53 MHz between source register \"hourL_2\[0\]\" and destination register \"secH_2\[3\]\" (period= 3.766 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.555 ns + Longest register register " "Info: + Longest register to register delay is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hourL_2\[0\] 1 REG LCFF_X34_Y21_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y21_N15; Fanout = 7; REG Node = 'hourL_2\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hourL_2[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.275 ns) 0.748 ns Equal28~79 2 COMB LCCOMB_X33_Y21_N6 2 " "Info: 2: + IC(0.473 ns) + CELL(0.275 ns) = 0.748 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 2; COMB Node = 'Equal28~79'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.748 ns" { hourL_2[0] Equal28~79 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.406 ns) 1.447 ns always3~274 3 COMB LCCOMB_X33_Y21_N14 1 " "Info: 3: + IC(0.293 ns) + CELL(0.406 ns) = 1.447 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 1; COMB Node = 'always3~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.699 ns" { Equal28~79 always3~274 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 2.092 ns always3~4 4 COMB LCCOMB_X33_Y21_N10 10 " "Info: 4: + IC(0.252 ns) + CELL(0.393 ns) = 2.092 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 10; COMB Node = 'always3~4'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.645 ns" { always3~274 always3~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 2.544 ns secH_2\[0\]~339 5 COMB LCCOMB_X33_Y21_N16 4 " "Info: 5: + IC(0.302 ns) + CELL(0.150 ns) = 2.544 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 4; COMB Node = 'secH_2\[0\]~339'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { always3~4 secH_2[0]~339 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.150 ns) 3.471 ns secH_2\[3\]~343 6 COMB LCCOMB_X34_Y19_N8 1 " "Info: 6: + IC(0.777 ns) + CELL(0.150 ns) = 3.471 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'secH_2\[3\]~343'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.927 ns" { secH_2[0]~339 secH_2[3]~343 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.555 ns secH_2\[3\] 7 REG LCFF_X34_Y19_N9 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.555 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 4; REG Node = 'secH_2\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.458 ns ( 41.01 % ) " "Info: Total cell delay = 1.458 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 58.99 % ) " "Info: Total interconnect delay = 2.097 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.555 ns" { hourL_2[0] Equal28~79 always3~274 always3~4 secH_2[0]~339 secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.555 ns" { hourL_2[0] Equal28~79 always3~274 always3~4 secH_2[0]~339 secH_2[3]~343 secH_2[3] } { 0.000ns 0.473ns 0.293ns 0.252ns 0.302ns 0.777ns 0.000ns } { 0.000ns 0.275ns 0.406ns 0.393ns 0.150ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up_switch destination 2.581 ns + Shortest register " "Info: + Shortest clock path from clock \"up_switch\" to destination register is 2.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns up_switch 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'up_switch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { up_switch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns up_switch~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'up_switch~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { up_switch up_switch~clk_delay_ctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns up_switch~clkctrl 3 COMB CLKCTRL_G5 48 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 48; COMB Node = 'up_switch~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { up_switch~clk_delay_ctrl up_switch~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.581 ns secH_2\[3\] 4 REG LCFF_X34_Y19_N9 4 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 2.581 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 4; REG Node = 'secH_2\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.539 ns" { up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.43 % ) " "Info: Total cell delay = 1.534 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.581 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.581 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } { 0.000ns 0.000ns 0.045ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up_switch source 2.578 ns - Longest register " "Info: - Longest clock path from clock \"up_switch\" to source register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns up_switch 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'up_switch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { up_switch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns up_switch~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'up_switch~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { up_switch up_switch~clk_delay_ctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns up_switch~clkctrl 3 COMB CLKCTRL_G5 48 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 48; COMB Node = 'up_switch~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { up_switch~clk_delay_ctrl up_switch~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.578 ns hourL_2\[0\] 4 REG LCFF_X34_Y21_N15 7 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 2.578 ns; Loc. = LCFF_X34_Y21_N15; Fanout = 7; REG Node = 'hourL_2\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.536 ns" { up_switch~clkctrl hourL_2[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.50 % ) " "Info: Total cell delay = 1.534 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.044 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.578 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.578 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } { 0.000ns 0.000ns 0.045ns 0.000ns 0.999ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.581 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.581 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } { 0.000ns 0.000ns 0.045ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.578 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.578 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } { 0.000ns 0.000ns 0.045ns 0.000ns 0.999ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.555 ns" { hourL_2[0] Equal28~79 always3~274 always3~4 secH_2[0]~339 secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.555 ns" { hourL_2[0] Equal28~79 always3~274 always3~4 secH_2[0]~339 secH_2[3]~343 secH_2[3] } { 0.000ns 0.473ns 0.293ns 0.252ns 0.302ns 0.777ns 0.000ns } { 0.000ns 0.275ns 0.406ns 0.393ns 0.150ns 0.150ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.581 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.581 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } { 0.000ns 0.000ns 0.045ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.578 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.578 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl hourL_2[0] } { 0.000ns 0.000ns 0.045ns 0.000ns 0.999ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "option_pattern register register option_1\[0\]~reg0 option_1\[1\]~reg0 450.05 MHz Internal " "Info: Clock \"option_pattern\" Internal fmax is restricted to 450.05 MHz between source register \"option_1\[0\]~reg0\" and destination register \"option_1\[1\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.570 ns + Longest register register " "Info: + Longest register to register delay is 0.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns option_1\[0\]~reg0 1 REG LCFF_X35_Y20_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N19; Fanout = 14; REG Node = 'option_1\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_1[0]~reg0 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.150 ns) 0.486 ns option_1\[1\]~62 2 COMB LCCOMB_X35_Y20_N6 1 " "Info: 2: + IC(0.336 ns) + CELL(0.150 ns) = 0.486 ns; Loc. = LCCOMB_X35_Y20_N6; Fanout = 1; COMB Node = 'option_1\[1\]~62'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.486 ns" { option_1[0]~reg0 option_1[1]~62 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.570 ns option_1\[1\]~reg0 3 REG LCFF_X35_Y20_N7 13 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.570 ns; Loc. = LCFF_X35_Y20_N7; Fanout = 13; REG Node = 'option_1\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { option_1[1]~62 option_1[1]~reg0 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.05 % ) " "Info: Total cell delay = 0.234 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 58.95 % ) " "Info: Total interconnect delay = 0.336 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { option_1[0]~reg0 option_1[1]~62 option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.570 ns" { option_1[0]~reg0 option_1[1]~62 option_1[1]~reg0 } { 0.000ns 0.336ns 0.000ns } { 0.000ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "option_pattern destination 2.577 ns + Shortest register " "Info: + Shortest clock path from clock \"option_pattern\" to destination register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns option_pattern 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'option_pattern'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_pattern } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns option_pattern~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'option_pattern~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.196 ns" { option_pattern option_pattern~clk_delay_ctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns option_pattern~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'option_pattern~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { option_pattern~clk_delay_ctrl option_pattern~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.577 ns option_1\[1\]~reg0 4 REG LCFF_X35_Y20_N7 13 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 2.577 ns; Loc. = LCFF_X35_Y20_N7; Fanout = 13; REG Node = 'option_1\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.539 ns" { option_pattern~clkctrl option_1[1]~reg0 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.53 % ) " "Info: Total cell delay = 1.534 ns ( 59.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 40.47 % ) " "Info: Total interconnect delay = 1.043 ns ( 40.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "option_pattern source 2.577 ns - Longest register " "Info: - Longest clock path from clock \"option_pattern\" to source register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns option_pattern 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'option_pattern'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_pattern } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns option_pattern~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'option_pattern~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.196 ns" { option_pattern option_pattern~clk_delay_ctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns option_pattern~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'option_pattern~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { option_pattern~clk_delay_ctrl option_pattern~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.577 ns option_1\[0\]~reg0 4 REG LCFF_X35_Y20_N19 14 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 2.577 ns; Loc. = LCFF_X35_Y20_N19; Fanout = 14; REG Node = 'option_1\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.539 ns" { option_pattern~clkctrl option_1[0]~reg0 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.53 % ) " "Info: Total cell delay = 1.534 ns ( 59.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 40.47 % ) " "Info: Total interconnect delay = 1.043 ns ( 40.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { option_1[0]~reg0 option_1[1]~62 option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.570 ns" { option_1[0]~reg0 option_1[1]~62 option_1[1]~reg0 } { 0.000ns 0.336ns 0.000ns } { 0.000ns 0.150ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[1]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.577 ns" { option_pattern option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.577 ns" { option_pattern option_pattern~combout option_pattern~clk_delay_ctrl option_pattern~clkctrl option_1[0]~reg0 } { 0.000ns 0.000ns 0.041ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_1[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { option_1[1]~reg0 } {  } {  } } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 152 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "set_alarm register blink\$latch register blink\$latch 348.55 MHz 2.869 ns Internal " "Info: Clock \"set_alarm\" has Internal fmax of 348.55 MHz between source register \"blink\$latch\" and destination register \"blink\$latch\" (period= 2.869 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.797 ns + Longest register register " "Info: + Longest register to register delay is 0.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blink\$latch 1 REG LCCOMB_X33_Y19_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns blink~152 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'blink~152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.404 ns" { blink$latch blink~152 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.797 ns blink\$latch 3 REG LCCOMB_X33_Y19_N12 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.797 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { blink~152 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.64 % ) " "Info: Total cell delay = 0.300 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 62.36 % ) " "Info: Total interconnect delay = 0.497 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.797 ns" { blink$latch blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.797 ns" { blink$latch blink~152 blink$latch } { 0.000ns 0.254ns 0.243ns } { 0.000ns 0.150ns 0.150ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.091 ns - Smallest " "Info: - Smallest clock skew is -1.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_alarm destination 7.211 ns + Shortest register " "Info: + Shortest clock path from clock \"set_alarm\" to destination register is 7.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.150 ns) 2.679 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.530 ns) + CELL(0.150 ns) = 2.679 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { set_alarm always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.235 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 5.716 ns secH\[2\] 4 REG LCCOMB_X34_Y19_N2 11 " "Info: 4: + IC(1.331 ns) + CELL(0.150 ns) = 5.716 ns; Loc. = LCCOMB_X34_Y19_N2; Fanout = 11; REG Node = 'secH\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.481 ns" { always4~0clkctrl secH[2] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 6.134 ns always5~63 5 COMB LCCOMB_X34_Y19_N30 2 " "Info: 5: + IC(0.268 ns) + CELL(0.150 ns) = 6.134 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'always5~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.418 ns" { secH[2] always5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.150 ns) 6.692 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.408 ns) + CELL(0.150 ns) = 6.692 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.558 ns" { always5~63 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 7.211 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 7.211 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 25.93 % ) " "Info: Total cell delay = 1.870 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 74.07 % ) " "Info: Total interconnect delay = 5.341 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.211 ns" { set_alarm always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.211 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_alarm source 8.302 ns - Longest register " "Info: - Longest clock path from clock \"set_alarm\" to source register is 8.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.150 ns) 2.679 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.530 ns) + CELL(0.150 ns) = 2.679 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { set_alarm always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.235 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 5.868 ns minL\[1\] 4 REG LCCOMB_X32_Y21_N26 13 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 5.868 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 13; REG Node = 'minL\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { always4~0clkctrl minL[1] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.371 ns) 7.140 ns always5~65 5 COMB LCCOMB_X33_Y19_N28 1 " "Info: 5: + IC(0.901 ns) + CELL(0.371 ns) = 7.140 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'always5~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { minL[1] always5~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.783 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 7.783 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.643 ns" { always5~65 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.302 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 8.302 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.459 ns ( 29.62 % ) " "Info: Total cell delay = 2.459 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.843 ns ( 70.38 % ) " "Info: Total interconnect delay = 5.843 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.211 ns" { set_alarm always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.211 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.981 ns + " "Info: + Micro setup delay of destination is 0.981 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.797 ns" { blink$latch blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.797 ns" { blink$latch blink~152 blink$latch } { 0.000ns 0.254ns 0.243ns } { 0.000ns 0.150ns 0.150ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.211 ns" { set_alarm always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.211 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "set_mod register blink\$latch register blink\$latch 348.55 MHz 2.869 ns Internal " "Info: Clock \"set_mod\" has Internal fmax of 348.55 MHz between source register \"blink\$latch\" and destination register \"blink\$latch\" (period= 2.869 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.797 ns + Longest register register " "Info: + Longest register to register delay is 0.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blink\$latch 1 REG LCCOMB_X33_Y19_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns blink~152 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'blink~152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.404 ns" { blink$latch blink~152 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.797 ns blink\$latch 3 REG LCCOMB_X33_Y19_N12 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.797 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { blink~152 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.64 % ) " "Info: Total cell delay = 0.300 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 62.36 % ) " "Info: Total interconnect delay = 0.497 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.797 ns" { blink$latch blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.797 ns" { blink$latch blink~152 blink$latch } { 0.000ns 0.254ns 0.243ns } { 0.000ns 0.150ns 0.150ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.091 ns - Smallest " "Info: - Smallest clock skew is -1.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_mod destination 7.319 ns + Shortest register " "Info: + Shortest clock path from clock \"set_mod\" to destination register is 7.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.245 ns) 2.787 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.543 ns) + CELL(0.245 ns) = 2.787 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.788 ns" { set_mod always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.343 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.343 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 5.824 ns secH\[2\] 4 REG LCCOMB_X34_Y19_N2 11 " "Info: 4: + IC(1.331 ns) + CELL(0.150 ns) = 5.824 ns; Loc. = LCCOMB_X34_Y19_N2; Fanout = 11; REG Node = 'secH\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.481 ns" { always4~0clkctrl secH[2] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 6.242 ns always5~63 5 COMB LCCOMB_X34_Y19_N30 2 " "Info: 5: + IC(0.268 ns) + CELL(0.150 ns) = 6.242 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'always5~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.418 ns" { secH[2] always5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.150 ns) 6.800 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.408 ns) + CELL(0.150 ns) = 6.800 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.558 ns" { always5~63 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 7.319 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 7.319 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 26.85 % ) " "Info: Total cell delay = 1.965 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.354 ns ( 73.15 % ) " "Info: Total interconnect delay = 5.354 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.319 ns" { set_mod always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.319 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_mod source 8.410 ns - Longest register " "Info: - Longest clock path from clock \"set_mod\" to source register is 8.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.245 ns) 2.787 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.543 ns) + CELL(0.245 ns) = 2.787 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.788 ns" { set_mod always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.343 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.343 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 5.976 ns minL\[1\] 4 REG LCCOMB_X32_Y21_N26 13 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 5.976 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 13; REG Node = 'minL\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { always4~0clkctrl minL[1] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.371 ns) 7.248 ns always5~65 5 COMB LCCOMB_X33_Y19_N28 1 " "Info: 5: + IC(0.901 ns) + CELL(0.371 ns) = 7.248 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'always5~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { minL[1] always5~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.891 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 7.891 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.643 ns" { always5~65 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.410 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 8.410 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 30.37 % ) " "Info: Total cell delay = 2.554 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 69.63 % ) " "Info: Total interconnect delay = 5.856 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.319 ns" { set_mod always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.319 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.981 ns + " "Info: + Micro setup delay of destination is 0.981 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.797 ns" { blink$latch blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.797 ns" { blink$latch blink~152 blink$latch } { 0.000ns 0.254ns 0.243ns } { 0.000ns 0.150ns 0.150ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.319 ns" { set_mod always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.319 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secH[2] always5~63 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.331ns 0.268ns 0.408ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "set_alarm 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"set_alarm\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "secL\[0\] blink\$latch set_alarm 1.104 ns " "Info: Found hold time violation between source  pin or register \"secL\[0\]\" and destination pin or register \"blink\$latch\" for clock \"set_alarm\" (Hold time is 1.104 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.583 ns + Largest " "Info: + Largest clock skew is 2.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_alarm destination 8.302 ns + Longest register " "Info: + Longest clock path from clock \"set_alarm\" to destination register is 8.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.150 ns) 2.679 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.530 ns) + CELL(0.150 ns) = 2.679 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { set_alarm always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.235 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 5.868 ns minL\[1\] 4 REG LCCOMB_X32_Y21_N26 13 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 5.868 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 13; REG Node = 'minL\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { always4~0clkctrl minL[1] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.371 ns) 7.140 ns always5~65 5 COMB LCCOMB_X33_Y19_N28 1 " "Info: 5: + IC(0.901 ns) + CELL(0.371 ns) = 7.140 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'always5~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { minL[1] always5~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.783 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 7.783 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.643 ns" { always5~65 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.302 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 8.302 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.459 ns ( 29.62 % ) " "Info: Total cell delay = 2.459 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.843 ns ( 70.38 % ) " "Info: Total interconnect delay = 5.843 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_alarm source 5.719 ns - Shortest register " "Info: - Shortest clock path from clock \"set_alarm\" to source register is 5.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.150 ns) 2.679 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.530 ns) + CELL(0.150 ns) = 2.679 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { set_alarm always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.235 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.235 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 5.719 ns secL\[0\] 4 REG LCCOMB_X36_Y19_N10 9 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 5.719 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 9; REG Node = 'secL\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.484 ns" { always4~0clkctrl secL[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 22.71 % ) " "Info: Total cell delay = 1.299 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 77.29 % ) " "Info: Total interconnect delay = 4.420 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { set_alarm always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.530ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { set_alarm always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.530ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.479 ns - Shortest register register " "Info: - Shortest register to register delay is 1.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns secL\[0\] 1 REG LCCOMB_X36_Y19_N10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 9; REG Node = 'secL\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.398 ns) 1.086 ns blink~152 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.688 ns) + CELL(0.398 ns) = 1.086 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'blink~152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.086 ns" { secL[0] blink~152 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.479 ns blink\$latch 3 REG LCCOMB_X33_Y19_N12 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.479 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { blink~152 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns ( 37.05 % ) " "Info: Total cell delay = 0.548 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 62.95 % ) " "Info: Total interconnect delay = 0.931 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { secL[0] blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.479 ns" { secL[0] blink~152 blink$latch } { 0.000ns 0.688ns 0.243ns } { 0.000ns 0.398ns 0.150ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.302 ns" { set_alarm always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.302 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.530ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.719 ns" { set_alarm always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.719 ns" { set_alarm set_alarm~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.530ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { secL[0] blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.479 ns" { secL[0] blink~152 blink$latch } { 0.000ns 0.688ns 0.243ns } { 0.000ns 0.398ns 0.150ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "set_mod 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"set_mod\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "secL\[0\] blink\$latch set_mod 1.104 ns " "Info: Found hold time violation between source  pin or register \"secL\[0\]\" and destination pin or register \"blink\$latch\" for clock \"set_mod\" (Hold time is 1.104 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.583 ns + Largest " "Info: + Largest clock skew is 2.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_mod destination 8.410 ns + Longest register " "Info: + Longest clock path from clock \"set_mod\" to destination register is 8.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.245 ns) 2.787 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.543 ns) + CELL(0.245 ns) = 2.787 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.788 ns" { set_mod always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.343 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.343 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 5.976 ns minL\[1\] 4 REG LCCOMB_X32_Y21_N26 13 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 5.976 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 13; REG Node = 'minL\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { always4~0clkctrl minL[1] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.371 ns) 7.248 ns always5~65 5 COMB LCCOMB_X33_Y19_N28 1 " "Info: 5: + IC(0.901 ns) + CELL(0.371 ns) = 7.248 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'always5~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { minL[1] always5~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.891 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 7.891 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.643 ns" { always5~65 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.410 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 8.410 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 30.37 % ) " "Info: Total cell delay = 2.554 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 69.63 % ) " "Info: Total interconnect delay = 5.856 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_mod source 5.827 ns - Shortest register " "Info: - Shortest clock path from clock \"set_mod\" to source register is 5.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.245 ns) 2.787 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.543 ns) + CELL(0.245 ns) = 2.787 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.788 ns" { set_mod always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.343 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.343 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 5.827 ns secL\[0\] 4 REG LCCOMB_X36_Y19_N10 9 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 5.827 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 9; REG Node = 'secL\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.484 ns" { always4~0clkctrl secL[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 23.92 % ) " "Info: Total cell delay = 1.394 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 76.08 % ) " "Info: Total interconnect delay = 4.433 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.827 ns" { set_mod always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.827 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.543ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.827 ns" { set_mod always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.827 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.543ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.479 ns - Shortest register register " "Info: - Shortest register to register delay is 1.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns secL\[0\] 1 REG LCCOMB_X36_Y19_N10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 9; REG Node = 'secL\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.398 ns) 1.086 ns blink~152 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.688 ns) + CELL(0.398 ns) = 1.086 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'blink~152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.086 ns" { secL[0] blink~152 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.479 ns blink\$latch 3 REG LCCOMB_X33_Y19_N12 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.479 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { blink~152 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns ( 37.05 % ) " "Info: Total cell delay = 0.548 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 62.95 % ) " "Info: Total interconnect delay = 0.931 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { secL[0] blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.479 ns" { secL[0] blink~152 blink$latch } { 0.000ns 0.688ns 0.243ns } { 0.000ns 0.398ns 0.150ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.827 ns" { set_mod always4~0 always4~0clkctrl secL[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.827 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl secL[0] } { 0.000ns 0.000ns 1.543ns 1.556ns 1.334ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.150ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { secL[0] blink~152 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.479 ns" { secL[0] blink~152 blink$latch } { 0.000ns 0.688ns 0.243ns } { 0.000ns 0.398ns 0.150ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "secH_2\[3\] set_alarm up_switch 3.270 ns register " "Info: tsu for register \"secH_2\[3\]\" (data pin = \"set_alarm\", clock pin = \"up_switch\") is 3.270 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.887 ns + Longest pin register " "Info: + Longest pin to register delay is 5.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.376 ns) 3.143 ns minL_2\[3\]~357 2 COMB LCCOMB_X33_Y18_N24 10 " "Info: 2: + IC(1.768 ns) + CELL(0.376 ns) = 3.143 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 10; COMB Node = 'minL_2\[3\]~357'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.144 ns" { set_alarm minL_2[3]~357 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.438 ns) 4.876 ns secH_2\[0\]~339 3 COMB LCCOMB_X33_Y21_N16 4 " "Info: 3: + IC(1.295 ns) + CELL(0.438 ns) = 4.876 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 4; COMB Node = 'secH_2\[0\]~339'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.733 ns" { minL_2[3]~357 secH_2[0]~339 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.150 ns) 5.803 ns secH_2\[3\]~343 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(0.777 ns) + CELL(0.150 ns) = 5.803 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'secH_2\[3\]~343'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.927 ns" { secH_2[0]~339 secH_2[3]~343 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.887 ns secH_2\[3\] 5 REG LCFF_X34_Y19_N9 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 5.887 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 4; REG Node = 'secH_2\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 34.77 % ) " "Info: Total cell delay = 2.047 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.840 ns ( 65.23 % ) " "Info: Total interconnect delay = 3.840 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.887 ns" { set_alarm minL_2[3]~357 secH_2[0]~339 secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.887 ns" { set_alarm set_alarm~combout minL_2[3]~357 secH_2[0]~339 secH_2[3]~343 secH_2[3] } { 0.000ns 0.000ns 1.768ns 1.295ns 0.777ns 0.000ns } { 0.000ns 0.999ns 0.376ns 0.438ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up_switch destination 2.581 ns - Shortest register " "Info: - Shortest clock path from clock \"up_switch\" to destination register is 2.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns up_switch 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'up_switch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { up_switch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns up_switch~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'up_switch~clk_delay_ctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { up_switch up_switch~clk_delay_ctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns up_switch~clkctrl 3 COMB CLKCTRL_G5 48 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 48; COMB Node = 'up_switch~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { up_switch~clk_delay_ctrl up_switch~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.581 ns secH_2\[3\] 4 REG LCFF_X34_Y19_N9 4 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 2.581 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 4; REG Node = 'secH_2\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.539 ns" { up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.43 % ) " "Info: Total cell delay = 1.534 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.581 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.581 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } { 0.000ns 0.000ns 0.045ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.887 ns" { set_alarm minL_2[3]~357 secH_2[0]~339 secH_2[3]~343 secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.887 ns" { set_alarm set_alarm~combout minL_2[3]~357 secH_2[0]~339 secH_2[3]~343 secH_2[3] } { 0.000ns 0.000ns 1.768ns 1.295ns 0.777ns 0.000ns } { 0.000ns 0.999ns 0.376ns 0.438ns 0.150ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.581 ns" { up_switch up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.581 ns" { up_switch up_switch~combout up_switch~clk_delay_ctrl up_switch~clkctrl secH_2[3] } { 0.000ns 0.000ns 0.045ns 0.000ns 1.002ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "set_mod blink blink\$latch 15.470 ns register " "Info: tco from clock \"set_mod\" to destination pin \"blink\" through register \"blink\$latch\" is 15.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_mod source 8.410 ns + Longest register " "Info: + Longest clock path from clock \"set_mod\" to source register is 8.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.245 ns) 2.787 ns always4~0 2 COMB LCCOMB_X33_Y18_N4 15 " "Info: 2: + IC(1.543 ns) + CELL(0.245 ns) = 2.787 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 15; COMB Node = 'always4~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.788 ns" { set_mod always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 4.343 ns always4~0clkctrl 3 COMB CLKCTRL_G11 24 " "Info: 3: + IC(1.556 ns) + CELL(0.000 ns) = 4.343 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'always4~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.556 ns" { always4~0 always4~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 5.976 ns minL\[1\] 4 REG LCCOMB_X32_Y21_N26 13 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 5.976 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 13; REG Node = 'minL\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { always4~0clkctrl minL[1] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.371 ns) 7.248 ns always5~65 5 COMB LCCOMB_X33_Y19_N28 1 " "Info: 5: + IC(0.901 ns) + CELL(0.371 ns) = 7.248 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'always5~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { minL[1] always5~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.891 ns always5~67 6 COMB LCCOMB_X33_Y19_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 7.891 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'always5~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.643 ns" { always5~65 always5~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.410 ns blink\$latch 7 REG LCCOMB_X33_Y19_N12 2 " "Info: 7: + IC(0.248 ns) + CELL(0.271 ns) = 8.410 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.519 ns" { always5~67 blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 30.37 % ) " "Info: Total cell delay = 2.554 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 69.63 % ) " "Info: Total interconnect delay = 5.856 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.060 ns + Longest register pin " "Info: + Longest register to pin delay is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blink\$latch 1 REG LCCOMB_X33_Y19_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; REG Node = 'blink\$latch'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { blink$latch } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.242 ns) + CELL(2.818 ns) 7.060 ns blink 2 PIN PIN_AE23 0 " "Info: 2: + IC(4.242 ns) + CELL(2.818 ns) = 7.060 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'blink'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.060 ns" { blink$latch blink } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 39.92 % ) " "Info: Total cell delay = 2.818 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 60.08 % ) " "Info: Total interconnect delay = 4.242 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.060 ns" { blink$latch blink } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.060 ns" { blink$latch blink } { 0.000ns 4.242ns } { 0.000ns 2.818ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.410 ns" { set_mod always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.410 ns" { set_mod set_mod~combout always4~0 always4~0clkctrl minL[1] always5~65 always5~67 blink$latch } { 0.000ns 0.000ns 1.543ns 1.556ns 1.358ns 0.901ns 0.250ns 0.248ns } { 0.000ns 0.999ns 0.245ns 0.000ns 0.275ns 0.371ns 0.393ns 0.271ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.060 ns" { blink$latch blink } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.060 ns" { blink$latch blink } { 0.000ns 4.242ns } { 0.000ns 2.818ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "set_alarm qout_3\[2\] 8.947 ns Longest " "Info: Longest tpd from source pin \"set_alarm\" to destination pin \"qout_3\[2\]\" is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_alarm 1 CLK PIN_N25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 48; CLK Node = 'set_alarm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_alarm } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.413 ns) 2.988 ns qout_3~72 2 COMB LCCOMB_X35_Y19_N10 1 " "Info: 2: + IC(1.576 ns) + CELL(0.413 ns) = 2.988 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 1; COMB Node = 'qout_3~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.989 ns" { set_alarm qout_3~72 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.317 ns) + CELL(2.642 ns) 8.947 ns qout_3\[2\] 3 PIN PIN_U2 0 " "Info: 3: + IC(3.317 ns) + CELL(2.642 ns) = 8.947 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'qout_3\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.959 ns" { qout_3~72 qout_3[2] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.054 ns ( 45.31 % ) " "Info: Total cell delay = 4.054 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 54.69 % ) " "Info: Total interconnect delay = 4.893 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.947 ns" { set_alarm qout_3~72 qout_3[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.947 ns" { set_alarm set_alarm~combout qout_3~72 qout_3[2] } { 0.000ns 0.000ns 1.576ns 3.317ns } { 0.000ns 0.999ns 0.413ns 2.642ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "hourH_1\[0\] set_mod clk 3.481 ns register " "Info: th for register \"hourH_1\[0\]\" (data pin = \"set_mod\", clock pin = \"clk\") is 3.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.197 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.787 ns) 2.915 ns clk_div~reg0 3 REG LCFF_X34_Y16_N11 2 " "Info: 3: + IC(1.011 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X34_Y16_N11; Fanout = 2; REG Node = 'clk_div~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.798 ns" { clk~clkctrl clk_div~reg0 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.000 ns) 4.663 ns clk_div~reg0clkctrl 4 COMB CLKCTRL_G15 24 " "Info: 4: + IC(1.748 ns) + CELL(0.000 ns) = 4.663 ns; Loc. = CLKCTRL_G15; Fanout = 24; COMB Node = 'clk_div~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.748 ns" { clk_div~reg0 clk_div~reg0clkctrl } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.197 ns hourH_1\[0\] 5 REG LCFF_X34_Y21_N21 4 " "Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 6.197 ns; Loc. = LCFF_X34_Y21_N21; Fanout = 4; REG Node = 'hourH_1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_div~reg0clkctrl hourH_1[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.49 % ) " "Info: Total cell delay = 2.323 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.874 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.197 ns" { clk clk~clkctrl clk_div~reg0 clk_div~reg0clkctrl hourH_1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.197 ns" { clk clk~combout clk~clkctrl clk_div~reg0 clk_div~reg0clkctrl hourH_1[0] } { 0.000ns 0.000ns 0.118ns 1.011ns 1.748ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.787ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.982 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns set_mod 1 CLK PIN_N26 54 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 54; CLK Node = 'set_mod'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { set_mod } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.419 ns) 2.898 ns Add1~85 2 COMB LCCOMB_X34_Y21_N20 1 " "Info: 2: + IC(1.480 ns) + CELL(0.419 ns) = 2.898 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 1; COMB Node = 'Add1~85'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.899 ns" { set_mod Add1~85 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.982 ns hourH_1\[0\] 3 REG LCFF_X34_Y21_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.982 ns; Loc. = LCFF_X34_Y21_N21; Fanout = 4; REG Node = 'hourH_1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { Add1~85 hourH_1[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 50.37 % ) " "Info: Total cell delay = 1.502 ns ( 50.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.480 ns ( 49.63 % ) " "Info: Total interconnect delay = 1.480 ns ( 49.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.982 ns" { set_mod Add1~85 hourH_1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.982 ns" { set_mod set_mod~combout Add1~85 hourH_1[0] } { 0.000ns 0.000ns 1.480ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.197 ns" { clk clk~clkctrl clk_div~reg0 clk_div~reg0clkctrl hourH_1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.197 ns" { clk clk~combout clk~clkctrl clk_div~reg0 clk_div~reg0clkctrl hourH_1[0] } { 0.000ns 0.000ns 0.118ns 1.011ns 1.748ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.787ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.982 ns" { set_mod Add1~85 hourH_1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.982 ns" { set_mod set_mod~combout Add1~85 hourH_1[0] } { 0.000ns 0.000ns 1.480ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 16:05:28 2020 " "Info: Processing ended: Thu Oct 01 16:05:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
