# MIPS Architecture Processor 

This repository contains a singlecycle and a multicycle MIPS processors based on Verilog HDL using Xilinx and ISIM to simulate. 

