
*** Running vivado
    with args -log mod_cpu_ps_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mod_cpu_ps_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mod_cpu_ps_wrapper.tcl -notrace
Command: link_design -top mod_cpu_ps_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'NCSSK_top_inst/clock_dist_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/Mul_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/Sub_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'NCSSK_top_inst/get_angle_inst/arctan'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/cordic_2/cordic_2.dcp' for cell 'NCSSK_top_inst/get_angle_inst/sqrt'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NCSSK_top_inst/get_zero_diff_inst/sub'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'NCSSK_top_inst/read_signal_inst/read_signal_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.dcp' for cell 'mod_cpu_ps_i/axi_gpio_angle'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.dcp' for cell 'mod_cpu_ps_i/axi_gpio_angle_valid'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.dcp' for cell 'mod_cpu_ps_i/axi_gpio_data_in_ena'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.dcp' for cell 'mod_cpu_ps_i/axi_gpio_delay_point'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.dcp' for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.dcp' for cell 'mod_cpu_ps_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.dcp' for cell 'mod_cpu_ps_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_xbar_0/mod_cpu_ps_xbar_0.dcp' for cell 'mod_cpu_ps_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_auto_pc_0/mod_cpu_ps_auto_pc_0.dcp' for cell 'mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. NCSSK_top_inst/clock_dist_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'NCSSK_top_inst/clock_dist_inst/clk_in_PS' is not directly connected to top level port. Synthesis is ignored for e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:314]
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.xdc] for cell 'mod_cpu_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_processing_system7_0_0/mod_cpu_ps_processing_system7_0_0.xdc] for cell 'mod_cpu_ps_i/processing_system7_0/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_0/mod_cpu_ps_axi_gpio_0_0.xdc] for cell 'mod_cpu_ps_i/axi_gpio_sys_rst_n/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_data_in_ena/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_data_in_ena/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.xdc] for cell 'mod_cpu_ps_i/axi_gpio_data_in_ena/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_1/mod_cpu_ps_axi_gpio_0_1.xdc] for cell 'mod_cpu_ps_i/axi_gpio_data_in_ena/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_2/mod_cpu_ps_axi_gpio_0_2.xdc] for cell 'mod_cpu_ps_i/axi_gpio_delay_point/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_3/mod_cpu_ps_axi_gpio_0_3.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4_board.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_axi_gpio_0_4/mod_cpu_ps_axi_gpio_0_4.xdc] for cell 'mod_cpu_ps_i/axi_gpio_angle_valid/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0_board.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0_board.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/bd/mod_cpu_ps/ip/mod_cpu_ps_rst_ps7_0_50M_0/mod_cpu_ps_rst_ps7_0_50M_0.xdc] for cell 'mod_cpu_ps_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.660 ; gain = 524.137
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NCSSK_top_inst/clock_dist_inst/inst'
Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1308.184 ; gain = 947.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1308.184 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23f03b37e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1317.176 ; gain = 8.992

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fab00b70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f42ac71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 106 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f0da8fdb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 941 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f0da8fdb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 27222cd79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 27222cd79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1317.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 27222cd79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1317.176 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27222cd79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1317.176 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27222cd79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1317.176 ; gain = 8.992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1317.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mod_cpu_ps_wrapper_drc_opted.rpt -pb mod_cpu_ps_wrapper_drc_opted.pb -rpx mod_cpu_ps_wrapper_drc_opted.rpx
Command: report_drc -file mod_cpu_ps_wrapper_drc_opted.rpt -pb mod_cpu_ps_wrapper_drc_opted.pb -rpx mod_cpu_ps_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1317.176 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17ff6accb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1317.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12217ce25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.859 ; gain = 2.684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d424aba3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d424aba3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.832 ; gain = 31.656
Phase 1 Placer Initialization | Checksum: d424aba3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 125ddaeed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1348.832 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17d24b802

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.832 ; gain = 31.656
Phase 2 Global Placement | Checksum: 12ae60284

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ae60284

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22b1bbd71

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2511238

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b66055f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 186f7e4e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c661a05f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11aedd404

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.832 ; gain = 31.656
Phase 3 Detail Placement | Checksum: 11aedd404

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.832 ; gain = 31.656

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbc5d2bc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net NCSSK_top_inst/clock_dist_inst/inst/locked, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbc5d2bc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.684. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ba7c80a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496
Phase 4.1 Post Commit Optimization | Checksum: 1ba7c80a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ba7c80a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ba7c80a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fbea9b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbea9b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496
Ending Placer Task | Checksum: 158b96aa9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.672 ; gain = 51.496
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1368.672 ; gain = 51.496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1378.285 ; gain = 9.613
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mod_cpu_ps_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1378.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mod_cpu_ps_wrapper_utilization_placed.rpt -pb mod_cpu_ps_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1378.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mod_cpu_ps_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1378.285 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5bf28f81 ConstDB: 0 ShapeSum: fcc6db28 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1523727d8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1496.359 ; gain = 118.074
Post Restoration Checksum: NetGraph: c0a319cb NumContArr: 91940e0d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1523727d8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1496.359 ; gain = 118.074

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1523727d8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1503.488 ; gain = 125.203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1523727d8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1503.488 ; gain = 125.203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1969d13a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1527.773 ; gain = 149.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.753  | TNS=0.000  | WHS=-0.176 | THS=-68.275|

Phase 2 Router Initialization | Checksum: 1867336fc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1541.418 ; gain = 163.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27fd7d3f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1796d30d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181e7b5f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051
Phase 4 Rip-up And Reroute | Checksum: 181e7b5f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181e7b5f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181e7b5f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051
Phase 5 Delay and Skew Optimization | Checksum: 181e7b5f1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 179825b73

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.408  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22aff3d89

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051
Phase 6 Post Hold Fix | Checksum: 22aff3d89

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05519 %
  Global Horizontal Routing Utilization  = 1.2822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8cd398d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8cd398d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12006525a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.336 ; gain = 165.051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.408  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12006525a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.336 ; gain = 165.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.336 ; gain = 165.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.336 ; gain = 165.051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1543.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mod_cpu_ps_wrapper_drc_routed.rpt -pb mod_cpu_ps_wrapper_drc_routed.pb -rpx mod_cpu_ps_wrapper_drc_routed.rpx
Command: report_drc -file mod_cpu_ps_wrapper_drc_routed.rpt -pb mod_cpu_ps_wrapper_drc_routed.pb -rpx mod_cpu_ps_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mod_cpu_ps_wrapper_methodology_drc_routed.rpt -pb mod_cpu_ps_wrapper_methodology_drc_routed.pb -rpx mod_cpu_ps_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mod_cpu_ps_wrapper_methodology_drc_routed.rpt -pb mod_cpu_ps_wrapper_methodology_drc_routed.pb -rpx mod_cpu_ps_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Users/benji/OneDrive/FPGA_Project/copy/NCSSK/NCSSK.runs/impl_1/mod_cpu_ps_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
Command: report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mod_cpu_ps_wrapper_route_status.rpt -pb mod_cpu_ps_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mod_cpu_ps_wrapper_timing_summary_routed.rpt -pb mod_cpu_ps_wrapper_timing_summary_routed.pb -rpx mod_cpu_ps_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mod_cpu_ps_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mod_cpu_ps_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mod_cpu_ps_wrapper_bus_skew_routed.rpt -pb mod_cpu_ps_wrapper_bus_skew_routed.pb -rpx mod_cpu_ps_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mod_cpu_ps_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mod_cpu_ps_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2032.930 ; gain = 441.328
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 01:00:07 2020...
