#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-130-gaf2b95276)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f44ada8a60 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
P_0x55f44ada75b0 .param/l "CLOCK_PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
P_0x55f44ada75f0 .param/l "MAX_SIM_TIME" 0 2 13, +C4<00000101111101011110000100000000>;
v0x55f44adc85f0_0 .net "alu_out", 63 0, v0x55f44adc68f0_0;  1 drivers
v0x55f44adc8700_0 .net "banq_outA", 63 0, v0x55f44adc7dd0_0;  1 drivers
v0x55f44adc87d0_0 .net "banq_outB", 63 0, v0x55f44adc7eb0_0;  1 drivers
v0x55f44adc88d0_0 .var "clock", 0 0;
v0x55f44adc8970_0 .var "cnstA", 0 0;
v0x55f44adc8a60_0 .var "cnstB", 0 0;
v0x55f44adc8b00_0 .net "done", 0 0, v0x55f44adc6630_0;  1 drivers
v0x55f44adc8bd0_0 .var "endwreg", 1 0;
v0x55f44adc8ca0_0 .var "enrregA", 0 0;
v0x55f44adc8d70_0 .var "enrregB", 0 0;
v0x55f44adc8e40_0 .var/i "i", 31 0;
v0x55f44adc8ee0_0 .var "i_aux", 3 0;
v0x55f44adc8f80_0 .var "in", 63 0;
v0x55f44adc9050_0 .var "in_aux", 63 0;
v0x55f44adc90f0_0 .var "opr", 4 0;
v0x55f44adc91c0_0 .var "outA_aux", 63 0;
v0x55f44adc9260_0 .var "outB_aux", 63 0;
v0x55f44adc9480_0 .var "regwen", 0 0;
v0x55f44adc9520_0 .var "reset", 0 0;
v0x55f44adc9610_0 .var "seloutA", 3 0;
v0x55f44adc96b0_0 .var "seloutB", 3 0;
v0x55f44adc9750_0 .var "selwreg", 3 0;
v0x55f44adc9820_0 .var "start", 0 0;
S_0x55f44ad45ce0 .scope module, "alu0" "alu" 2 56, 3 1 0, S_0x55f44ada8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 64 "inA";
    .port_info 4 /INPUT 64 "inB";
    .port_info 5 /INPUT 5 "opr";
    .port_info 6 /OUTPUT 64 "outAB";
    .port_info 7 /OUTPUT 1 "done";
v0x55f44adc6570_0 .net "clock", 0 0, v0x55f44adc88d0_0;  1 drivers
v0x55f44adc6630_0 .var "done", 0 0;
v0x55f44adc66f0_0 .net "inA", 63 0, v0x55f44adc91c0_0;  1 drivers
v0x55f44adc6790_0 .net "inB", 63 0, v0x55f44adc9260_0;  1 drivers
v0x55f44adc6830_0 .net "opr", 4 0, v0x55f44adc90f0_0;  1 drivers
v0x55f44adc68f0_0 .var "outAB", 63 0;
v0x55f44adc69d0_0 .var "out_aux", 63 0;
v0x55f44adc6ab0_0 .net "reset", 0 0, v0x55f44adc9520_0;  1 drivers
v0x55f44adc6b70_0 .net "start", 0 0, v0x55f44adc9820_0;  1 drivers
v0x55f44adc6c30_0 .net "sum_out", 63 0, L_0x55f44adda6c0;  1 drivers
E_0x55f44ad8be60 .event posedge, v0x55f44adc6570_0;
S_0x55f44ad45f90 .scope module, "sum0" "sum" 3 47, 4 1 0, S_0x55f44ad45ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "sum_A";
    .port_info 1 /INPUT 64 "sum_B";
    .port_info 2 /OUTPUT 64 "sum_out";
L_0x7f73f32be2a0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55f44ad78150_0 .net *"_ivl_1", 0 0, L_0x7f73f32be2a0;  1 drivers
v0x55f44ad78cb0_0 .net *"_ivl_11", 31 0, L_0x55f44add9e60;  1 drivers
v0x55f44ad79900_0 .net *"_ivl_13", 32 0, L_0x55f44add9f30;  1 drivers
v0x55f44ad71ea0_0 .net *"_ivl_3", 31 0, L_0x55f44add9b80;  1 drivers
v0x55f44adc5b00_0 .net *"_ivl_5", 32 0, L_0x55f44add9c50;  1 drivers
L_0x7f73f32be2e8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55f44adc5c30_0 .net *"_ivl_9", 0 0, L_0x7f73f32be2e8;  1 drivers
v0x55f44adc5d10_0 .net "im_A", 31 0, L_0x55f44adda1d0;  1 drivers
v0x55f44adc5df0_0 .net "im_B", 31 0, L_0x55f44adda300;  1 drivers
v0x55f44adc5ed0_0 .net "im_out", 31 0, L_0x55f44adda520;  1 drivers
v0x55f44adc5fb0_0 .net "re_A", 31 0, L_0x55f44add9d70;  1 drivers
v0x55f44adc6090_0 .net "re_B", 31 0, L_0x55f44adda0a0;  1 drivers
v0x55f44adc6170_0 .net "re_out", 31 0, L_0x55f44adda480;  1 drivers
v0x55f44adc6250_0 .net "sum_A", 63 0, v0x55f44adc91c0_0;  alias, 1 drivers
v0x55f44adc6330_0 .net "sum_B", 63 0, v0x55f44adc9260_0;  alias, 1 drivers
v0x55f44adc6410_0 .net "sum_out", 63 0, L_0x55f44adda6c0;  alias, 1 drivers
L_0x55f44add9b80 .part v0x55f44adc91c0_0, 32, 32;
L_0x55f44add9c50 .concat [ 32 1 0 0], L_0x55f44add9b80, L_0x7f73f32be2a0;
L_0x55f44add9d70 .part L_0x55f44add9c50, 0, 32;
L_0x55f44add9e60 .part v0x55f44adc9260_0, 32, 32;
L_0x55f44add9f30 .concat [ 32 1 0 0], L_0x55f44add9e60, L_0x7f73f32be2e8;
L_0x55f44adda0a0 .part L_0x55f44add9f30, 0, 32;
L_0x55f44adda1d0 .part v0x55f44adc91c0_0, 0, 32;
L_0x55f44adda300 .part v0x55f44adc9260_0, 0, 32;
L_0x55f44adda480 .arith/sum 32, L_0x55f44add9d70, L_0x55f44adda0a0;
L_0x55f44adda520 .arith/sum 32, L_0x55f44adda1d0, L_0x55f44adda300;
L_0x55f44adda6c0 .concat [ 32 32 0 0], L_0x55f44adda520, L_0x55f44adda480;
S_0x55f44adc6dd0 .scope task, "execbr" "execbr" 2 134, 2 134 0, S_0x55f44ada8a60;
 .timescale -9 -12;
v0x55f44adc6fa0_0 .var "i", 3 0;
v0x55f44adc70a0_0 .var "inA", 63 0;
E_0x55f44ad8c7e0 .event negedge, v0x55f44adc6570_0;
TD_tb.execbr ;
    %load/vec4 v0x55f44adc70a0_0;
    %store/vec4 v0x55f44adc8f80_0, 0, 64;
    %wait E_0x55f44ad8be60;
    %load/vec4 v0x55f44adc6fa0_0;
    %store/vec4 v0x55f44adc9750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44adc9480_0, 0, 1;
    %delay 10000, 0;
    %wait E_0x55f44ad8c7e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc9480_0, 0, 1;
    %load/vec4 v0x55f44adc6fa0_0;
    %store/vec4 v0x55f44adc9610_0, 0, 4;
    %load/vec4 v0x55f44adc6fa0_0;
    %store/vec4 v0x55f44adc96b0_0, 0, 4;
    %end;
S_0x55f44adc7180 .scope module, "reg_banq0" "reg_banq" 2 38, 5 9 0, S_0x55f44ada8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwen";
    .port_info 3 /INPUT 64 "inA";
    .port_info 4 /INPUT 4 "selwreg";
    .port_info 5 /INPUT 2 "endwreg";
    .port_info 6 /OUTPUT 64 "outA";
    .port_info 7 /OUTPUT 64 "outB";
    .port_info 8 /INPUT 4 "seloutA";
    .port_info 9 /INPUT 4 "seloutB";
    .port_info 10 /INPUT 1 "cnstA";
    .port_info 11 /INPUT 1 "cnstB";
    .port_info 12 /INPUT 1 "enrregA";
    .port_info 13 /INPUT 1 "enrregB";
v0x55f44adc74f0_0 .net "clock", 0 0, v0x55f44adc88d0_0;  alias, 1 drivers
v0x55f44adc75c0_0 .net "cnstA", 0 0, v0x55f44adc8970_0;  1 drivers
v0x55f44adc7660_0 .net "cnstB", 0 0, v0x55f44adc8a60_0;  1 drivers
L_0x7f73f32be018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730 .array "cnst_vec", 0 8;
v0x55f44adc7730_0 .net v0x55f44adc7730 0, 63 0, L_0x7f73f32be018; 1 drivers
L_0x7f73f32be060 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_1 .net v0x55f44adc7730 1, 63 0, L_0x7f73f32be060; 1 drivers
L_0x7f73f32be0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_2 .net v0x55f44adc7730 2, 63 0, L_0x7f73f32be0a8; 1 drivers
L_0x7f73f32be0f0 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_3 .net v0x55f44adc7730 3, 63 0, L_0x7f73f32be0f0; 1 drivers
L_0x7f73f32be138 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_4 .net v0x55f44adc7730 4, 63 0, L_0x7f73f32be138; 1 drivers
L_0x7f73f32be180 .functor BUFT 1, C4<0000000000000000000000000000000011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_5 .net v0x55f44adc7730 5, 63 0, L_0x7f73f32be180; 1 drivers
L_0x7f73f32be1c8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_6 .net v0x55f44adc7730 6, 63 0, L_0x7f73f32be1c8; 1 drivers
L_0x7f73f32be210 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_7 .net v0x55f44adc7730 7, 63 0, L_0x7f73f32be210; 1 drivers
L_0x7f73f32be258 .functor BUFT 1, C4<0000000000000000000000000000000111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f44adc7730_8 .net v0x55f44adc7730 8, 63 0, L_0x7f73f32be258; 1 drivers
v0x55f44adc7960_0 .net "endwreg", 1 0, v0x55f44adc8bd0_0;  1 drivers
v0x55f44adc7a90_0 .net "enrregA", 0 0, v0x55f44adc8ca0_0;  1 drivers
v0x55f44adc7b50_0 .net "enrregB", 0 0, v0x55f44adc8d70_0;  1 drivers
v0x55f44adc7c10_0 .var/i "i", 31 0;
v0x55f44adc7cf0_0 .net "inA", 63 0, v0x55f44adc8f80_0;  1 drivers
v0x55f44adc7dd0_0 .var "outA", 63 0;
v0x55f44adc7eb0_0 .var "outB", 63 0;
v0x55f44adc7f90 .array "reg_vec", 0 3, 63 0;
v0x55f44adc8050_0 .net "regwen", 0 0, v0x55f44adc9480_0;  1 drivers
v0x55f44adc8110_0 .net "reset", 0 0, v0x55f44adc9520_0;  alias, 1 drivers
v0x55f44adc81b0_0 .net "seloutA", 3 0, v0x55f44adc9610_0;  1 drivers
v0x55f44adc8270_0 .net "seloutB", 3 0, v0x55f44adc96b0_0;  1 drivers
v0x55f44adc8350_0 .net "selwreg", 3 0, v0x55f44adc9750_0;  1 drivers
    .scope S_0x55f44adc7180;
T_1 ;
    %wait E_0x55f44ad8be60;
    %load/vec4 v0x55f44adc8110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f44adc7c10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55f44adc7c10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55f44adc7c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f44adc7f90, 0, 4;
    %load/vec4 v0x55f44adc7c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f44adc7c10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f44adc8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55f44adc7960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x55f44adc7cf0_0;
    %ix/getv 3, v0x55f44adc8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f44adc7f90, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x55f44adc7cf0_0;
    %parti/s 32, 32, 7;
    %ix/getv 4, v0x55f44adc8350_0;
    %load/vec4a v0x55f44adc7f90, 4;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55f44adc8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f44adc7f90, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %ix/getv 4, v0x55f44adc8350_0;
    %load/vec4a v0x55f44adc7f90, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x55f44adc7cf0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55f44adc8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f44adc7f90, 0, 4;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x55f44adc7cf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55f44adc7cf0_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55f44adc8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f44adc7f90, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f44adc7180;
T_2 ;
    %wait E_0x55f44ad8be60;
    %load/vec4 v0x55f44adc7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f44adc75c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv 4, v0x55f44adc81b0_0;
    %load/vec4a v0x55f44adc7f90, 4;
    %assign/vec4 v0x55f44adc7dd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55f44adc81b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55f44adc81b0_0;
    %pad/u 32;
    %subi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55f44adc7730, 4;
    %assign/vec4 v0x55f44adc7dd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55f44adc81b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f44adc7730, 4;
    %assign/vec4 v0x55f44adc7dd0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f44adc7180;
T_3 ;
    %wait E_0x55f44ad8be60;
    %load/vec4 v0x55f44adc7b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f44adc7660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv 4, v0x55f44adc8270_0;
    %load/vec4a v0x55f44adc7f90, 4;
    %assign/vec4 v0x55f44adc7eb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55f44adc8270_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x55f44adc8270_0;
    %pad/u 32;
    %subi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55f44adc7730, 4;
    %assign/vec4 v0x55f44adc7eb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55f44adc8270_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f44adc7730, 4;
    %assign/vec4 v0x55f44adc7eb0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f44ad45ce0;
T_4 ;
    %wait E_0x55f44ad8be60;
    %load/vec4 v0x55f44adc6ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f44adc68f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f44adc6630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f44adc6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f44adc6830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.4 ;
    %vpi_call 3 66 "$display", "opr: = inA" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f44adc6630_0, 0;
    %load/vec4 v0x55f44adc66f0_0;
    %assign/vec4 v0x55f44adc69d0_0, 0;
    %jmp T_4.15;
T_4.5 ;
    %vpi_call 3 72 "$display", "opr: = inB" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f44adc6630_0, 0;
    %load/vec4 v0x55f44adc6790_0;
    %assign/vec4 v0x55f44adc69d0_0, 0;
    %jmp T_4.15;
T_4.6 ;
    %vpi_call 3 78 "$display", "opr: sum" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f44adc6630_0, 0;
    %load/vec4 v0x55f44adc6c30_0;
    %assign/vec4 v0x55f44adc69d0_0, 0;
    %jmp T_4.15;
T_4.7 ;
    %vpi_call 3 84 "$display", "opr: sub" {0 0 0};
    %jmp T_4.15;
T_4.8 ;
    %vpi_call 3 89 "$display", "opr: im_mul" {0 0 0};
    %jmp T_4.15;
T_4.9 ;
    %vpi_call 3 94 "$display", "opr: im_div" {0 0 0};
    %jmp T_4.15;
T_4.10 ;
    %vpi_call 3 99 "$display", "opr: re_mul" {0 0 0};
    %jmp T_4.15;
T_4.11 ;
    %vpi_call 3 104 "$display", "opr: re_div" {0 0 0};
    %jmp T_4.15;
T_4.12 ;
    %vpi_call 3 110 "$display", "opr: comp" {0 0 0};
    %jmp T_4.15;
T_4.13 ;
    %vpi_call 3 115 "$display", "opr: polar inA" {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %vpi_call 3 120 "$display", "opr: polar inB" {0 0 0};
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x55f44adc6630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x55f44adc69d0_0;
    %assign/vec4 v0x55f44adc68f0_0, 0;
T_4.16 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f44ada8a60;
T_5 ;
    %vpi_call 2 7 "$dumpfile", "mysimdata.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f44ada8a60 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f44ada8a60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc88d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc9520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44adc9820_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55f44adc9050_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc9480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8d70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f44adc90f0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x55f44ada8a60;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55f44adc88d0_0;
    %inv;
    %store/vec4 v0x55f44adc88d0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x55f44ada8a60;
T_8 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc9520_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55f44ada8a60;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f44adc8e40_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55f44adc8e40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f44adc8bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44adc8ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f44adc8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f44adc8a60_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f44adc90f0_0, 0, 5;
    %load/vec4 v0x55f44adc8e40_0;
    %pad/s 4;
    %store/vec4 v0x55f44adc8ee0_0, 0, 4;
    %load/vec4 v0x55f44adc9050_0;
    %store/vec4 v0x55f44adc70a0_0, 0, 64;
    %load/vec4 v0x55f44adc8ee0_0;
    %store/vec4 v0x55f44adc6fa0_0, 0, 4;
    %fork TD_tb.execbr, S_0x55f44adc6dd0;
    %join;
    %delay 10000, 0;
    %load/vec4 v0x55f44adc8700_0;
    %store/vec4 v0x55f44adc91c0_0, 0, 64;
    %load/vec4 v0x55f44adc87d0_0;
    %store/vec4 v0x55f44adc9260_0, 0, 64;
    %vpi_call 2 126 "$display", "Obtained: %d", v0x55f44adc85f0_0 {0 0 0};
    %load/vec4 v0x55f44adc9050_0;
    %addi 16, 0, 64;
    %store/vec4 v0x55f44adc9050_0, 0, 64;
    %load/vec4 v0x55f44adc8e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f44adc8e40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../src/testbench/tb.v";
    "../src/rtl/alu.v";
    "../src/ip/sum.v";
    "../src/rtl/reg_banq.v";
