# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do AUDIO_SYNTHESIZER_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib Audio_Synthesizer_SoC
# ** Warning: (vlib-34) Library already exists at "Audio_Synthesizer_SoC".
# vmap Audio_Synthesizer_SoC Audio_Synthesizer_SoC
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap Audio_Synthesizer_SoC Audio_Synthesizer_SoC 
# Modifying modelsim.ini
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/Audio_Synthesizer_SoC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:57 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/Audio_Synthesizer_SoC.v 
# -- Compiling module Audio_Synthesizer_SoC
# 
# Top level modules:
# 	Audio_Synthesizer_SoC
# End time: 08:25:57 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:57 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 08:25:57 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:57 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 08:25:57 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:57 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0.v 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_usb_rst.v 
# -- Compiling module Audio_Synthesizer_SoC_usb_rst
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_usb_rst
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_usb_gpx.v 
# -- Compiling module Audio_Synthesizer_SoC_usb_gpx
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_usb_gpx
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_timer_0.v 
# -- Compiling module Audio_Synthesizer_SoC_timer_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_timer_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_sysid_qsys_0.v 
# -- Compiling module Audio_Synthesizer_SoC_sysid_qsys_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_sysid_qsys_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_spi_0.v 
# -- Compiling module Audio_Synthesizer_SoC_spi_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_spi_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_pll_0.v 
# -- Compiling module Audio_Synthesizer_SoC_pll_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_pll_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_onchip_memory2_0.v 
# -- Compiling module Audio_Synthesizer_SoC_onchip_memory2_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_onchip_memory2_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu_nios2_performance_monitors
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_tck
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module Audio_Synthesizer_SoC_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_nios2_gen2_0_cpu_test_bench
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_leds_pio.v 
# -- Compiling module Audio_Synthesizer_SoC_leds_pio
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_leds_pio
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_jtag_uart_0.v 
# -- Compiling module Audio_Synthesizer_SoC_jtag_uart_0_sim_scfifo_w
# -- Compiling module Audio_Synthesizer_SoC_jtag_uart_0_scfifo_w
# -- Compiling module Audio_Synthesizer_SoC_jtag_uart_0_sim_scfifo_r
# -- Compiling module Audio_Synthesizer_SoC_jtag_uart_0_scfifo_r
# -- Compiling module Audio_Synthesizer_SoC_jtag_uart_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_jtag_uart_0
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c.v 
# -- Compiling module altera_avalon_i2c
# 
# Top level modules:
# 	altera_avalon_i2c
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_csr.v 
# -- Compiling module altera_avalon_i2c_csr
# 
# Top level modules:
# 	altera_avalon_i2c_csr
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_clk_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 
# -- Compiling module altera_avalon_i2c_clk_cnt
# 
# Top level modules:
# 	altera_avalon_i2c_clk_cnt
# End time: 08:25:58 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_condt_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:58 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_condt_det.v 
# -- Compiling module altera_avalon_i2c_condt_det
# 
# Top level modules:
# 	altera_avalon_i2c_condt_det
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_condt_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_condt_gen.v 
# -- Compiling module altera_avalon_i2c_condt_gen
# 
# Top level modules:
# 	altera_avalon_i2c_condt_gen
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_fifo.v 
# -- Compiling module altera_avalon_i2c_fifo
# 
# Top level modules:
# 	altera_avalon_i2c_fifo
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_mstfsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_mstfsm.v 
# -- Compiling module altera_avalon_i2c_mstfsm
# 
# Top level modules:
# 	altera_avalon_i2c_mstfsm
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_rxshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_rxshifter.v 
# -- Compiling module altera_avalon_i2c_rxshifter
# 
# Top level modules:
# 	altera_avalon_i2c_rxshifter
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_txshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_txshifter.v 
# -- Compiling module altera_avalon_i2c_txshifter
# 
# Top level modules:
# 	altera_avalon_i2c_txshifter
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_spksupp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_spksupp.v 
# -- Compiling module altera_avalon_i2c_spksupp
# 
# Top level modules:
# 	altera_avalon_i2c_spksupp
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_txout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_avalon_i2c_txout.v 
# -- Compiling module altera_avalon_i2c_txout
# 
# Top level modules:
# 	altera_avalon_i2c_txout
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_hex_digits_pio.v 
# -- Compiling module Audio_Synthesizer_SoC_hex_digits_pio
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_hex_digits_pio
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer {C:/Users/dpipe/OneDrive/Audio_Synthesizer/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer" C:/Users/dpipe/OneDrive/Audio_Synthesizer/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_irq_mapper.sv 
# -- Compiling module Audio_Synthesizer_SoC_irq_mapper
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_irq_mapper
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_rsp_mux
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_rsp_demux
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_cmd_mux
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_cmd_demux
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router_007.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router_007_default_decode
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_router_007
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router_002.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router_002_default_decode
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_router_002
# End time: 08:25:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:59 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/Audio_Synthesizer_SoC_mm_interconnect_0_router.sv 
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router_default_decode
# -- Compiling module Audio_Synthesizer_SoC_mm_interconnect_0_router
# 
# Top level modules:
# 	Audio_Synthesizer_SoC_mm_interconnect_0_router
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/test_wave_table.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/test_wave_table.sv 
# -- Compiling module test_wave_table
# 
# Top level modules:
# 	test_wave_table
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/lin_interp_64.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/lin_interp_64.sv 
# -- Compiling module lin_interp_64
# 
# Top level modules:
# 	lin_interp_64
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/f_table.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/f_table.sv 
# -- Compiling module f_table
# 
# Top level modules:
# 	f_table
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer {C:/Users/dpipe/OneDrive/Audio_Synthesizer/TOP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer" C:/Users/dpipe/OneDrive/Audio_Synthesizer/TOP.sv 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer {C:/Users/dpipe/OneDrive/Audio_Synthesizer/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer" C:/Users/dpipe/OneDrive/Audio_Synthesizer/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer {C:/Users/dpipe/OneDrive/Audio_Synthesizer/I2S.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer" C:/Users/dpipe/OneDrive/Audio_Synthesizer/I2S.sv 
# -- Compiling module i2s
# 
# Top level modules:
# 	i2s
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/synth_ip.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/synth_ip.sv 
# -- Compiling module synth_ip
# 
# Top level modules:
# 	synth_ip
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Audio_Synthesizer_SoC +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules {C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work Audio_Synthesizer_SoC "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules" C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/datapath.sv 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 08:26:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer {C:/Users/dpipe/OneDrive/Audio_Synthesizer/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:00 on May 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/Audio_Synthesizer" C:/Users/dpipe/OneDrive/Audio_Synthesizer/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 08:26:01 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L Audio_Synthesizer_SoC -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L Audio_Synthesizer_SoC -voptargs=""+acc"" testbench 
# Start time: 08:26:01 on May 24,2022
# Loading sv_std.std
# Loading work.testbench
# Loading Audio_Synthesizer_SoC.synth_ip
# Loading Audio_Synthesizer_SoC.data_path
# Loading Audio_Synthesizer_SoC.f_table
# Loading Audio_Synthesizer_SoC.test_wave_table
# Loading Audio_Synthesizer_SoC.lin_interp_64
# Loading work.i2s
# Loading work.FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 sec
# ** Warning: (vsim-7) Failed to open readmem file "f_table.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/dpipe/OneDrive/Audio_Synthesizer/Audio_Synthesizer_SoC/synthesis/submodules/f_table.sv(12)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/SYNTH/DATA_PATH/F_TABLE
# Break key hit
# Break in Module dcfifo_async at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 30296
# End time: 08:31:17 on May 24,2022, Elapsed time: 0:05:16
# Errors: 0, Warnings: 3
