# Comparador

```verilog
parameter N=8;
module circuit(
  input logic [N-1:0] A, B,
  output logic S
);
  
  always_comb begin
    S <= A == B;
  end;
endmodule
```

```verilog
parameter N=8;
module circuit(
  input logic [N-1:0] A, B,
  output logic S
);
  
  always_comb begin
    S <= ~(|({A ^ B}));
  end;
endmodule
```

```verilog
parameter N=8;
module circuit(
  input logic [N-1:0] A, B,
  output logic S
);
  
  always_comb begin
    S <= ~(A[0] ^ B[0]) &
         ~(A[1] ^ B[1]) &
         ~(A[2] ^ B[2]) &
         ~(A[3] ^ B[3]) &
         ~(A[4] ^ B[4]) &
         ~(A[5] ^ B[5]) &
         ~(A[6] ^ B[6]) &
         ~(A[7] ^ B[7]);
  end;
endmodule
```