From 287f3593d974bdeb0ba27912856193e15ba20c9e Mon Sep 17 00:00:00 2001
From: Jim Liu <JJLIU0@nuvoton.com>
Date: Mon, 10 Mar 2025 15:11:04 +0800
Subject: [PATCH 4/8] arm64: dts: enable i3c driver

modify i3c compatible and clock setting.

Signed-off-by: Jim Liu <JJLIU0@nuvoton.com>
---
 .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi   | 36 +++++++++----------
 1 file changed, 18 insertions(+), 18 deletions(-)

diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
index 7393933f40d5..c0b3ba691d0f 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
@@ -640,14 +640,14 @@ &fanin12_pins &fanin13_pins
 			};
 
 			i3c0: i3c@fff10000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff10000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c0_pins
 						&i3c0_scl_slew
 						&i3c0_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 8>;
 				#address-cells = <3>;
@@ -656,14 +656,14 @@ &i3c0_scl_slew
 			};
 
 			i3c1: i3c@fff11000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff11000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c1_pins
 						&i3c1_scl_slew
 						&i3c1_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 9>;
 				#address-cells = <3>;
@@ -672,14 +672,14 @@ &i3c1_scl_slew
 			};
 
 			i3c2: i3c@fff12000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff12000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c2_pins
 						&i3c2_scl_slew
 						&i3c2_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 10>;
 				#address-cells = <3>;
@@ -688,14 +688,14 @@ &i3c2_scl_slew
 			};
 
 			i3c3: i3c@fff13000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff13000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c3_pins
 						&i3c3_scl_slew
 						&i3c3_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 11>;
 				#address-cells = <3>;
@@ -704,14 +704,14 @@ &i3c3_scl_slew
 			};
 
 			i3c4: i3c@fff14000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff14000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c4_pins
 						&i3c4_scl_slew
 						&i3c4_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 12>;
 				#address-cells = <3>;
@@ -720,14 +720,14 @@ &i3c4_scl_slew
 			};
 
 			i3c5: i3c@fff15000 {
-				compatible = "silvaco,i3c-master";
+				compatible = "nuvoton,npcm845-i3c";
 				reg = <0xfff15000 0x1000>;
 				pinctrl-names = "default";
 				pinctrl-0 = <&i3c5_pins
 						&i3c5_scl_slew
 						&i3c5_sda_slew>;
-				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>;
-				clock-names = "pclk", "fast_clk";
+				clocks = <&clk NPCM8XX_CLK_AHB>, <&clk NPCM8XX_CLK_RCP>, <&refclk>;
+				clock-names = "pclk", "fast_clk", "slow_clk";
 				interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rstc 0x74 13>;
 				#address-cells = <3>;
-- 
2.43.0

