#pragma once

#define SR_USR_MODE (0x10)
#define SR_FIQ_MODE (0x11)
#define SR_IRQ_MODE (0x12)
#define SR_SVC_MODE (0x13)
#define SR_ABT_MODE (0x17)
#define SR_UND_MODE (0x1B)
#define SR_SYS_MODE (0x1F)
#define SR_PMODE_MASK (0x1F)

#define SR_TMB_BIT  (1 << 5)
#define SR_FIQ_BIT  (1 << 6)
#define SR_IRQ_BIT  (1 << 7)

#define CR_ENABLE_MPU    (1 << 0)
#define CR_ENABLE_BIGEND (1 << 7)
#define CR_ENABLE_DCACHE (1 << 2)
#define CR_ENABLE_ICACHE (1 << 12)
#define CR_ENABLE_DTCM   (1 << 16)
#define CR_ENABLE_ITCM   (1 << 18)
#define CR_ALT_VECTORS   (1 << 13)
#define CR_CACHE_RROBIN  (1 << 14)
#define CR_DISABLE_TBIT  (1 << 15)
#define CR_DTCM_LMODE    (1 << 17)
#define CR_ITCM_LMODE    (1 << 19)

#define MPU_4K   (0xB << 1)
#define MPU_8K   (0xC << 1)
#define MPU_16K  (0xD << 1)
#define MPU_32K  (0xE << 1)
#define MPU_64K  (0xF << 1)
#define MPU_128K (0x10 << 1)
#define MPU_256K (0x11 << 1)
#define MPU_512K (0x12 << 1)
#define MPU_1M   (0x13 << 1)
#define MPU_2M   (0x14 << 1)
#define MPU_4M   (0x15 << 1)
#define MPU_8M   (0x16 << 1)
#define MPU_16M  (0x17 << 1)
#define MPU_32M  (0x18 << 1)
#define MPU_64M  (0x19 << 1)
#define MPU_128M (0x1A << 1)
#define MPU_256M (0x1B << 1)
#define MPU_512M (0x1C << 1)
#define MPU_1G   (0x1D << 1)
#define MPU_2G   (0x1E << 1)
#define MPU_4G   (0x1F << 1)
