Design Entry;SmartDesign Check||(null)||'cdh_tsat5_system' was successfully generated, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_GL0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_GL0
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_LOCK||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_LOCK
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||cdh_tsat5_system.srr(71);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/71||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||cdh_tsat5_system.srr(152);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/152||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(193);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/193||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(194);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/194||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(195);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/195||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(196);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/196||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(197);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/197||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(198);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/198||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(199);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/199||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(200);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/200||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(201);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/201||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(202);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/202||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(203);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/203||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(204);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/204||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(205);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/205||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(206);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/206||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(207);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/207||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(208);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/208||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(209);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/209||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(210);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/210||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(211);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/211||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(212);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/212||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(213);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/213||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(214);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/214||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(215);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/215||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(216);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/216||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(217);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/217||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(218);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/218||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(219);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/219||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(220);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/220||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(221);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/221||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(222);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/222||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(223);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/223||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.||cdh_tsat5_system.srr(232);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/232||spi_master.v(222);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(254);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/254||cdh_tsat5_system_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(255);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/255||cdh_tsat5_system_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(256);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/256||cdh_tsat5_system_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(257);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/257||cdh_tsat5_system_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[3:0] are unused. Assign logic for all port bits or change the input port size.||cdh_tsat5_system.srr(259);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/259||corespi.v(41);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core\corespi.v'/linenumber/41
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(263);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/263||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(264);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/264||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(265);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/265||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(266);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/266||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(456);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/456||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(461);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/461||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(462);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/462||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(463);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/463||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(464);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/464||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(465);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/465||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(466);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/466||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(467);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/467||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(468);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/468||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(469);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/469||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(470);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/470||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(471);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/471||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(472);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/472||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 4 sequential elements including cdh_tsat5_system_sb_0.CORESPI_0_0.ucorespi_sfr.genblk4\.u_master.next_state[3:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||cdh_tsat5_system.srr(514);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/514||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 112 sequential elements including cdh_tsat5_system_sb_0.cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(515);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/515||cdh_tsat5_system_sb_mss.v(307);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb_mss\cdh_tsat5_system_sb_mss.v'/linenumber/307
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(516);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/516||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(577);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/577||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(578);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/578||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(579);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/579||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(580);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/580||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(581);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/581||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(582);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/582||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(583);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/583||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(584);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/584||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(585);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/585||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(586);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/586||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| FA239 ||@W:ROM sck_enable (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(591);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/591||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| FA239 ||@W:ROM sck_enable (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(592);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/592||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||cdh_tsat5_system.srr(714);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/714||cdh_tsat5_system_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\ccc_0\cdh_tsat5_system_sb_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"||cdh_tsat5_system.srr(715);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/715||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.CCC_0.GL0_net"||cdh_tsat5_system.srr(716);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/716||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cdh_tsat5_system.srr(730);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/730||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cdh_tsat5_system.srr(732);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/732||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||cdh_tsat5_system.srr(749);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\external_mram_integration\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/749||null;null
Implementation;Place and Route;RootName:cdh_tsat5_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||cdh_tsat5_system_layout_log.log;liberoaction://open_report/file/cdh_tsat5_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||cdh_tsat5_system_generateBitstream.log;liberoaction://open_report/file/cdh_tsat5_system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:cdh_tsat5_system
