
firstapp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017dc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001898  08001898  00011898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018d8  080018d8  000118d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018dc  080018dc  000118dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080018e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080018ec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080018ec  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000053fe  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011f6  00000000  00000000  00025432  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000518  00000000  00000000  00026628  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000470  00000000  00000000  00026b40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000165bf  00000000  00000000  00026fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000053f6  00000000  00000000  0003d56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090239  00000000  00000000  00042965  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d2b9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001024  00000000  00000000  000d2c1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001880 	.word	0x08001880

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001880 	.word	0x08001880

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    HAL_Init();
 8000220:	f000 f972 	bl	8000508 <HAL_Init>
    SystemClock_Config();
 8000224:	f000 f81e 	bl	8000264 <SystemClock_Config>
    MX_GPIO_Init();
 8000228:	f000 f892 	bl	8000350 <MX_GPIO_Init>
  while (1)
  {

if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==GPIO_PIN_RESET)
 800022c:	2380      	movs	r3, #128	; 0x80
 800022e:	019b      	lsls	r3, r3, #6
 8000230:	4a0b      	ldr	r2, [pc, #44]	; (8000260 <main+0x44>)
 8000232:	0019      	movs	r1, r3
 8000234:	0010      	movs	r0, r2
 8000236:	f000 fc1b 	bl	8000a70 <HAL_GPIO_ReadPin>
 800023a:	1e03      	subs	r3, r0, #0
 800023c:	d107      	bne.n	800024e <main+0x32>
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800023e:	23a0      	movs	r3, #160	; 0xa0
 8000240:	05db      	lsls	r3, r3, #23
 8000242:	2201      	movs	r2, #1
 8000244:	2120      	movs	r1, #32
 8000246:	0018      	movs	r0, r3
 8000248:	f000 fc2f 	bl	8000aaa <HAL_GPIO_WritePin>
 800024c:	e7ee      	b.n	800022c <main+0x10>
}
else
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800024e:	23a0      	movs	r3, #160	; 0xa0
 8000250:	05db      	lsls	r3, r3, #23
 8000252:	2200      	movs	r2, #0
 8000254:	2120      	movs	r1, #32
 8000256:	0018      	movs	r0, r3
 8000258:	f000 fc27 	bl	8000aaa <HAL_GPIO_WritePin>
if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==GPIO_PIN_RESET)
 800025c:	e7e6      	b.n	800022c <main+0x10>
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	50000800 	.word	0x50000800

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b590      	push	{r4, r7, lr}
 8000266:	b0a1      	sub	sp, #132	; 0x84
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	2448      	movs	r4, #72	; 0x48
 800026c:	193b      	adds	r3, r7, r4
 800026e:	0018      	movs	r0, r3
 8000270:	2338      	movs	r3, #56	; 0x38
 8000272:	001a      	movs	r2, r3
 8000274:	2100      	movs	r1, #0
 8000276:	f001 fafb 	bl	8001870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027a:	2338      	movs	r3, #56	; 0x38
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	0018      	movs	r0, r3
 8000280:	2310      	movs	r3, #16
 8000282:	001a      	movs	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	f001 faf3 	bl	8001870 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	0018      	movs	r0, r3
 800028e:	2334      	movs	r3, #52	; 0x34
 8000290:	001a      	movs	r2, r3
 8000292:	2100      	movs	r1, #0
 8000294:	f001 faec 	bl	8001870 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000298:	2380      	movs	r3, #128	; 0x80
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	0018      	movs	r0, r3
 800029e:	f000 fc21 	bl	8000ae4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a2:	193b      	adds	r3, r7, r4
 80002a4:	2202      	movs	r2, #2
 80002a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	2280      	movs	r2, #128	; 0x80
 80002ac:	0052      	lsls	r2, r2, #1
 80002ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002b0:	0021      	movs	r1, r4
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2200      	movs	r2, #0
 80002b6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	2240      	movs	r2, #64	; 0x40
 80002bc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2202      	movs	r2, #2
 80002c2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	2202      	movs	r2, #2
 80002c8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2200      	movs	r2, #0
 80002ce:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2208      	movs	r2, #8
 80002d4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	2280      	movs	r2, #128	; 0x80
 80002da:	0292      	lsls	r2, r2, #10
 80002dc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2280      	movs	r2, #128	; 0x80
 80002e2:	0492      	lsls	r2, r2, #18
 80002e4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0592      	lsls	r2, r2, #22
 80002ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	0018      	movs	r0, r3
 80002f2:	f000 fc37 	bl	8000b64 <HAL_RCC_OscConfig>
 80002f6:	1e03      	subs	r3, r0, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002fa:	f000 f88b 	bl	8000414 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fe:	2138      	movs	r1, #56	; 0x38
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2207      	movs	r2, #7
 8000304:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000306:	187b      	adds	r3, r7, r1
 8000308:	2202      	movs	r2, #2
 800030a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2200      	movs	r2, #0
 8000316:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2102      	movs	r1, #2
 800031c:	0018      	movs	r0, r3
 800031e:	f000 ff41 	bl	80011a4 <HAL_RCC_ClockConfig>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000326:	f000 f875 	bl	8000414 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800032a:	1d3b      	adds	r3, r7, #4
 800032c:	2202      	movs	r2, #2
 800032e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000330:	1d3b      	adds	r3, r7, #4
 8000332:	2200      	movs	r2, #0
 8000334:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	0018      	movs	r0, r3
 800033a:	f001 f8bd 	bl	80014b8 <HAL_RCCEx_PeriphCLKConfig>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000342:	f000 f867 	bl	8000414 <Error_Handler>
  }
}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	b021      	add	sp, #132	; 0x84
 800034c:	bd90      	pop	{r4, r7, pc}
	...

08000350 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8000350:	b590      	push	{r4, r7, lr}
 8000352:	b089      	sub	sp, #36	; 0x24
 8000354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000356:	240c      	movs	r4, #12
 8000358:	193b      	adds	r3, r7, r4
 800035a:	0018      	movs	r0, r3
 800035c:	2314      	movs	r3, #20
 800035e:	001a      	movs	r2, r3
 8000360:	2100      	movs	r1, #0
 8000362:	f001 fa85 	bl	8001870 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000366:	4b29      	ldr	r3, [pc, #164]	; (800040c <MX_GPIO_Init+0xbc>)
 8000368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800036a:	4b28      	ldr	r3, [pc, #160]	; (800040c <MX_GPIO_Init+0xbc>)
 800036c:	2104      	movs	r1, #4
 800036e:	430a      	orrs	r2, r1
 8000370:	635a      	str	r2, [r3, #52]	; 0x34
 8000372:	4b26      	ldr	r3, [pc, #152]	; (800040c <MX_GPIO_Init+0xbc>)
 8000374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000376:	2204      	movs	r2, #4
 8000378:	4013      	ands	r3, r2
 800037a:	60bb      	str	r3, [r7, #8]
 800037c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800037e:	4b23      	ldr	r3, [pc, #140]	; (800040c <MX_GPIO_Init+0xbc>)
 8000380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000382:	4b22      	ldr	r3, [pc, #136]	; (800040c <MX_GPIO_Init+0xbc>)
 8000384:	2120      	movs	r1, #32
 8000386:	430a      	orrs	r2, r1
 8000388:	635a      	str	r2, [r3, #52]	; 0x34
 800038a:	4b20      	ldr	r3, [pc, #128]	; (800040c <MX_GPIO_Init+0xbc>)
 800038c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800038e:	2220      	movs	r2, #32
 8000390:	4013      	ands	r3, r2
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000396:	4b1d      	ldr	r3, [pc, #116]	; (800040c <MX_GPIO_Init+0xbc>)
 8000398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800039a:	4b1c      	ldr	r3, [pc, #112]	; (800040c <MX_GPIO_Init+0xbc>)
 800039c:	2101      	movs	r1, #1
 800039e:	430a      	orrs	r2, r1
 80003a0:	635a      	str	r2, [r3, #52]	; 0x34
 80003a2:	4b1a      	ldr	r3, [pc, #104]	; (800040c <MX_GPIO_Init+0xbc>)
 80003a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003a6:	2201      	movs	r2, #1
 80003a8:	4013      	ands	r3, r2
 80003aa:	603b      	str	r3, [r7, #0]
 80003ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80003ae:	23a0      	movs	r3, #160	; 0xa0
 80003b0:	05db      	lsls	r3, r3, #23
 80003b2:	2200      	movs	r2, #0
 80003b4:	2120      	movs	r1, #32
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 fb77 	bl	8000aaa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : sw_Pin */
  GPIO_InitStruct.Pin = sw_Pin;
 80003bc:	193b      	adds	r3, r7, r4
 80003be:	2280      	movs	r2, #128	; 0x80
 80003c0:	0192      	lsls	r2, r2, #6
 80003c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c4:	193b      	adds	r3, r7, r4
 80003c6:	2200      	movs	r2, #0
 80003c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ca:	193b      	adds	r3, r7, r4
 80003cc:	2201      	movs	r2, #1
 80003ce:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(sw_GPIO_Port, &GPIO_InitStruct);
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	4a0f      	ldr	r2, [pc, #60]	; (8000410 <MX_GPIO_Init+0xc0>)
 80003d4:	0019      	movs	r1, r3
 80003d6:	0010      	movs	r0, r2
 80003d8:	f000 f9e6 	bl	80007a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80003dc:	0021      	movs	r1, r4
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2220      	movs	r2, #32
 80003e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2201      	movs	r2, #1
 80003e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	187b      	adds	r3, r7, r1
 80003ec:	2200      	movs	r2, #0
 80003ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	2200      	movs	r2, #0
 80003f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80003f6:	187a      	adds	r2, r7, r1
 80003f8:	23a0      	movs	r3, #160	; 0xa0
 80003fa:	05db      	lsls	r3, r3, #23
 80003fc:	0011      	movs	r1, r2
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 f9d2 	bl	80007a8 <HAL_GPIO_Init>

}
 8000404:	46c0      	nop			; (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	b009      	add	sp, #36	; 0x24
 800040a:	bd90      	pop	{r4, r7, pc}
 800040c:	40021000 	.word	0x40021000
 8000410:	50000800 	.word	0x50000800

08000414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000418:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800041a:	e7fe      	b.n	800041a <Error_Handler+0x6>

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000422:	4b11      	ldr	r3, [pc, #68]	; (8000468 <HAL_MspInit+0x4c>)
 8000424:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000426:	4b10      	ldr	r3, [pc, #64]	; (8000468 <HAL_MspInit+0x4c>)
 8000428:	2101      	movs	r1, #1
 800042a:	430a      	orrs	r2, r1
 800042c:	641a      	str	r2, [r3, #64]	; 0x40
 800042e:	4b0e      	ldr	r3, [pc, #56]	; (8000468 <HAL_MspInit+0x4c>)
 8000430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000432:	2201      	movs	r2, #1
 8000434:	4013      	ands	r3, r2
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <HAL_MspInit+0x4c>)
 800043c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800043e:	4b0a      	ldr	r3, [pc, #40]	; (8000468 <HAL_MspInit+0x4c>)
 8000440:	2180      	movs	r1, #128	; 0x80
 8000442:	0549      	lsls	r1, r1, #21
 8000444:	430a      	orrs	r2, r1
 8000446:	63da      	str	r2, [r3, #60]	; 0x3c
 8000448:	4b07      	ldr	r3, [pc, #28]	; (8000468 <HAL_MspInit+0x4c>)
 800044a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800044c:	2380      	movs	r3, #128	; 0x80
 800044e:	055b      	lsls	r3, r3, #21
 8000450:	4013      	ands	r3, r2
 8000452:	603b      	str	r3, [r7, #0]
 8000454:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000456:	23c0      	movs	r3, #192	; 0xc0
 8000458:	00db      	lsls	r3, r3, #3
 800045a:	0018      	movs	r0, r3
 800045c:	f000 f8da 	bl	8000614 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000460:	46c0      	nop			; (mov r8, r8)
 8000462:	46bd      	mov	sp, r7
 8000464:	b002      	add	sp, #8
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40021000 	.word	0x40021000

0800046c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <NMI_Handler+0x4>

08000472 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000472:	b580      	push	{r7, lr}
 8000474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000476:	e7fe      	b.n	8000476 <HardFault_Handler+0x4>

08000478 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}

08000482 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000490:	f000 f8a4 	bl	80005dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000494:	46c0      	nop			; (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004a0:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <SystemInit+0x14>)
 80004a2:	2280      	movs	r2, #128	; 0x80
 80004a4:	0512      	lsls	r2, r2, #20
 80004a6:	609a      	str	r2, [r3, #8]
#endif
}
 80004a8:	46c0      	nop			; (mov r8, r8)
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	e000ed00 	.word	0xe000ed00

080004b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004b4:	480d      	ldr	r0, [pc, #52]	; (80004ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004b6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80004b8:	f7ff fff0 	bl	800049c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004bc:	480c      	ldr	r0, [pc, #48]	; (80004f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004be:	490d      	ldr	r1, [pc, #52]	; (80004f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004c0:	4a0d      	ldr	r2, [pc, #52]	; (80004f8 <LoopForever+0xe>)
  movs r3, #0
 80004c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c4:	e002      	b.n	80004cc <LoopCopyDataInit>

080004c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ca:	3304      	adds	r3, #4

080004cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d0:	d3f9      	bcc.n	80004c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004d2:	4a0a      	ldr	r2, [pc, #40]	; (80004fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004d4:	4c0a      	ldr	r4, [pc, #40]	; (8000500 <LoopForever+0x16>)
  movs r3, #0
 80004d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d8:	e001      	b.n	80004de <LoopFillZerobss>

080004da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004dc:	3204      	adds	r2, #4

080004de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e0:	d3fb      	bcc.n	80004da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004e2:	f001 f9a1 	bl	8001828 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80004e6:	f7ff fe99 	bl	800021c <main>

080004ea <LoopForever>:

LoopForever:
  b LoopForever
 80004ea:	e7fe      	b.n	80004ea <LoopForever>
  ldr   r0, =_estack
 80004ec:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004f8:	080018e0 	.word	0x080018e0
  ldr r2, =_sbss
 80004fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000500:	2000002c 	.word	0x2000002c

08000504 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000504:	e7fe      	b.n	8000504 <ADC1_COMP_IRQHandler>
	...

08000508 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800050e:	1dfb      	adds	r3, r7, #7
 8000510:	2200      	movs	r2, #0
 8000512:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000514:	4b0b      	ldr	r3, [pc, #44]	; (8000544 <HAL_Init+0x3c>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b0a      	ldr	r3, [pc, #40]	; (8000544 <HAL_Init+0x3c>)
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0049      	lsls	r1, r1, #1
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000522:	2000      	movs	r0, #0
 8000524:	f000 f810 	bl	8000548 <HAL_InitTick>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d003      	beq.n	8000534 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800052c:	1dfb      	adds	r3, r7, #7
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
 8000532:	e001      	b.n	8000538 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000534:	f7ff ff72 	bl	800041c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000538:	1dfb      	adds	r3, r7, #7
 800053a:	781b      	ldrb	r3, [r3, #0]
}
 800053c:	0018      	movs	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	b002      	add	sp, #8
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40022000 	.word	0x40022000

08000548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000550:	230f      	movs	r3, #15
 8000552:	18fb      	adds	r3, r7, r3
 8000554:	2200      	movs	r2, #0
 8000556:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000558:	4b1d      	ldr	r3, [pc, #116]	; (80005d0 <HAL_InitTick+0x88>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d02b      	beq.n	80005b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000560:	4b1c      	ldr	r3, [pc, #112]	; (80005d4 <HAL_InitTick+0x8c>)
 8000562:	681c      	ldr	r4, [r3, #0]
 8000564:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <HAL_InitTick+0x88>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	0019      	movs	r1, r3
 800056a:	23fa      	movs	r3, #250	; 0xfa
 800056c:	0098      	lsls	r0, r3, #2
 800056e:	f7ff fdc9 	bl	8000104 <__udivsi3>
 8000572:	0003      	movs	r3, r0
 8000574:	0019      	movs	r1, r3
 8000576:	0020      	movs	r0, r4
 8000578:	f7ff fdc4 	bl	8000104 <__udivsi3>
 800057c:	0003      	movs	r3, r0
 800057e:	0018      	movs	r0, r3
 8000580:	f000 f905 	bl	800078e <HAL_SYSTICK_Config>
 8000584:	1e03      	subs	r3, r0, #0
 8000586:	d112      	bne.n	80005ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b03      	cmp	r3, #3
 800058c:	d80a      	bhi.n	80005a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	2301      	movs	r3, #1
 8000592:	425b      	negs	r3, r3
 8000594:	2200      	movs	r2, #0
 8000596:	0018      	movs	r0, r3
 8000598:	f000 f8e4 	bl	8000764 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800059c:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <HAL_InitTick+0x90>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	e00d      	b.n	80005c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80005a4:	230f      	movs	r3, #15
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	2201      	movs	r2, #1
 80005aa:	701a      	strb	r2, [r3, #0]
 80005ac:	e008      	b.n	80005c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005ae:	230f      	movs	r3, #15
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e003      	b.n	80005c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005b8:	230f      	movs	r3, #15
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	2201      	movs	r2, #1
 80005be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80005c0:	230f      	movs	r3, #15
 80005c2:	18fb      	adds	r3, r7, r3
 80005c4:	781b      	ldrb	r3, [r3, #0]
}
 80005c6:	0018      	movs	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b005      	add	sp, #20
 80005cc:	bd90      	pop	{r4, r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000004 	.word	0x20000004

080005dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <HAL_IncTick+0x1c>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	001a      	movs	r2, r3
 80005e6:	4b05      	ldr	r3, [pc, #20]	; (80005fc <HAL_IncTick+0x20>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	18d2      	adds	r2, r2, r3
 80005ec:	4b03      	ldr	r3, [pc, #12]	; (80005fc <HAL_IncTick+0x20>)
 80005ee:	601a      	str	r2, [r3, #0]
}
 80005f0:	46c0      	nop			; (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	20000008 	.word	0x20000008
 80005fc:	20000028 	.word	0x20000028

08000600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  return uwTick;
 8000604:	4b02      	ldr	r3, [pc, #8]	; (8000610 <HAL_GetTick+0x10>)
 8000606:	681b      	ldr	r3, [r3, #0]
}
 8000608:	0018      	movs	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000028 	.word	0x20000028

08000614 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000622:	4013      	ands	r3, r2
 8000624:	0019      	movs	r1, r3
 8000626:	4b04      	ldr	r3, [pc, #16]	; (8000638 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	430a      	orrs	r2, r1
 800062c:	601a      	str	r2, [r3, #0]
}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40010000 	.word	0x40010000
 800063c:	fffff9ff 	.word	0xfffff9ff

08000640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	0002      	movs	r2, r0
 8000648:	6039      	str	r1, [r7, #0]
 800064a:	1dfb      	adds	r3, r7, #7
 800064c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b7f      	cmp	r3, #127	; 0x7f
 8000654:	d828      	bhi.n	80006a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000656:	4a2f      	ldr	r2, [pc, #188]	; (8000714 <__NVIC_SetPriority+0xd4>)
 8000658:	1dfb      	adds	r3, r7, #7
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	b25b      	sxtb	r3, r3
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	33c0      	adds	r3, #192	; 0xc0
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	589b      	ldr	r3, [r3, r2]
 8000666:	1dfa      	adds	r2, r7, #7
 8000668:	7812      	ldrb	r2, [r2, #0]
 800066a:	0011      	movs	r1, r2
 800066c:	2203      	movs	r2, #3
 800066e:	400a      	ands	r2, r1
 8000670:	00d2      	lsls	r2, r2, #3
 8000672:	21ff      	movs	r1, #255	; 0xff
 8000674:	4091      	lsls	r1, r2
 8000676:	000a      	movs	r2, r1
 8000678:	43d2      	mvns	r2, r2
 800067a:	401a      	ands	r2, r3
 800067c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	019b      	lsls	r3, r3, #6
 8000682:	22ff      	movs	r2, #255	; 0xff
 8000684:	401a      	ands	r2, r3
 8000686:	1dfb      	adds	r3, r7, #7
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	0018      	movs	r0, r3
 800068c:	2303      	movs	r3, #3
 800068e:	4003      	ands	r3, r0
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000694:	481f      	ldr	r0, [pc, #124]	; (8000714 <__NVIC_SetPriority+0xd4>)
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	b25b      	sxtb	r3, r3
 800069c:	089b      	lsrs	r3, r3, #2
 800069e:	430a      	orrs	r2, r1
 80006a0:	33c0      	adds	r3, #192	; 0xc0
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006a6:	e031      	b.n	800070c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a8:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <__NVIC_SetPriority+0xd8>)
 80006aa:	1dfb      	adds	r3, r7, #7
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	0019      	movs	r1, r3
 80006b0:	230f      	movs	r3, #15
 80006b2:	400b      	ands	r3, r1
 80006b4:	3b08      	subs	r3, #8
 80006b6:	089b      	lsrs	r3, r3, #2
 80006b8:	3306      	adds	r3, #6
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	18d3      	adds	r3, r2, r3
 80006be:	3304      	adds	r3, #4
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	1dfa      	adds	r2, r7, #7
 80006c4:	7812      	ldrb	r2, [r2, #0]
 80006c6:	0011      	movs	r1, r2
 80006c8:	2203      	movs	r2, #3
 80006ca:	400a      	ands	r2, r1
 80006cc:	00d2      	lsls	r2, r2, #3
 80006ce:	21ff      	movs	r1, #255	; 0xff
 80006d0:	4091      	lsls	r1, r2
 80006d2:	000a      	movs	r2, r1
 80006d4:	43d2      	mvns	r2, r2
 80006d6:	401a      	ands	r2, r3
 80006d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	019b      	lsls	r3, r3, #6
 80006de:	22ff      	movs	r2, #255	; 0xff
 80006e0:	401a      	ands	r2, r3
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	0018      	movs	r0, r3
 80006e8:	2303      	movs	r3, #3
 80006ea:	4003      	ands	r3, r0
 80006ec:	00db      	lsls	r3, r3, #3
 80006ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f0:	4809      	ldr	r0, [pc, #36]	; (8000718 <__NVIC_SetPriority+0xd8>)
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	001c      	movs	r4, r3
 80006f8:	230f      	movs	r3, #15
 80006fa:	4023      	ands	r3, r4
 80006fc:	3b08      	subs	r3, #8
 80006fe:	089b      	lsrs	r3, r3, #2
 8000700:	430a      	orrs	r2, r1
 8000702:	3306      	adds	r3, #6
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	18c3      	adds	r3, r0, r3
 8000708:	3304      	adds	r3, #4
 800070a:	601a      	str	r2, [r3, #0]
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b003      	add	sp, #12
 8000712:	bd90      	pop	{r4, r7, pc}
 8000714:	e000e100 	.word	0xe000e100
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3b01      	subs	r3, #1
 8000728:	4a0c      	ldr	r2, [pc, #48]	; (800075c <SysTick_Config+0x40>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d901      	bls.n	8000732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800072e:	2301      	movs	r3, #1
 8000730:	e010      	b.n	8000754 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <SysTick_Config+0x44>)
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	3a01      	subs	r2, #1
 8000738:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073a:	2301      	movs	r3, #1
 800073c:	425b      	negs	r3, r3
 800073e:	2103      	movs	r1, #3
 8000740:	0018      	movs	r0, r3
 8000742:	f7ff ff7d 	bl	8000640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <SysTick_Config+0x44>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074c:	4b04      	ldr	r3, [pc, #16]	; (8000760 <SysTick_Config+0x44>)
 800074e:	2207      	movs	r2, #7
 8000750:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000752:	2300      	movs	r3, #0
}
 8000754:	0018      	movs	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	b002      	add	sp, #8
 800075a:	bd80      	pop	{r7, pc}
 800075c:	00ffffff 	.word	0x00ffffff
 8000760:	e000e010 	.word	0xe000e010

08000764 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60b9      	str	r1, [r7, #8]
 800076c:	607a      	str	r2, [r7, #4]
 800076e:	210f      	movs	r1, #15
 8000770:	187b      	adds	r3, r7, r1
 8000772:	1c02      	adds	r2, r0, #0
 8000774:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	187b      	adds	r3, r7, r1
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b25b      	sxtb	r3, r3
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff ff5d 	bl	8000640 <__NVIC_SetPriority>
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b004      	add	sp, #16
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b082      	sub	sp, #8
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	0018      	movs	r0, r3
 800079a:	f7ff ffbf 	bl	800071c <SysTick_Config>
 800079e:	0003      	movs	r3, r0
}
 80007a0:	0018      	movs	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b002      	add	sp, #8
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007b6:	e147      	b.n	8000a48 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2101      	movs	r1, #1
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	4091      	lsls	r1, r2
 80007c2:	000a      	movs	r2, r1
 80007c4:	4013      	ands	r3, r2
 80007c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d100      	bne.n	80007d0 <HAL_GPIO_Init+0x28>
 80007ce:	e138      	b.n	8000a42 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d00b      	beq.n	80007f0 <HAL_GPIO_Init+0x48>
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	2b02      	cmp	r3, #2
 80007de:	d007      	beq.n	80007f0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e4:	2b11      	cmp	r3, #17
 80007e6:	d003      	beq.n	80007f0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	2b12      	cmp	r3, #18
 80007ee:	d130      	bne.n	8000852 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	2203      	movs	r2, #3
 80007fc:	409a      	lsls	r2, r3
 80007fe:	0013      	movs	r3, r2
 8000800:	43da      	mvns	r2, r3
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	4013      	ands	r3, r2
 8000806:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	409a      	lsls	r2, r3
 8000812:	0013      	movs	r3, r2
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4313      	orrs	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	693a      	ldr	r2, [r7, #16]
 800081e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000826:	2201      	movs	r2, #1
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	409a      	lsls	r2, r3
 800082c:	0013      	movs	r3, r2
 800082e:	43da      	mvns	r2, r3
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	4013      	ands	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	091b      	lsrs	r3, r3, #4
 800083c:	2201      	movs	r2, #1
 800083e:	401a      	ands	r2, r3
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	409a      	lsls	r2, r3
 8000844:	0013      	movs	r3, r2
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	4313      	orrs	r3, r2
 800084a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	2203      	movs	r2, #3
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	43da      	mvns	r2, r3
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	689a      	ldr	r2, [r3, #8]
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	409a      	lsls	r2, r3
 8000874:	0013      	movs	r3, r2
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	4313      	orrs	r3, r2
 800087a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	2b02      	cmp	r3, #2
 8000888:	d003      	beq.n	8000892 <HAL_GPIO_Init+0xea>
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	2b12      	cmp	r3, #18
 8000890:	d123      	bne.n	80008da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	08da      	lsrs	r2, r3, #3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	3208      	adds	r2, #8
 800089a:	0092      	lsls	r2, r2, #2
 800089c:	58d3      	ldr	r3, [r2, r3]
 800089e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	2207      	movs	r2, #7
 80008a4:	4013      	ands	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	220f      	movs	r2, #15
 80008aa:	409a      	lsls	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	43da      	mvns	r2, r3
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	4013      	ands	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	691a      	ldr	r2, [r3, #16]
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	2107      	movs	r1, #7
 80008be:	400b      	ands	r3, r1
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	409a      	lsls	r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	08da      	lsrs	r2, r3, #3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3208      	adds	r2, #8
 80008d4:	0092      	lsls	r2, r2, #2
 80008d6:	6939      	ldr	r1, [r7, #16]
 80008d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	2203      	movs	r2, #3
 80008e6:	409a      	lsls	r2, r3
 80008e8:	0013      	movs	r3, r2
 80008ea:	43da      	mvns	r2, r3
 80008ec:	693b      	ldr	r3, [r7, #16]
 80008ee:	4013      	ands	r3, r2
 80008f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2203      	movs	r2, #3
 80008f8:	401a      	ands	r2, r3
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	409a      	lsls	r2, r3
 8000900:	0013      	movs	r3, r2
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685a      	ldr	r2, [r3, #4]
 8000912:	2380      	movs	r3, #128	; 0x80
 8000914:	055b      	lsls	r3, r3, #21
 8000916:	4013      	ands	r3, r2
 8000918:	d100      	bne.n	800091c <HAL_GPIO_Init+0x174>
 800091a:	e092      	b.n	8000a42 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800091c:	4a50      	ldr	r2, [pc, #320]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	089b      	lsrs	r3, r3, #2
 8000922:	3318      	adds	r3, #24
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	589b      	ldr	r3, [r3, r2]
 8000928:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	2203      	movs	r2, #3
 800092e:	4013      	ands	r3, r2
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	220f      	movs	r2, #15
 8000934:	409a      	lsls	r2, r3
 8000936:	0013      	movs	r3, r2
 8000938:	43da      	mvns	r2, r3
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	4013      	ands	r3, r2
 800093e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	23a0      	movs	r3, #160	; 0xa0
 8000944:	05db      	lsls	r3, r3, #23
 8000946:	429a      	cmp	r2, r3
 8000948:	d013      	beq.n	8000972 <HAL_GPIO_Init+0x1ca>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a45      	ldr	r2, [pc, #276]	; (8000a64 <HAL_GPIO_Init+0x2bc>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d00d      	beq.n	800096e <HAL_GPIO_Init+0x1c6>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a44      	ldr	r2, [pc, #272]	; (8000a68 <HAL_GPIO_Init+0x2c0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d007      	beq.n	800096a <HAL_GPIO_Init+0x1c2>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a43      	ldr	r2, [pc, #268]	; (8000a6c <HAL_GPIO_Init+0x2c4>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d101      	bne.n	8000966 <HAL_GPIO_Init+0x1be>
 8000962:	2303      	movs	r3, #3
 8000964:	e006      	b.n	8000974 <HAL_GPIO_Init+0x1cc>
 8000966:	2305      	movs	r3, #5
 8000968:	e004      	b.n	8000974 <HAL_GPIO_Init+0x1cc>
 800096a:	2302      	movs	r3, #2
 800096c:	e002      	b.n	8000974 <HAL_GPIO_Init+0x1cc>
 800096e:	2301      	movs	r3, #1
 8000970:	e000      	b.n	8000974 <HAL_GPIO_Init+0x1cc>
 8000972:	2300      	movs	r3, #0
 8000974:	697a      	ldr	r2, [r7, #20]
 8000976:	2103      	movs	r1, #3
 8000978:	400a      	ands	r2, r1
 800097a:	00d2      	lsls	r2, r2, #3
 800097c:	4093      	lsls	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	4313      	orrs	r3, r2
 8000982:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000984:	4936      	ldr	r1, [pc, #216]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	089b      	lsrs	r3, r3, #2
 800098a:	3318      	adds	r3, #24
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000992:	4a33      	ldr	r2, [pc, #204]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	58d3      	ldr	r3, [r2, r3]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	43da      	mvns	r2, r3
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685a      	ldr	r2, [r3, #4]
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	025b      	lsls	r3, r3, #9
 80009ac:	4013      	ands	r3, r2
 80009ae:	d003      	beq.n	80009b8 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009b8:	4929      	ldr	r1, [pc, #164]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 80009ba:	2280      	movs	r2, #128	; 0x80
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80009c0:	4a27      	ldr	r2, [pc, #156]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 80009c2:	2384      	movs	r3, #132	; 0x84
 80009c4:	58d3      	ldr	r3, [r2, r3]
 80009c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	43da      	mvns	r2, r3
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	4013      	ands	r3, r2
 80009d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685a      	ldr	r2, [r3, #4]
 80009d6:	2380      	movs	r3, #128	; 0x80
 80009d8:	029b      	lsls	r3, r3, #10
 80009da:	4013      	ands	r3, r2
 80009dc:	d003      	beq.n	80009e6 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009e6:	491e      	ldr	r1, [pc, #120]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 80009e8:	2284      	movs	r2, #132	; 0x84
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	43da      	mvns	r2, r3
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685a      	ldr	r2, [r3, #4]
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	035b      	lsls	r3, r3, #13
 8000a06:	4013      	ands	r3, r2
 8000a08:	d003      	beq.n	8000a12 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	43da      	mvns	r2, r3
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	4013      	ands	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685a      	ldr	r2, [r3, #4]
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	039b      	lsls	r3, r3, #14
 8000a30:	4013      	ands	r3, r2
 8000a32:	d003      	beq.n	8000a3c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a3c:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <HAL_GPIO_Init+0x2b8>)
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3301      	adds	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	40da      	lsrs	r2, r3
 8000a50:	1e13      	subs	r3, r2, #0
 8000a52:	d000      	beq.n	8000a56 <HAL_GPIO_Init+0x2ae>
 8000a54:	e6b0      	b.n	80007b8 <HAL_GPIO_Init+0x10>
  }
}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b006      	add	sp, #24
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	40021800 	.word	0x40021800
 8000a64:	50000400 	.word	0x50000400
 8000a68:	50000800 	.word	0x50000800
 8000a6c:	50000c00 	.word	0x50000c00

08000a70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	000a      	movs	r2, r1
 8000a7a:	1cbb      	adds	r3, r7, #2
 8000a7c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	1cba      	adds	r2, r7, #2
 8000a84:	8812      	ldrh	r2, [r2, #0]
 8000a86:	4013      	ands	r3, r2
 8000a88:	d004      	beq.n	8000a94 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000a8a:	230f      	movs	r3, #15
 8000a8c:	18fb      	adds	r3, r7, r3
 8000a8e:	2201      	movs	r2, #1
 8000a90:	701a      	strb	r2, [r3, #0]
 8000a92:	e003      	b.n	8000a9c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000a94:	230f      	movs	r3, #15
 8000a96:	18fb      	adds	r3, r7, r3
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	781b      	ldrb	r3, [r3, #0]
}
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b004      	add	sp, #16
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b082      	sub	sp, #8
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	0008      	movs	r0, r1
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	1cbb      	adds	r3, r7, #2
 8000ab8:	1c02      	adds	r2, r0, #0
 8000aba:	801a      	strh	r2, [r3, #0]
 8000abc:	1c7b      	adds	r3, r7, #1
 8000abe:	1c0a      	adds	r2, r1, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ac2:	1c7b      	adds	r3, r7, #1
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d004      	beq.n	8000ad4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000aca:	1cbb      	adds	r3, r7, #2
 8000acc:	881a      	ldrh	r2, [r3, #0]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ad2:	e003      	b.n	8000adc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ad4:	1cbb      	adds	r3, r7, #2
 8000ad6:	881a      	ldrh	r2, [r3, #0]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000adc:	46c0      	nop			; (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000aec:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a19      	ldr	r2, [pc, #100]	; (8000b58 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000af2:	4013      	ands	r3, r2
 8000af4:	0019      	movs	r1, r3
 8000af6:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	430a      	orrs	r2, r1
 8000afc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	2380      	movs	r3, #128	; 0x80
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d11f      	bne.n	8000b48 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	189b      	adds	r3, r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4912      	ldr	r1, [pc, #72]	; (8000b60 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000b16:	0018      	movs	r0, r3
 8000b18:	f7ff faf4 	bl	8000104 <__udivsi3>
 8000b1c:	0003      	movs	r3, r0
 8000b1e:	3301      	adds	r3, #1
 8000b20:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b22:	e008      	b.n	8000b36 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	e001      	b.n	8000b36 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000b32:	2303      	movs	r3, #3
 8000b34:	e009      	b.n	8000b4a <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b36:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b38:	695a      	ldr	r2, [r3, #20]
 8000b3a:	2380      	movs	r3, #128	; 0x80
 8000b3c:	00db      	lsls	r3, r3, #3
 8000b3e:	401a      	ands	r2, r3
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d0ed      	beq.n	8000b24 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000b48:	2300      	movs	r3, #0
}
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b004      	add	sp, #16
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	40007000 	.word	0x40007000
 8000b58:	fffff9ff 	.word	0xfffff9ff
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	000f4240 	.word	0x000f4240

08000b64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e304      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	d100      	bne.n	8000b82 <HAL_RCC_OscConfig+0x1e>
 8000b80:	e07c      	b.n	8000c7c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b82:	4bc3      	ldr	r3, [pc, #780]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	2238      	movs	r2, #56	; 0x38
 8000b88:	4013      	ands	r3, r2
 8000b8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b8c:	4bc0      	ldr	r3, [pc, #768]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	2203      	movs	r2, #3
 8000b92:	4013      	ands	r3, r2
 8000b94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	2b10      	cmp	r3, #16
 8000b9a:	d102      	bne.n	8000ba2 <HAL_RCC_OscConfig+0x3e>
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	2b03      	cmp	r3, #3
 8000ba0:	d002      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x44>
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	2b08      	cmp	r3, #8
 8000ba6:	d10b      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba8:	4bb9      	ldr	r3, [pc, #740]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	2380      	movs	r3, #128	; 0x80
 8000bae:	029b      	lsls	r3, r3, #10
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	d062      	beq.n	8000c7a <HAL_RCC_OscConfig+0x116>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d15e      	bne.n	8000c7a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	e2df      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	685a      	ldr	r2, [r3, #4]
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	025b      	lsls	r3, r3, #9
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d107      	bne.n	8000bdc <HAL_RCC_OscConfig+0x78>
 8000bcc:	4bb0      	ldr	r3, [pc, #704]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4baf      	ldr	r3, [pc, #700]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bd2:	2180      	movs	r1, #128	; 0x80
 8000bd4:	0249      	lsls	r1, r1, #9
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	e020      	b.n	8000c1e <HAL_RCC_OscConfig+0xba>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685a      	ldr	r2, [r3, #4]
 8000be0:	23a0      	movs	r3, #160	; 0xa0
 8000be2:	02db      	lsls	r3, r3, #11
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d10e      	bne.n	8000c06 <HAL_RCC_OscConfig+0xa2>
 8000be8:	4ba9      	ldr	r3, [pc, #676]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4ba8      	ldr	r3, [pc, #672]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bee:	2180      	movs	r1, #128	; 0x80
 8000bf0:	02c9      	lsls	r1, r1, #11
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	4ba6      	ldr	r3, [pc, #664]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	4ba5      	ldr	r3, [pc, #660]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000bfc:	2180      	movs	r1, #128	; 0x80
 8000bfe:	0249      	lsls	r1, r1, #9
 8000c00:	430a      	orrs	r2, r1
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	e00b      	b.n	8000c1e <HAL_RCC_OscConfig+0xba>
 8000c06:	4ba2      	ldr	r3, [pc, #648]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	4ba1      	ldr	r3, [pc, #644]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c0c:	49a1      	ldr	r1, [pc, #644]	; (8000e94 <HAL_RCC_OscConfig+0x330>)
 8000c0e:	400a      	ands	r2, r1
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	4b9f      	ldr	r3, [pc, #636]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	4b9e      	ldr	r3, [pc, #632]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c18:	499f      	ldr	r1, [pc, #636]	; (8000e98 <HAL_RCC_OscConfig+0x334>)
 8000c1a:	400a      	ands	r2, r1
 8000c1c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d014      	beq.n	8000c50 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c26:	f7ff fceb 	bl	8000600 <HAL_GetTick>
 8000c2a:	0003      	movs	r3, r0
 8000c2c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c30:	f7ff fce6 	bl	8000600 <HAL_GetTick>
 8000c34:	0002      	movs	r2, r0
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b64      	cmp	r3, #100	; 0x64
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e29e      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c42:	4b93      	ldr	r3, [pc, #588]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	2380      	movs	r3, #128	; 0x80
 8000c48:	029b      	lsls	r3, r3, #10
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	d0f0      	beq.n	8000c30 <HAL_RCC_OscConfig+0xcc>
 8000c4e:	e015      	b.n	8000c7c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c50:	f7ff fcd6 	bl	8000600 <HAL_GetTick>
 8000c54:	0003      	movs	r3, r0
 8000c56:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c58:	e008      	b.n	8000c6c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c5a:	f7ff fcd1 	bl	8000600 <HAL_GetTick>
 8000c5e:	0002      	movs	r2, r0
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	2b64      	cmp	r3, #100	; 0x64
 8000c66:	d901      	bls.n	8000c6c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	e289      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c6c:	4b88      	ldr	r3, [pc, #544]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	2380      	movs	r3, #128	; 0x80
 8000c72:	029b      	lsls	r3, r3, #10
 8000c74:	4013      	ands	r3, r2
 8000c76:	d1f0      	bne.n	8000c5a <HAL_RCC_OscConfig+0xf6>
 8000c78:	e000      	b.n	8000c7c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2202      	movs	r2, #2
 8000c82:	4013      	ands	r3, r2
 8000c84:	d100      	bne.n	8000c88 <HAL_RCC_OscConfig+0x124>
 8000c86:	e099      	b.n	8000dbc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c88:	4b81      	ldr	r3, [pc, #516]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	2238      	movs	r2, #56	; 0x38
 8000c8e:	4013      	ands	r3, r2
 8000c90:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c92:	4b7f      	ldr	r3, [pc, #508]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	2203      	movs	r2, #3
 8000c98:	4013      	ands	r3, r2
 8000c9a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2b10      	cmp	r3, #16
 8000ca0:	d102      	bne.n	8000ca8 <HAL_RCC_OscConfig+0x144>
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d002      	beq.n	8000cae <HAL_RCC_OscConfig+0x14a>
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d135      	bne.n	8000d1a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cae:	4b78      	ldr	r3, [pc, #480]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	2380      	movs	r3, #128	; 0x80
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d005      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x162>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	68db      	ldr	r3, [r3, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d101      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e25c      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc6:	4b72      	ldr	r3, [pc, #456]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	4a74      	ldr	r2, [pc, #464]	; (8000e9c <HAL_RCC_OscConfig+0x338>)
 8000ccc:	4013      	ands	r3, r2
 8000cce:	0019      	movs	r1, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	021a      	lsls	r2, r3, #8
 8000cd6:	4b6e      	ldr	r3, [pc, #440]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d112      	bne.n	8000d08 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000ce2:	4b6b      	ldr	r3, [pc, #428]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a6e      	ldr	r2, [pc, #440]	; (8000ea0 <HAL_RCC_OscConfig+0x33c>)
 8000ce8:	4013      	ands	r3, r2
 8000cea:	0019      	movs	r1, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691a      	ldr	r2, [r3, #16]
 8000cf0:	4b67      	ldr	r3, [pc, #412]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000cf6:	4b66      	ldr	r3, [pc, #408]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	0adb      	lsrs	r3, r3, #11
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	4013      	ands	r3, r2
 8000d00:	4a68      	ldr	r2, [pc, #416]	; (8000ea4 <HAL_RCC_OscConfig+0x340>)
 8000d02:	40da      	lsrs	r2, r3
 8000d04:	4b68      	ldr	r3, [pc, #416]	; (8000ea8 <HAL_RCC_OscConfig+0x344>)
 8000d06:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d08:	4b68      	ldr	r3, [pc, #416]	; (8000eac <HAL_RCC_OscConfig+0x348>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f7ff fc1b 	bl	8000548 <HAL_InitTick>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d051      	beq.n	8000dba <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e232      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68db      	ldr	r3, [r3, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d030      	beq.n	8000d84 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d22:	4b5b      	ldr	r3, [pc, #364]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a5e      	ldr	r2, [pc, #376]	; (8000ea0 <HAL_RCC_OscConfig+0x33c>)
 8000d28:	4013      	ands	r3, r2
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	691a      	ldr	r2, [r3, #16]
 8000d30:	4b57      	ldr	r3, [pc, #348]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d32:	430a      	orrs	r2, r1
 8000d34:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000d36:	4b56      	ldr	r3, [pc, #344]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b55      	ldr	r3, [pc, #340]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d3c:	2180      	movs	r1, #128	; 0x80
 8000d3e:	0049      	lsls	r1, r1, #1
 8000d40:	430a      	orrs	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d44:	f7ff fc5c 	bl	8000600 <HAL_GetTick>
 8000d48:	0003      	movs	r3, r0
 8000d4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d4c:	e008      	b.n	8000d60 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d4e:	f7ff fc57 	bl	8000600 <HAL_GetTick>
 8000d52:	0002      	movs	r2, r0
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e20f      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d60:	4b4b      	ldr	r3, [pc, #300]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d0f0      	beq.n	8000d4e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d6c:	4b48      	ldr	r3, [pc, #288]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	4a4a      	ldr	r2, [pc, #296]	; (8000e9c <HAL_RCC_OscConfig+0x338>)
 8000d72:	4013      	ands	r3, r2
 8000d74:	0019      	movs	r1, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	021a      	lsls	r2, r3, #8
 8000d7c:	4b44      	ldr	r3, [pc, #272]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	e01b      	b.n	8000dbc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000d84:	4b42      	ldr	r3, [pc, #264]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b41      	ldr	r3, [pc, #260]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000d8a:	4949      	ldr	r1, [pc, #292]	; (8000eb0 <HAL_RCC_OscConfig+0x34c>)
 8000d8c:	400a      	ands	r2, r1
 8000d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d90:	f7ff fc36 	bl	8000600 <HAL_GetTick>
 8000d94:	0003      	movs	r3, r0
 8000d96:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d98:	e008      	b.n	8000dac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d9a:	f7ff fc31 	bl	8000600 <HAL_GetTick>
 8000d9e:	0002      	movs	r2, r0
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d901      	bls.n	8000dac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000da8:	2303      	movs	r3, #3
 8000daa:	e1e9      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dac:	4b38      	ldr	r3, [pc, #224]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4013      	ands	r3, r2
 8000db6:	d1f0      	bne.n	8000d9a <HAL_RCC_OscConfig+0x236>
 8000db8:	e000      	b.n	8000dbc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000dba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2208      	movs	r2, #8
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	d047      	beq.n	8000e56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000dc6:	4b32      	ldr	r3, [pc, #200]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	2238      	movs	r2, #56	; 0x38
 8000dcc:	4013      	ands	r3, r2
 8000dce:	2b18      	cmp	r3, #24
 8000dd0:	d10a      	bne.n	8000de8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000dd2:	4b2f      	ldr	r3, [pc, #188]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d03c      	beq.n	8000e56 <HAL_RCC_OscConfig+0x2f2>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d138      	bne.n	8000e56 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e1cb      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d019      	beq.n	8000e24 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000df0:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000df2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000df4:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000df6:	2101      	movs	r1, #1
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dfc:	f7ff fc00 	bl	8000600 <HAL_GetTick>
 8000e00:	0003      	movs	r3, r0
 8000e02:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e04:	e008      	b.n	8000e18 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e06:	f7ff fbfb 	bl	8000600 <HAL_GetTick>
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e1b3      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e18:	4b1d      	ldr	r3, [pc, #116]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d0f1      	beq.n	8000e06 <HAL_RCC_OscConfig+0x2a2>
 8000e22:	e018      	b.n	8000e56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000e24:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e28:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	438a      	bics	r2, r1
 8000e2e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e30:	f7ff fbe6 	bl	8000600 <HAL_GetTick>
 8000e34:	0003      	movs	r3, r0
 8000e36:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e38:	e008      	b.n	8000e4c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e3a:	f7ff fbe1 	bl	8000600 <HAL_GetTick>
 8000e3e:	0002      	movs	r2, r0
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e199      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e4c:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e50:	2202      	movs	r2, #2
 8000e52:	4013      	ands	r3, r2
 8000e54:	d1f1      	bne.n	8000e3a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2204      	movs	r2, #4
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	d100      	bne.n	8000e62 <HAL_RCC_OscConfig+0x2fe>
 8000e60:	e0c6      	b.n	8000ff0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e62:	231f      	movs	r3, #31
 8000e64:	18fb      	adds	r3, r7, r3
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	2238      	movs	r2, #56	; 0x38
 8000e70:	4013      	ands	r3, r2
 8000e72:	2b20      	cmp	r3, #32
 8000e74:	d11e      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <HAL_RCC_OscConfig+0x32c>)
 8000e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d100      	bne.n	8000e82 <HAL_RCC_OscConfig+0x31e>
 8000e80:	e0b6      	b.n	8000ff0 <HAL_RCC_OscConfig+0x48c>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d000      	beq.n	8000e8c <HAL_RCC_OscConfig+0x328>
 8000e8a:	e0b1      	b.n	8000ff0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	e177      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
 8000e90:	40021000 	.word	0x40021000
 8000e94:	fffeffff 	.word	0xfffeffff
 8000e98:	fffbffff 	.word	0xfffbffff
 8000e9c:	ffff80ff 	.word	0xffff80ff
 8000ea0:	ffffc7ff 	.word	0xffffc7ff
 8000ea4:	00f42400 	.word	0x00f42400
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000004 	.word	0x20000004
 8000eb0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000eb4:	4bb4      	ldr	r3, [pc, #720]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000eb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	055b      	lsls	r3, r3, #21
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d101      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x360>
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e000      	b.n	8000ec6 <HAL_RCC_OscConfig+0x362>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d011      	beq.n	8000eee <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	4baf      	ldr	r3, [pc, #700]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000ecc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ece:	4bae      	ldr	r3, [pc, #696]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	0549      	lsls	r1, r1, #21
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ed8:	4bab      	ldr	r3, [pc, #684]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000edc:	2380      	movs	r3, #128	; 0x80
 8000ede:	055b      	lsls	r3, r3, #21
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000ee6:	231f      	movs	r3, #31
 8000ee8:	18fb      	adds	r3, r7, r3
 8000eea:	2201      	movs	r2, #1
 8000eec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eee:	4ba7      	ldr	r3, [pc, #668]	; (800118c <HAL_RCC_OscConfig+0x628>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d11a      	bne.n	8000f30 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000efa:	4ba4      	ldr	r3, [pc, #656]	; (800118c <HAL_RCC_OscConfig+0x628>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	4ba3      	ldr	r3, [pc, #652]	; (800118c <HAL_RCC_OscConfig+0x628>)
 8000f00:	2180      	movs	r1, #128	; 0x80
 8000f02:	0049      	lsls	r1, r1, #1
 8000f04:	430a      	orrs	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fb7a 	bl	8000600 <HAL_GetTick>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f12:	f7ff fb75 	bl	8000600 <HAL_GetTick>
 8000f16:	0002      	movs	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e12d      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f24:	4b99      	ldr	r3, [pc, #612]	; (800118c <HAL_RCC_OscConfig+0x628>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d0f0      	beq.n	8000f12 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d106      	bne.n	8000f46 <HAL_RCC_OscConfig+0x3e2>
 8000f38:	4b93      	ldr	r3, [pc, #588]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f3c:	4b92      	ldr	r3, [pc, #584]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f3e:	2101      	movs	r1, #1
 8000f40:	430a      	orrs	r2, r1
 8000f42:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f44:	e01c      	b.n	8000f80 <HAL_RCC_OscConfig+0x41c>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	2b05      	cmp	r3, #5
 8000f4c:	d10c      	bne.n	8000f68 <HAL_RCC_OscConfig+0x404>
 8000f4e:	4b8e      	ldr	r3, [pc, #568]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f52:	4b8d      	ldr	r3, [pc, #564]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f54:	2104      	movs	r1, #4
 8000f56:	430a      	orrs	r2, r1
 8000f58:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f5a:	4b8b      	ldr	r3, [pc, #556]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f5e:	4b8a      	ldr	r3, [pc, #552]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	430a      	orrs	r2, r1
 8000f64:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f66:	e00b      	b.n	8000f80 <HAL_RCC_OscConfig+0x41c>
 8000f68:	4b87      	ldr	r3, [pc, #540]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f6c:	4b86      	ldr	r3, [pc, #536]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f6e:	2101      	movs	r1, #1
 8000f70:	438a      	bics	r2, r1
 8000f72:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f74:	4b84      	ldr	r3, [pc, #528]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f78:	4b83      	ldr	r3, [pc, #524]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	438a      	bics	r2, r1
 8000f7e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d014      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f88:	f7ff fb3a 	bl	8000600 <HAL_GetTick>
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f90:	e009      	b.n	8000fa6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f92:	f7ff fb35 	bl	8000600 <HAL_GetTick>
 8000f96:	0002      	movs	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	4a7c      	ldr	r2, [pc, #496]	; (8001190 <HAL_RCC_OscConfig+0x62c>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e0ec      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fa6:	4b78      	ldr	r3, [pc, #480]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000faa:	2202      	movs	r2, #2
 8000fac:	4013      	ands	r3, r2
 8000fae:	d0f0      	beq.n	8000f92 <HAL_RCC_OscConfig+0x42e>
 8000fb0:	e013      	b.n	8000fda <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fb25 	bl	8000600 <HAL_GetTick>
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fba:	e009      	b.n	8000fd0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fb20 	bl	8000600 <HAL_GetTick>
 8000fc0:	0002      	movs	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	4a72      	ldr	r2, [pc, #456]	; (8001190 <HAL_RCC_OscConfig+0x62c>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e0d7      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fd0:	4b6d      	ldr	r3, [pc, #436]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d1f0      	bne.n	8000fbc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000fda:	231f      	movs	r3, #31
 8000fdc:	18fb      	adds	r3, r7, r3
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d105      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000fe4:	4b68      	ldr	r3, [pc, #416]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000fe6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fe8:	4b67      	ldr	r3, [pc, #412]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000fea:	496a      	ldr	r1, [pc, #424]	; (8001194 <HAL_RCC_OscConfig+0x630>)
 8000fec:	400a      	ands	r2, r1
 8000fee:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d100      	bne.n	8000ffa <HAL_RCC_OscConfig+0x496>
 8000ff8:	e0c1      	b.n	800117e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ffa:	4b63      	ldr	r3, [pc, #396]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	2238      	movs	r2, #56	; 0x38
 8001000:	4013      	ands	r3, r2
 8001002:	2b10      	cmp	r3, #16
 8001004:	d100      	bne.n	8001008 <HAL_RCC_OscConfig+0x4a4>
 8001006:	e081      	b.n	800110c <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	69db      	ldr	r3, [r3, #28]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d156      	bne.n	80010be <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001010:	4b5d      	ldr	r3, [pc, #372]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b5c      	ldr	r3, [pc, #368]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001016:	4960      	ldr	r1, [pc, #384]	; (8001198 <HAL_RCC_OscConfig+0x634>)
 8001018:	400a      	ands	r2, r1
 800101a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800101c:	f7ff faf0 	bl	8000600 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001026:	f7ff faeb 	bl	8000600 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e0a3      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001038:	4b53      	ldr	r3, [pc, #332]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	2380      	movs	r3, #128	; 0x80
 800103e:	049b      	lsls	r3, r3, #18
 8001040:	4013      	ands	r3, r2
 8001042:	d1f0      	bne.n	8001026 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001044:	4b50      	ldr	r3, [pc, #320]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4a54      	ldr	r2, [pc, #336]	; (800119c <HAL_RCC_OscConfig+0x638>)
 800104a:	4013      	ands	r3, r2
 800104c:	0019      	movs	r1, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a1a      	ldr	r2, [r3, #32]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001056:	431a      	orrs	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	431a      	orrs	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001064:	431a      	orrs	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	431a      	orrs	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001070:	431a      	orrs	r2, r3
 8001072:	4b45      	ldr	r3, [pc, #276]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001074:	430a      	orrs	r2, r1
 8001076:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001078:	4b43      	ldr	r3, [pc, #268]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b42      	ldr	r3, [pc, #264]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 800107e:	2180      	movs	r1, #128	; 0x80
 8001080:	0449      	lsls	r1, r1, #17
 8001082:	430a      	orrs	r2, r1
 8001084:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001086:	4b40      	ldr	r3, [pc, #256]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001088:	68da      	ldr	r2, [r3, #12]
 800108a:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 800108c:	2180      	movs	r1, #128	; 0x80
 800108e:	0549      	lsls	r1, r1, #21
 8001090:	430a      	orrs	r2, r1
 8001092:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001094:	f7ff fab4 	bl	8000600 <HAL_GetTick>
 8001098:	0003      	movs	r3, r0
 800109a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109e:	f7ff faaf 	bl	8000600 <HAL_GetTick>
 80010a2:	0002      	movs	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e067      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010b0:	4b35      	ldr	r3, [pc, #212]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	049b      	lsls	r3, r3, #18
 80010b8:	4013      	ands	r3, r2
 80010ba:	d0f0      	beq.n	800109e <HAL_RCC_OscConfig+0x53a>
 80010bc:	e05f      	b.n	800117e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010be:	4b32      	ldr	r3, [pc, #200]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	4b31      	ldr	r3, [pc, #196]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010c4:	4934      	ldr	r1, [pc, #208]	; (8001198 <HAL_RCC_OscConfig+0x634>)
 80010c6:	400a      	ands	r2, r1
 80010c8:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80010ca:	4b2f      	ldr	r3, [pc, #188]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010cc:	68da      	ldr	r2, [r3, #12]
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010d0:	2103      	movs	r1, #3
 80010d2:	438a      	bics	r2, r1
 80010d4:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80010d6:	4b2c      	ldr	r3, [pc, #176]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010d8:	68da      	ldr	r2, [r3, #12]
 80010da:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 80010dc:	4930      	ldr	r1, [pc, #192]	; (80011a0 <HAL_RCC_OscConfig+0x63c>)
 80010de:	400a      	ands	r2, r1
 80010e0:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e2:	f7ff fa8d 	bl	8000600 <HAL_GetTick>
 80010e6:	0003      	movs	r3, r0
 80010e8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ec:	f7ff fa88 	bl	8000600 <HAL_GetTick>
 80010f0:	0002      	movs	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e040      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010fe:	4b22      	ldr	r3, [pc, #136]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	049b      	lsls	r3, r3, #18
 8001106:	4013      	ands	r3, r2
 8001108:	d1f0      	bne.n	80010ec <HAL_RCC_OscConfig+0x588>
 800110a:	e038      	b.n	800117e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d101      	bne.n	8001118 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e033      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001118:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <HAL_RCC_OscConfig+0x624>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	2203      	movs	r2, #3
 8001122:	401a      	ands	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	429a      	cmp	r2, r3
 800112a:	d126      	bne.n	800117a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	2270      	movs	r2, #112	; 0x70
 8001130:	401a      	ands	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001136:	429a      	cmp	r2, r3
 8001138:	d11f      	bne.n	800117a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	23fe      	movs	r3, #254	; 0xfe
 800113e:	01db      	lsls	r3, r3, #7
 8001140:	401a      	ands	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001146:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001148:	429a      	cmp	r2, r3
 800114a:	d116      	bne.n	800117a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800114c:	697a      	ldr	r2, [r7, #20]
 800114e:	23f8      	movs	r3, #248	; 0xf8
 8001150:	039b      	lsls	r3, r3, #14
 8001152:	401a      	ands	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001158:	429a      	cmp	r2, r3
 800115a:	d10e      	bne.n	800117a <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	23e0      	movs	r3, #224	; 0xe0
 8001160:	051b      	lsls	r3, r3, #20
 8001162:	401a      	ands	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001168:	429a      	cmp	r2, r3
 800116a:	d106      	bne.n	800117a <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	0f5b      	lsrs	r3, r3, #29
 8001170:	075a      	lsls	r2, r3, #29
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001176:	429a      	cmp	r2, r3
 8001178:	d001      	beq.n	800117e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b008      	add	sp, #32
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000
 800118c:	40007000 	.word	0x40007000
 8001190:	00001388 	.word	0x00001388
 8001194:	efffffff 	.word	0xefffffff
 8001198:	feffffff 	.word	0xfeffffff
 800119c:	11c1808c 	.word	0x11c1808c
 80011a0:	eefeffff 	.word	0xeefeffff

080011a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d101      	bne.n	80011b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e0e9      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011b8:	4b76      	ldr	r3, [pc, #472]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2207      	movs	r2, #7
 80011be:	4013      	ands	r3, r2
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d91e      	bls.n	8001204 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c6:	4b73      	ldr	r3, [pc, #460]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2207      	movs	r2, #7
 80011cc:	4393      	bics	r3, r2
 80011ce:	0019      	movs	r1, r3
 80011d0:	4b70      	ldr	r3, [pc, #448]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 80011d2:	683a      	ldr	r2, [r7, #0]
 80011d4:	430a      	orrs	r2, r1
 80011d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80011d8:	f7ff fa12 	bl	8000600 <HAL_GetTick>
 80011dc:	0003      	movs	r3, r0
 80011de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011e0:	e009      	b.n	80011f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011e2:	f7ff fa0d 	bl	8000600 <HAL_GetTick>
 80011e6:	0002      	movs	r2, r0
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	4a6a      	ldr	r2, [pc, #424]	; (8001398 <HAL_RCC_ClockConfig+0x1f4>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e0ca      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011f6:	4b67      	ldr	r3, [pc, #412]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2207      	movs	r2, #7
 80011fc:	4013      	ands	r3, r2
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d1ee      	bne.n	80011e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2202      	movs	r2, #2
 800120a:	4013      	ands	r3, r2
 800120c:	d015      	beq.n	800123a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2204      	movs	r2, #4
 8001214:	4013      	ands	r3, r2
 8001216:	d006      	beq.n	8001226 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001218:	4b60      	ldr	r3, [pc, #384]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	4b5f      	ldr	r3, [pc, #380]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800121e:	21e0      	movs	r1, #224	; 0xe0
 8001220:	01c9      	lsls	r1, r1, #7
 8001222:	430a      	orrs	r2, r1
 8001224:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001226:	4b5d      	ldr	r3, [pc, #372]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	4a5d      	ldr	r2, [pc, #372]	; (80013a0 <HAL_RCC_ClockConfig+0x1fc>)
 800122c:	4013      	ands	r3, r2
 800122e:	0019      	movs	r1, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	4b59      	ldr	r3, [pc, #356]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 8001236:	430a      	orrs	r2, r1
 8001238:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	4013      	ands	r3, r2
 8001242:	d057      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d107      	bne.n	800125c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800124c:	4b53      	ldr	r3, [pc, #332]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	029b      	lsls	r3, r3, #10
 8001254:	4013      	ands	r3, r2
 8001256:	d12b      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e097      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b02      	cmp	r3, #2
 8001262:	d107      	bne.n	8001274 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001264:	4b4d      	ldr	r3, [pc, #308]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	049b      	lsls	r3, r3, #18
 800126c:	4013      	ands	r3, r2
 800126e:	d11f      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e08b      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d107      	bne.n	800128c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800127c:	4b47      	ldr	r3, [pc, #284]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	4013      	ands	r3, r2
 8001286:	d113      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e07f      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	2b03      	cmp	r3, #3
 8001292:	d106      	bne.n	80012a2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001294:	4b41      	ldr	r3, [pc, #260]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 8001296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001298:	2202      	movs	r2, #2
 800129a:	4013      	ands	r3, r2
 800129c:	d108      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e074      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012a2:	4b3e      	ldr	r3, [pc, #248]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 80012a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012a6:	2202      	movs	r2, #2
 80012a8:	4013      	ands	r3, r2
 80012aa:	d101      	bne.n	80012b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e06d      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012b0:	4b3a      	ldr	r3, [pc, #232]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	2207      	movs	r2, #7
 80012b6:	4393      	bics	r3, r2
 80012b8:	0019      	movs	r1, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	4b37      	ldr	r3, [pc, #220]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 80012c0:	430a      	orrs	r2, r1
 80012c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012c4:	f7ff f99c 	bl	8000600 <HAL_GetTick>
 80012c8:	0003      	movs	r3, r0
 80012ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012cc:	e009      	b.n	80012e2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ce:	f7ff f997 	bl	8000600 <HAL_GetTick>
 80012d2:	0002      	movs	r2, r0
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	4a2f      	ldr	r2, [pc, #188]	; (8001398 <HAL_RCC_ClockConfig+0x1f4>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e054      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e2:	4b2e      	ldr	r3, [pc, #184]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	2238      	movs	r2, #56	; 0x38
 80012e8:	401a      	ands	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d1ec      	bne.n	80012ce <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012f4:	4b27      	ldr	r3, [pc, #156]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2207      	movs	r2, #7
 80012fa:	4013      	ands	r3, r2
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d21e      	bcs.n	8001340 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2207      	movs	r2, #7
 8001308:	4393      	bics	r3, r2
 800130a:	0019      	movs	r1, r3
 800130c:	4b21      	ldr	r3, [pc, #132]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	430a      	orrs	r2, r1
 8001312:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001314:	f7ff f974 	bl	8000600 <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800131c:	e009      	b.n	8001332 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800131e:	f7ff f96f 	bl	8000600 <HAL_GetTick>
 8001322:	0002      	movs	r2, r0
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	4a1b      	ldr	r2, [pc, #108]	; (8001398 <HAL_RCC_ClockConfig+0x1f4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e02c      	b.n	800138c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001332:	4b18      	ldr	r3, [pc, #96]	; (8001394 <HAL_RCC_ClockConfig+0x1f0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2207      	movs	r2, #7
 8001338:	4013      	ands	r3, r2
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d1ee      	bne.n	800131e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2204      	movs	r2, #4
 8001346:	4013      	ands	r3, r2
 8001348:	d009      	beq.n	800135e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <HAL_RCC_ClockConfig+0x200>)
 8001350:	4013      	ands	r3, r2
 8001352:	0019      	movs	r1, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68da      	ldr	r2, [r3, #12]
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 800135a:	430a      	orrs	r2, r1
 800135c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800135e:	f000 f829 	bl	80013b4 <HAL_RCC_GetSysClockFreq>
 8001362:	0001      	movs	r1, r0
 8001364:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_RCC_ClockConfig+0x1f8>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	220f      	movs	r2, #15
 800136c:	401a      	ands	r2, r3
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <HAL_RCC_ClockConfig+0x204>)
 8001370:	0092      	lsls	r2, r2, #2
 8001372:	58d3      	ldr	r3, [r2, r3]
 8001374:	221f      	movs	r2, #31
 8001376:	4013      	ands	r3, r2
 8001378:	000a      	movs	r2, r1
 800137a:	40da      	lsrs	r2, r3
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <HAL_RCC_ClockConfig+0x208>)
 800137e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001380:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_RCC_ClockConfig+0x20c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	0018      	movs	r0, r3
 8001386:	f7ff f8df 	bl	8000548 <HAL_InitTick>
 800138a:	0003      	movs	r3, r0
}
 800138c:	0018      	movs	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	b004      	add	sp, #16
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40022000 	.word	0x40022000
 8001398:	00001388 	.word	0x00001388
 800139c:	40021000 	.word	0x40021000
 80013a0:	fffff0ff 	.word	0xfffff0ff
 80013a4:	ffff8fff 	.word	0xffff8fff
 80013a8:	08001898 	.word	0x08001898
 80013ac:	20000000 	.word	0x20000000
 80013b0:	20000004 	.word	0x20000004

080013b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2238      	movs	r2, #56	; 0x38
 80013c0:	4013      	ands	r3, r2
 80013c2:	d10f      	bne.n	80013e4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80013c4:	4b39      	ldr	r3, [pc, #228]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	0adb      	lsrs	r3, r3, #11
 80013ca:	2207      	movs	r2, #7
 80013cc:	4013      	ands	r3, r2
 80013ce:	2201      	movs	r2, #1
 80013d0:	409a      	lsls	r2, r3
 80013d2:	0013      	movs	r3, r2
 80013d4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80013d6:	6839      	ldr	r1, [r7, #0]
 80013d8:	4835      	ldr	r0, [pc, #212]	; (80014b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80013da:	f7fe fe93 	bl	8000104 <__udivsi3>
 80013de:	0003      	movs	r3, r0
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	e05d      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013e4:	4b31      	ldr	r3, [pc, #196]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2238      	movs	r2, #56	; 0x38
 80013ea:	4013      	ands	r3, r2
 80013ec:	2b08      	cmp	r3, #8
 80013ee:	d102      	bne.n	80013f6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80013f0:	4b30      	ldr	r3, [pc, #192]	; (80014b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	e054      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013f6:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	2238      	movs	r2, #56	; 0x38
 80013fc:	4013      	ands	r3, r2
 80013fe:	2b10      	cmp	r3, #16
 8001400:	d138      	bne.n	8001474 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001402:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	2203      	movs	r2, #3
 8001408:	4013      	ands	r3, r2
 800140a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	2207      	movs	r2, #7
 8001414:	4013      	ands	r3, r2
 8001416:	3301      	adds	r3, #1
 8001418:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2b03      	cmp	r3, #3
 800141e:	d10d      	bne.n	800143c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	4824      	ldr	r0, [pc, #144]	; (80014b4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001424:	f7fe fe6e 	bl	8000104 <__udivsi3>
 8001428:	0003      	movs	r3, r0
 800142a:	0019      	movs	r1, r3
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	227f      	movs	r2, #127	; 0x7f
 8001434:	4013      	ands	r3, r2
 8001436:	434b      	muls	r3, r1
 8001438:	617b      	str	r3, [r7, #20]
        break;
 800143a:	e00d      	b.n	8001458 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	481c      	ldr	r0, [pc, #112]	; (80014b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001440:	f7fe fe60 	bl	8000104 <__udivsi3>
 8001444:	0003      	movs	r3, r0
 8001446:	0019      	movs	r1, r3
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	0a1b      	lsrs	r3, r3, #8
 800144e:	227f      	movs	r2, #127	; 0x7f
 8001450:	4013      	ands	r3, r2
 8001452:	434b      	muls	r3, r1
 8001454:	617b      	str	r3, [r7, #20]
        break;
 8001456:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001458:	4b14      	ldr	r3, [pc, #80]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	0f5b      	lsrs	r3, r3, #29
 800145e:	2207      	movs	r2, #7
 8001460:	4013      	ands	r3, r2
 8001462:	3301      	adds	r3, #1
 8001464:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	6978      	ldr	r0, [r7, #20]
 800146a:	f7fe fe4b 	bl	8000104 <__udivsi3>
 800146e:	0003      	movs	r3, r0
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	e015      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2238      	movs	r2, #56	; 0x38
 800147a:	4013      	ands	r3, r2
 800147c:	2b20      	cmp	r3, #32
 800147e:	d103      	bne.n	8001488 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001480:	2380      	movs	r3, #128	; 0x80
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001488:	4b08      	ldr	r3, [pc, #32]	; (80014ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	2238      	movs	r2, #56	; 0x38
 800148e:	4013      	ands	r3, r2
 8001490:	2b18      	cmp	r3, #24
 8001492:	d103      	bne.n	800149c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001494:	23fa      	movs	r3, #250	; 0xfa
 8001496:	01db      	lsls	r3, r3, #7
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	e001      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80014a0:	693b      	ldr	r3, [r7, #16]
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b006      	add	sp, #24
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	40021000 	.word	0x40021000
 80014b0:	00f42400 	.word	0x00f42400
 80014b4:	007a1200 	.word	0x007a1200

080014b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80014c0:	2313      	movs	r3, #19
 80014c2:	18fb      	adds	r3, r7, r3
 80014c4:	2200      	movs	r2, #0
 80014c6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80014c8:	2312      	movs	r3, #18
 80014ca:	18fb      	adds	r3, r7, r3
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	029b      	lsls	r3, r3, #10
 80014d8:	4013      	ands	r3, r2
 80014da:	d100      	bne.n	80014de <HAL_RCCEx_PeriphCLKConfig+0x26>
 80014dc:	e0a4      	b.n	8001628 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014de:	2311      	movs	r3, #17
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e6:	4bc3      	ldr	r3, [pc, #780]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80014e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014ea:	2380      	movs	r3, #128	; 0x80
 80014ec:	055b      	lsls	r3, r3, #21
 80014ee:	4013      	ands	r3, r2
 80014f0:	d111      	bne.n	8001516 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	4bc0      	ldr	r3, [pc, #768]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80014f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014f6:	4bbf      	ldr	r3, [pc, #764]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80014f8:	2180      	movs	r1, #128	; 0x80
 80014fa:	0549      	lsls	r1, r1, #21
 80014fc:	430a      	orrs	r2, r1
 80014fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001500:	4bbc      	ldr	r3, [pc, #752]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	055b      	lsls	r3, r3, #21
 8001508:	4013      	ands	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150e:	2311      	movs	r3, #17
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001516:	4bb8      	ldr	r3, [pc, #736]	; (80017f8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	4bb7      	ldr	r3, [pc, #732]	; (80017f8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	0049      	lsls	r1, r1, #1
 8001520:	430a      	orrs	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001524:	f7ff f86c 	bl	8000600 <HAL_GetTick>
 8001528:	0003      	movs	r3, r0
 800152a:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800152c:	e00b      	b.n	8001546 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152e:	f7ff f867 	bl	8000600 <HAL_GetTick>
 8001532:	0002      	movs	r2, r0
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d904      	bls.n	8001546 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 800153c:	2313      	movs	r3, #19
 800153e:	18fb      	adds	r3, r7, r3
 8001540:	2203      	movs	r2, #3
 8001542:	701a      	strb	r2, [r3, #0]
        break;
 8001544:	e005      	b.n	8001552 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001546:	4bac      	ldr	r3, [pc, #688]	; (80017f8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	2380      	movs	r3, #128	; 0x80
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4013      	ands	r3, r2
 8001550:	d0ed      	beq.n	800152e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8001552:	2313      	movs	r3, #19
 8001554:	18fb      	adds	r3, r7, r3
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d154      	bne.n	8001606 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800155c:	4ba5      	ldr	r3, [pc, #660]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800155e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001560:	23c0      	movs	r3, #192	; 0xc0
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4013      	ands	r3, r2
 8001566:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d019      	beq.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0xea>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	429a      	cmp	r2, r3
 8001576:	d014      	beq.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001578:	4b9e      	ldr	r3, [pc, #632]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800157a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800157c:	4a9f      	ldr	r2, [pc, #636]	; (80017fc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800157e:	4013      	ands	r3, r2
 8001580:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001582:	4b9c      	ldr	r3, [pc, #624]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001584:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001586:	4b9b      	ldr	r3, [pc, #620]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001588:	2180      	movs	r1, #128	; 0x80
 800158a:	0249      	lsls	r1, r1, #9
 800158c:	430a      	orrs	r2, r1
 800158e:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001590:	4b98      	ldr	r3, [pc, #608]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001592:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001594:	4b97      	ldr	r3, [pc, #604]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001596:	499a      	ldr	r1, [pc, #616]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001598:	400a      	ands	r2, r1
 800159a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800159c:	4b95      	ldr	r3, [pc, #596]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	2201      	movs	r2, #1
 80015a6:	4013      	ands	r3, r2
 80015a8:	d016      	beq.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015aa:	f7ff f829 	bl	8000600 <HAL_GetTick>
 80015ae:	0003      	movs	r3, r0
 80015b0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015b2:	e00c      	b.n	80015ce <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b4:	f7ff f824 	bl	8000600 <HAL_GetTick>
 80015b8:	0002      	movs	r2, r0
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	4a91      	ldr	r2, [pc, #580]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d904      	bls.n	80015ce <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 80015c4:	2313      	movs	r3, #19
 80015c6:	18fb      	adds	r3, r7, r3
 80015c8:	2203      	movs	r2, #3
 80015ca:	701a      	strb	r2, [r3, #0]
            break;
 80015cc:	e004      	b.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ce:	4b89      	ldr	r3, [pc, #548]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80015d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015d2:	2202      	movs	r2, #2
 80015d4:	4013      	ands	r3, r2
 80015d6:	d0ed      	beq.n	80015b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 80015d8:	2313      	movs	r3, #19
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10a      	bne.n	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80015e2:	4b84      	ldr	r3, [pc, #528]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80015e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015e6:	4a85      	ldr	r2, [pc, #532]	; (80017fc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0019      	movs	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015f0:	4b80      	ldr	r3, [pc, #512]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80015f2:	430a      	orrs	r2, r1
 80015f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80015f6:	e00c      	b.n	8001612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80015f8:	2312      	movs	r3, #18
 80015fa:	18fb      	adds	r3, r7, r3
 80015fc:	2213      	movs	r2, #19
 80015fe:	18ba      	adds	r2, r7, r2
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e005      	b.n	8001612 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001606:	2312      	movs	r3, #18
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	2213      	movs	r2, #19
 800160c:	18ba      	adds	r2, r7, r2
 800160e:	7812      	ldrb	r2, [r2, #0]
 8001610:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001612:	2311      	movs	r3, #17
 8001614:	18fb      	adds	r3, r7, r3
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d105      	bne.n	8001628 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800161c:	4b75      	ldr	r3, [pc, #468]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800161e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001620:	4b74      	ldr	r3, [pc, #464]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001622:	4979      	ldr	r1, [pc, #484]	; (8001808 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001624:	400a      	ands	r2, r1
 8001626:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2201      	movs	r2, #1
 800162e:	4013      	ands	r3, r2
 8001630:	d009      	beq.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001632:	4b70      	ldr	r3, [pc, #448]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001636:	2203      	movs	r2, #3
 8001638:	4393      	bics	r3, r2
 800163a:	0019      	movs	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	4b6c      	ldr	r3, [pc, #432]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001642:	430a      	orrs	r2, r1
 8001644:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2202      	movs	r2, #2
 800164c:	4013      	ands	r3, r2
 800164e:	d009      	beq.n	8001664 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001650:	4b68      	ldr	r3, [pc, #416]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001654:	220c      	movs	r2, #12
 8001656:	4393      	bics	r3, r2
 8001658:	0019      	movs	r1, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	4b65      	ldr	r3, [pc, #404]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001660:	430a      	orrs	r2, r1
 8001662:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2210      	movs	r2, #16
 800166a:	4013      	ands	r3, r2
 800166c:	d009      	beq.n	8001682 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800166e:	4b61      	ldr	r3, [pc, #388]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001672:	4a66      	ldr	r2, [pc, #408]	; (800180c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001674:	4013      	ands	r3, r2
 8001676:	0019      	movs	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	4b5d      	ldr	r3, [pc, #372]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800167e:	430a      	orrs	r2, r1
 8001680:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	4013      	ands	r3, r2
 800168c:	d009      	beq.n	80016a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800168e:	4b59      	ldr	r3, [pc, #356]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001692:	4a5f      	ldr	r2, [pc, #380]	; (8001810 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001694:	4013      	ands	r3, r2
 8001696:	0019      	movs	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699a      	ldr	r2, [r3, #24]
 800169c:	4b55      	ldr	r3, [pc, #340]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800169e:	430a      	orrs	r2, r1
 80016a0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	4013      	ands	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80016ae:	4b51      	ldr	r3, [pc, #324]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b2:	4a58      	ldr	r2, [pc, #352]	; (8001814 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	0019      	movs	r1, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69da      	ldr	r2, [r3, #28]
 80016bc:	4b4d      	ldr	r3, [pc, #308]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016be:	430a      	orrs	r2, r1
 80016c0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2220      	movs	r2, #32
 80016c8:	4013      	ands	r3, r2
 80016ca:	d009      	beq.n	80016e0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80016cc:	4b49      	ldr	r3, [pc, #292]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016d0:	4a51      	ldr	r2, [pc, #324]	; (8001818 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	0019      	movs	r1, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	691a      	ldr	r2, [r3, #16]
 80016da:	4b46      	ldr	r3, [pc, #280]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016dc:	430a      	orrs	r2, r1
 80016de:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	01db      	lsls	r3, r3, #7
 80016e8:	4013      	ands	r3, r2
 80016ea:	d015      	beq.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016ec:	4b41      	ldr	r3, [pc, #260]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	0899      	lsrs	r1, r3, #2
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a1a      	ldr	r2, [r3, #32]
 80016f8:	4b3e      	ldr	r3, [pc, #248]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016fa:	430a      	orrs	r2, r1
 80016fc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a1a      	ldr	r2, [r3, #32]
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	05db      	lsls	r3, r3, #23
 8001706:	429a      	cmp	r2, r3
 8001708:	d106      	bne.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800170a:	4b3a      	ldr	r3, [pc, #232]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800170c:	68da      	ldr	r2, [r3, #12]
 800170e:	4b39      	ldr	r3, [pc, #228]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	0249      	lsls	r1, r1, #9
 8001714:	430a      	orrs	r2, r1
 8001716:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	031b      	lsls	r3, r3, #12
 8001720:	4013      	ands	r3, r2
 8001722:	d009      	beq.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001724:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001728:	2240      	movs	r2, #64	; 0x40
 800172a:	4393      	bics	r3, r2
 800172c:	0019      	movs	r1, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001732:	4b30      	ldr	r3, [pc, #192]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001734:	430a      	orrs	r2, r1
 8001736:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	2380      	movs	r3, #128	; 0x80
 800173e:	039b      	lsls	r3, r3, #14
 8001740:	4013      	ands	r3, r2
 8001742:	d016      	beq.n	8001772 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001744:	4b2b      	ldr	r3, [pc, #172]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001748:	4a34      	ldr	r2, [pc, #208]	; (800181c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800174a:	4013      	ands	r3, r2
 800174c:	0019      	movs	r1, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001752:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001754:	430a      	orrs	r2, r1
 8001756:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	03db      	lsls	r3, r3, #15
 8001760:	429a      	cmp	r2, r3
 8001762:	d106      	bne.n	8001772 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001764:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001766:	68da      	ldr	r2, [r3, #12]
 8001768:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	0449      	lsls	r1, r1, #17
 800176e:	430a      	orrs	r2, r1
 8001770:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	03db      	lsls	r3, r3, #15
 800177a:	4013      	ands	r3, r2
 800177c:	d016      	beq.n	80017ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800177e:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001782:	4a27      	ldr	r2, [pc, #156]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001784:	4013      	ands	r3, r2
 8001786:	0019      	movs	r1, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800178c:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800178e:	430a      	orrs	r2, r1
 8001790:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	045b      	lsls	r3, r3, #17
 800179a:	429a      	cmp	r2, r3
 800179c:	d106      	bne.n	80017ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017a4:	2180      	movs	r1, #128	; 0x80
 80017a6:	0449      	lsls	r1, r1, #17
 80017a8:	430a      	orrs	r2, r1
 80017aa:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	4013      	ands	r3, r2
 80017b6:	d016      	beq.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80017b8:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017bc:	4a19      	ldr	r2, [pc, #100]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80017be:	4013      	ands	r3, r2
 80017c0:	0019      	movs	r1, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	695a      	ldr	r2, [r3, #20]
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017c8:	430a      	orrs	r2, r1
 80017ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	01db      	lsls	r3, r3, #7
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d106      	bne.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017da:	68da      	ldr	r2, [r3, #12]
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017de:	2180      	movs	r1, #128	; 0x80
 80017e0:	0249      	lsls	r1, r1, #9
 80017e2:	430a      	orrs	r2, r1
 80017e4:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80017e6:	2312      	movs	r3, #18
 80017e8:	18fb      	adds	r3, r7, r3
 80017ea:	781b      	ldrb	r3, [r3, #0]
}
 80017ec:	0018      	movs	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b006      	add	sp, #24
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40007000 	.word	0x40007000
 80017fc:	fffffcff 	.word	0xfffffcff
 8001800:	fffeffff 	.word	0xfffeffff
 8001804:	00001388 	.word	0x00001388
 8001808:	efffffff 	.word	0xefffffff
 800180c:	fffff3ff 	.word	0xfffff3ff
 8001810:	fff3ffff 	.word	0xfff3ffff
 8001814:	ffcfffff 	.word	0xffcfffff
 8001818:	ffffcfff 	.word	0xffffcfff
 800181c:	ffbfffff 	.word	0xffbfffff
 8001820:	feffffff 	.word	0xfeffffff
 8001824:	ffff3fff 	.word	0xffff3fff

08001828 <__libc_init_array>:
 8001828:	b570      	push	{r4, r5, r6, lr}
 800182a:	2600      	movs	r6, #0
 800182c:	4d0c      	ldr	r5, [pc, #48]	; (8001860 <__libc_init_array+0x38>)
 800182e:	4c0d      	ldr	r4, [pc, #52]	; (8001864 <__libc_init_array+0x3c>)
 8001830:	1b64      	subs	r4, r4, r5
 8001832:	10a4      	asrs	r4, r4, #2
 8001834:	42a6      	cmp	r6, r4
 8001836:	d109      	bne.n	800184c <__libc_init_array+0x24>
 8001838:	2600      	movs	r6, #0
 800183a:	f000 f821 	bl	8001880 <_init>
 800183e:	4d0a      	ldr	r5, [pc, #40]	; (8001868 <__libc_init_array+0x40>)
 8001840:	4c0a      	ldr	r4, [pc, #40]	; (800186c <__libc_init_array+0x44>)
 8001842:	1b64      	subs	r4, r4, r5
 8001844:	10a4      	asrs	r4, r4, #2
 8001846:	42a6      	cmp	r6, r4
 8001848:	d105      	bne.n	8001856 <__libc_init_array+0x2e>
 800184a:	bd70      	pop	{r4, r5, r6, pc}
 800184c:	00b3      	lsls	r3, r6, #2
 800184e:	58eb      	ldr	r3, [r5, r3]
 8001850:	4798      	blx	r3
 8001852:	3601      	adds	r6, #1
 8001854:	e7ee      	b.n	8001834 <__libc_init_array+0xc>
 8001856:	00b3      	lsls	r3, r6, #2
 8001858:	58eb      	ldr	r3, [r5, r3]
 800185a:	4798      	blx	r3
 800185c:	3601      	adds	r6, #1
 800185e:	e7f2      	b.n	8001846 <__libc_init_array+0x1e>
 8001860:	080018d8 	.word	0x080018d8
 8001864:	080018d8 	.word	0x080018d8
 8001868:	080018d8 	.word	0x080018d8
 800186c:	080018dc 	.word	0x080018dc

08001870 <memset>:
 8001870:	0003      	movs	r3, r0
 8001872:	1812      	adds	r2, r2, r0
 8001874:	4293      	cmp	r3, r2
 8001876:	d100      	bne.n	800187a <memset+0xa>
 8001878:	4770      	bx	lr
 800187a:	7019      	strb	r1, [r3, #0]
 800187c:	3301      	adds	r3, #1
 800187e:	e7f9      	b.n	8001874 <memset+0x4>

08001880 <_init>:
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001886:	bc08      	pop	{r3}
 8001888:	469e      	mov	lr, r3
 800188a:	4770      	bx	lr

0800188c <_fini>:
 800188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001892:	bc08      	pop	{r3}
 8001894:	469e      	mov	lr, r3
 8001896:	4770      	bx	lr
