@xlia< system , 1.0 >:

timed system Example01_Basic_Timed_System_S {

@composite:
	statemachine Example01_Basic_Timed_System_SM {
	@public:
		port input 	In;
		port output Out;
		
	@private:
		var clock urational cl;
			
	@region:
	
	    state< start > q0 {
	        transition  tr1 --> q1 { 
	            input In;
	            cl := 0;
	        }                                    
	    }
	    state q1 {
	        transition tr2 --> q0 {
	        	guard ( cl <= 5 );
	            output Out;
	        }
        }
    @com:
		connect< env >{
			input	In;
			output 	Out;
		}
	}
}
//Sequence of transitions characterizing a test purpose.
//	transition = "tr1"
//	transition = "tr2"
