/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [5:0] _02_;
  reg [5:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [26:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[5] & celloutsig_1_7z[4]);
  assign celloutsig_0_15z = ~(_00_ & celloutsig_0_1z);
  assign celloutsig_0_33z = ~(celloutsig_0_15z | celloutsig_0_24z);
  assign celloutsig_0_18z = ~(in_data[90] | celloutsig_0_12z);
  assign celloutsig_1_2z = ~((in_data[111] | celloutsig_1_0z[1]) & celloutsig_1_0z[1]);
  assign celloutsig_0_36z = ~(celloutsig_0_34z ^ celloutsig_0_8z);
  assign celloutsig_1_7z = { celloutsig_1_2z, in_data[134:129] } + in_data[120:114];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, 1'h1, celloutsig_1_5z, celloutsig_1_2z };
  reg [5:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 6'h00;
    else _13_ <= celloutsig_0_0z[6:1];
  assign { _02_[5:4], _00_, _02_[2:0] } = _13_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_6z = celloutsig_0_0z[4:0] / { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z } === in_data[65:63];
  assign celloutsig_0_4z = { celloutsig_0_0z[9:1], celloutsig_0_2z, celloutsig_0_1z } >= { celloutsig_0_0z[10:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_27z = in_data[13:8] >= { _03_[5:1], celloutsig_0_14z };
  assign celloutsig_1_11z = celloutsig_1_10z || celloutsig_1_7z[5:0];
  assign celloutsig_0_0z = in_data[35:25] * in_data[18:8];
  assign celloutsig_1_5z = celloutsig_1_4z[7:3] !== { celloutsig_1_0z[3:1], celloutsig_1_2z, 1'h1 };
  assign celloutsig_1_18z = { _01_[5:2], 1'h1, celloutsig_1_9z, celloutsig_1_11z } !== { celloutsig_1_0z[6:1], celloutsig_1_5z };
  assign celloutsig_0_10z = celloutsig_0_0z[10:3] !== celloutsig_0_9z[21:14];
  assign celloutsig_0_14z = { celloutsig_0_13z[9], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z } !== { celloutsig_0_13z[8:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_9z[9:4], celloutsig_0_2z, celloutsig_0_12z } !== celloutsig_0_13z[7:0];
  assign celloutsig_0_2z = { in_data[49:46], celloutsig_0_1z } !== in_data[63:59];
  assign celloutsig_1_19z = ~ { in_data[134:130], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_25z = ~ { _02_[5:4], _00_, _02_[2:0], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_8z, _03_ } | { celloutsig_0_25z[5:0], celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[53:30], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } | { celloutsig_0_0z[9], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_1z, _02_[5:4], _00_, _02_[2:0] };
  assign celloutsig_0_11z = { celloutsig_0_9z[26:18], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z } | { in_data[29:14], celloutsig_0_5z };
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_1z, in_data[30:21] };
  assign celloutsig_0_12z = | { celloutsig_0_6z[2:0], celloutsig_0_3z };
  assign celloutsig_1_10z = in_data[134:129] >> in_data[134:129];
  assign celloutsig_0_37z = { celloutsig_0_25z[0], celloutsig_0_35z, celloutsig_0_5z } >>> { celloutsig_0_6z[3:1], celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[186:180] ~^ in_data[157:151];
  assign celloutsig_0_13z = { _02_[1], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_1z } ~^ { celloutsig_0_0z[10:3], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_29z = { _02_[2:1], celloutsig_0_27z } ~^ { in_data[13], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_34z = ~((celloutsig_0_2z & celloutsig_0_11z[12]) | (celloutsig_0_12z & celloutsig_0_11z[13]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_6z[3]));
  assign celloutsig_0_1z = ~((in_data[69] & celloutsig_0_0z[2]) | (celloutsig_0_0z[9] & in_data[71]));
  assign celloutsig_0_17z = ~((celloutsig_0_15z & celloutsig_0_3z) | (celloutsig_0_13z[7] & celloutsig_0_13z[9]));
  assign { celloutsig_1_4z[0], celloutsig_1_4z[8:2], celloutsig_1_4z[13:9] } = ~ { celloutsig_1_2z, celloutsig_1_0z, in_data[134:130] };
  assign _02_[3] = _00_;
  assign celloutsig_1_4z[1] = 1'h0;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
