// Seed: 1781932234
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3
    , id_5,
    output logic id_4
);
  assign id_4 = id_0;
  defparam id_6.id_7 = 1;
endmodule
