Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 17 02:31:46 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |             112 |           14 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------+----------------------------------+------------------+----------------+
|                Clock Signal               |     Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------+----------------------------------+------------------+----------------+
|  divide/CLK                               |                       | count/pause_flag_reg_LDC_i_2_n_0 |                1 |              2 |
|  divide/CLK                               |                       | count/pause_flag_reg_LDC_i_1_n_0 |                1 |              2 |
|  count/pause_flag_reg_LDC_i_1_n_0         |                       | count/pause_flag_reg_LDC_i_2_n_0 |                1 |              2 |
|  divide/CLK                               | count/secs[5]_i_1_n_0 | rst_IBUF                         |                2 |             12 |
|  divide/CLK                               | count/mins[5]_i_1_n_0 | rst_IBUF                         |                2 |             12 |
|  divide/FSM_sequential_LED_counter_reg[0] |                       |                                  |                8 |             26 |
|  clk_IBUF_BUFG                            |                       | rst_IBUF                         |               12 |            108 |
+-------------------------------------------+-----------------------+----------------------------------+------------------+----------------+


