$date
	Mon Mar 21 22:01:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! resultado0 [15:0] $end
$var reg 1 " H0 $end
$var reg 16 # abc0 [15:0] $end
$var reg 1 $ clk0 $end
$var reg 16 % xis0 [15:0] $end
$scope module jose $end
$var wire 1 " H $end
$var wire 16 & abc [15:0] $end
$var wire 1 $ clk $end
$var wire 16 ' resultado [15:0] $end
$var wire 16 ( xis [15:0] $end
$var reg 16 ) r [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
0$
bx #
0"
bx !
$end
#1
b110 !
b110 '
b110 )
1"
b11 %
b11 (
b10 #
b10 &
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
