$date
    Dec 12, 2025  03:06:23
$end
$version
    TOOL:	xmsim	23.09-s001
$end
$timescale
    1 ns
$end

$scope module tb_gpio_32 $end
$var reg       1 !    PCLK $end
$var reg       1 "    PRESETn $end
$var reg       1 #    PSEL $end
$var reg       1 $    PENABLE $end
$var reg       1 %    PWRITE $end
$var reg       8 &    PADDR [7:0] $end
$var reg      32 '    PWDATA [31:0] $end
$var reg      32 (    PRDATA [31:0] $end
$var reg       1 )    PREADY $end
$var reg       1 *    PSLVERR $end
$var reg      32 +    gpio_in_raw [31:0] $end
$var wire     32 ,    gpio_out [31:0] $end
$var wire     32 -    gpio_oe [31:0] $end
$var wire      1 .    gpio_irq  $end
$var parameter  8 /    ADDR_GPIO_DIR [7:0] $end
$var parameter  8 0    ADDR_GPIO_OUT [7:0] $end
$var parameter  8 1    ADDR_GPIO_IN [7:0] $end
$var parameter  8 2    ADDR_INT_MASK [7:0] $end
$var parameter  8 3    ADDR_INT_STATUS [7:0] $end
$var parameter  8 4    ADDR_INT_TYPE [7:0] $end
$var parameter  8 5    ADDR_INT_POLARITY [7:0] $end
$var parameter  8 6    ADDR_DEBOUNCE_CFG [7:0] $end

$scope module dut $end
$var wire      1 7    PCLK  $end
$var wire      1 8    PRESETn  $end
$var wire      1 9    PSEL  $end
$var wire      1 :    PENABLE  $end
$var wire      1 ;    PWRITE  $end
$var wire      8 <    PADDR [7:0] $end
$var wire     32 =    PWDATA [31:0] $end
$var wire     32 >    PRDATA [31:0] $end
$var wire      1 ?    PREADY  $end
$var wire      1 @    PSLVERR  $end
$var wire     32 A    gpio_in_raw [31:0] $end
$var wire     32 ,    gpio_out [31:0] $end
$var wire     32 -    gpio_oe [31:0] $end
$var wire      1 .    gpio_irq  $end
$var wire     32 B    gpio_dir [31:0] $end
$var wire     32 C    gpio_out_reg [31:0] $end
$var wire     32 D    sync_gpio_in [31:0] $end
$var wire     32 E    debounced_gpio_in [31:0] $end
$var wire     16 F    debounce_cfg [15:0] $end
$var wire     32 G    int_mask [31:0] $end
$var wire     32 H    int_type [31:0] $end
$var wire     32 I    int_polarity [31:0] $end
$var wire     32 J    int_clear [31:0] $end
$var wire     32 K    int_status [31:0] $end
$var wire     32 L    int_rise_en [31:0] $end
$var wire     32 M    int_fall_en [31:0] $end
$var wire     32 N    int_status_w1c [31:0] $end
$var wire     32 O    int_level_set [31:0] $end
$var wire     32 P    level_high_active [31:0] $end
$var wire     32 Q    level_low_active [31:0] $end

$scope module u_pins $end
$var wire      1 7    PCLK  $end
$var wire      1 8    PRESETn  $end
$var wire     32 B    gpio_dir [31:0] $end
$var wire     32 C    gpio_out_reg [31:0] $end
$var wire     32 A    gpio_in_raw [31:0] $end
$var wire     32 ,    gpio_out [31:0] $end
$var wire     32 -    gpio_oe [31:0] $end
$var wire     32 D    sync_gpio_in [31:0] $end
$var reg      32 R    sync_ff1 [31:0] $end
$var reg      32 S    sync_ff2 [31:0] $end
$upscope $end


$scope module u_debounce $end
$var wire      1 7    PCLK  $end
$var wire      1 8    PRESETn  $end
$var wire     32 D    sync_gpio_in [31:0] $end
$var wire     16 F    debounce_cfg [15:0] $end
$var reg      32 T    debounced_gpio_in [31:0] $end
$var reg      16 U    counter[0] [15:0] $end
$var reg      16 V    counter[1] [15:0] $end
$var reg      16 W    counter[2] [15:0] $end
$var reg      16 X    counter[3] [15:0] $end
$var reg      16 Y    counter[4] [15:0] $end
$var reg      16 Z    counter[5] [15:0] $end
$var reg      16 [    counter[6] [15:0] $end
$var reg      16 \    counter[7] [15:0] $end
$var reg      16 ]    counter[8] [15:0] $end
$var reg      16 ^    counter[9] [15:0] $end
$var reg      16 _    counter[10] [15:0] $end
$var reg      16 `    counter[11] [15:0] $end
$var reg      16 a    counter[12] [15:0] $end
$var reg      16 b    counter[13] [15:0] $end
$var reg      16 c    counter[14] [15:0] $end
$var reg      16 d    counter[15] [15:0] $end
$var reg      16 e    counter[16] [15:0] $end
$var reg      16 f    counter[17] [15:0] $end
$var reg      16 g    counter[18] [15:0] $end
$var reg      16 h    counter[19] [15:0] $end
$var reg      16 i    counter[20] [15:0] $end
$var reg      16 j    counter[21] [15:0] $end
$var reg      16 k    counter[22] [15:0] $end
$var reg      16 l    counter[23] [15:0] $end
$var reg      16 m    counter[24] [15:0] $end
$var reg      16 n    counter[25] [15:0] $end
$var reg      16 o    counter[26] [15:0] $end
$var reg      16 p    counter[27] [15:0] $end
$var reg      16 q    counter[28] [15:0] $end
$var reg      16 r    counter[29] [15:0] $end
$var reg      16 s    counter[30] [15:0] $end
$var reg      16 t    counter[31] [15:0] $end
$var integer  32 u    i $end
$upscope $end


$scope module u_apb_regs $end
$var wire      1 7    PCLK  $end
$var wire      1 8    PRESETn  $end
$var wire      1 9    PSEL  $end
$var wire      1 :    PENABLE  $end
$var wire      1 ;    PWRITE  $end
$var wire      8 <    PADDR [7:0] $end
$var wire     32 =    PWDATA [31:0] $end
$var reg      32 v    PRDATA [31:0] $end
$var wire      1 ?    PREADY  $end
$var wire      1 @    PSLVERR  $end
$var wire     32 E    read_gpio_in [31:0] $end
$var wire     32 K    read_int_status [31:0] $end
$var reg      32 w    gpio_dir [31:0] $end
$var reg      32 x    gpio_out_reg [31:0] $end
$var reg      32 y    int_mask [31:0] $end
$var reg      32 z    int_type [31:0] $end
$var reg      32 {    int_polarity [31:0] $end
$var reg      16 |    debounce_cfg [15:0] $end
$var reg      32 }    int_clear [31:0] $end
$var parameter  8 ~    ADDR_GPIO_DIR [7:0] $end
$var parameter  8 !!   ADDR_GPIO_OUT [7:0] $end
$var parameter  8 "!   ADDR_GPIO_IN [7:0] $end
$var parameter  8 #!   ADDR_INT_MASK [7:0] $end
$var parameter  8 $!   ADDR_INT_STATUS [7:0] $end
$var parameter  8 %!   ADDR_INT_TYPE [7:0] $end
$var parameter  8 &!   ADDR_INT_POLARITY [7:0] $end
$var parameter  8 '!   ADDR_DEBOUNCE_CFG [7:0] $end
$var wire      1 (!   apb_access  $end
$var wire      1 )!   apb_write  $end
$var wire      1 *!   apb_read  $end
$upscope $end


$scope module u_interrupts $end
$var wire      1 7    PCLK  $end
$var wire      1 8    PRESETn  $end
$var wire     32 E    debounced_gpio_in [31:0] $end
$var wire     32 L    int_rise_en [31:0] $end
$var wire     32 M    int_fall_en [31:0] $end
$var wire     32 O    int_level_set [31:0] $end
$var wire     32 N    int_status_w1c [31:0] $end
$var reg      32 +!   int_status [31:0] $end
$var wire      1 .    gpio_irq  $end
$var reg      32 ,!   debounced_d [31:0] $end
$var wire     32 -!   rise_pulse [31:0] $end
$var wire     32 .!   fall_pulse [31:0] $end
$var wire     32 /!   int_set_from_edges [31:0] $end
$var wire     32 0!   int_set_total [31:0] $end
$upscope $end

$upscope $end


$scope begin unmblk1 $end
$var integer  32 1!   i $end
$var reg      32 2!   rdata [31:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b11100 '!
b11000 &!
b10100 %!
b10000 $!
b1100 #!
b1000 "!
b100 !!
b0 ~
b11100 6
b11000 5
b10100 4
b10000 3
b1100 2
b1000 1
b100 0
b0 /
0!
0"
0#
0$
0%
b0 &
b0 '
b0 (
1)
0*
b0 +
b0 ,
b0 -
0.
07
08
09
0:
0;
b0 <
b0 =
b0 >
1?
0@
b0 A
b0 B
b0 C
b0 D
b0 E
b0 F
b0 G
b0 H
b0 I
b0 J
b0 K
b0 L
b0 M
b0 N
b0 O
b0 P
b0 Q
b0 R
b0 S
b0 T
b0 U
b0 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
b0 e
b0 f
b0 g
b0 h
b0 i
b0 j
b0 k
b0 l
b0 m
b0 n
b0 o
b0 p
b0 q
b0 r
b0 s
b0 t
b100000 u
b0 v
b0 w
b0 x
b0 y
b0 z
b0 {
b0 |
b0 }
0(!
0)!
0*!
b0 +!
b0 ,!
b0 -!
b0 .!
b0 /!
b0 0!
b0 1!
bx 2!
$end
#5
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#10
0!
07
#15
1!
17
#20
0!
07
#25
1!
17
#30
0!
07
#35
1!
17
#40
0!
07
#45
1!
1"
18
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#50
0!
07
#55
1!
17
#60
0!
07
#65
1!
17
#70
0!
07
#75
1!
17
#80
0!
07
#85
1!
17
#90
0!
07
#95
1!
17
#100
0!
07
#105
1!
1#
1%
b11111111 '
b11111111 =
1;
19
17
#110
0!
07
#115
1!
1$
1:
17
1(!
1)!
b11111111 w
b11111111 v
b11111111 >
b11111111 B
b11111111 (
b11111111 -
#120
0!
07
#125
1!
0#
0$
0%
b0 '
b0 =
0;
0:
09
17
0(!
0)!
#130
0!
07
#135
1!
1#
1%
b100 &
b10100101101001010000000011111111 '
b10100101101001010000000011111111 =
b100 <
1;
19
17
b0 v
b0 >
b0 (
#140
0!
07
#145
1!
1$
1:
17
1(!
1)!
b10100101101001010000000011111111 x
b10100101101001010000000011111111 v
b10100101101001010000000011111111 >
b10100101101001010000000011111111 C
b10100101101001010000000011111111 (
b10100101101001010000000011111111 ,
#150
0!
07
#155
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b11111111 v
b11111111 >
b11111111 (
#160
0!
07
#165
1!
17
#170
0!
07
#175
1!
0"
08
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 w
b0 x
b0 v
b0 >
b0 C
b0 B
b0 (
b0 -
b0 ,
#180
0!
07
#185
1!
17
#190
0!
07
#195
1!
17
#200
0!
07
#205
1!
17
#210
0!
07
#215
1!
17
#220
0!
07
#225
1!
1"
18
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#230
0!
07
#235
1!
17
#240
0!
07
#245
1!
17
#250
0!
07
#255
1!
17
#260
0!
07
#265
1!
17
#270
0!
07
#275
1!
17
#280
0!
07
#285
1!
1#
1%
b11100 &
b100 '
b100 =
b11100 <
1;
19
17
#290
0!
07
#295
1!
1$
1:
17
1(!
1)!
b100 |
b100 v
b100 >
b100 F
b100 (
#300
0!
07
#305
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 >
b0 (
#310
0!
07
#315
1!
1#
1%
b11111110 '
b11111110 =
1;
19
17
#320
0!
07
#325
1!
1$
1:
17
1(!
1)!
b11111110 w
b11111110 v
b11111110 >
b11111110 B
b11111110 (
b11111110 -
#330
0!
07
#335
1!
0#
0$
0%
b0 '
b0 =
0;
0:
09
17
0(!
0)!
#340
0!
07
#345
1!
17
#350
0!
07
#355
1!
b1 +
b1 A
17
b1 R
#360
0!
07
#365
1!
b0 +
b0 A
17
b0 R
b1 S
b1 D
#370
0!
07
#375
1!
b1 +
b1 A
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 U
b1 R
b0 S
b0 D
#380
0!
07
#385
1!
b0 +
b0 A
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 U
b0 R
b1 S
b1 D
#390
0!
07
#395
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 U
b0 S
b0 D
#400
0!
07
#405
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 U
#410
0!
07
#415
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#420
0!
07
#425
1!
17
#430
0!
07
#435
1!
17
#440
0!
07
#445
1!
1#
b1000 &
b1000 <
19
17
b0 v
b0 >
b0 (
#450
0!
07
#455
1!
1$
1:
17
1(!
1*!
#460
0!
07
#465
1!
0#
0$
b0 &
b0 2!
b1 +
b1 A
b0 <
0:
09
17
0(!
0*!
b11111110 v
b11111110 >
b11111110 (
b1 R
#470
0!
07
#475
1!
17
b1 S
b1 D
#480
0!
07
#485
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 U
#490
0!
07
#495
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b10 U
#500
0!
07
#505
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b11 U
#510
0!
07
#515
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b100 U
#520
0!
07
#525
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 T
b0 U
b1 E
b0 v
b11111110 v
b1 -!
#530
0!
07
#535
1!
1#
b1000 &
b1000 <
19
17
b0 v
b1 v
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 >
b1 (
b1 ,!
b0 -!
#540
0!
07
#545
1!
1$
1:
17
1(!
1*!
#550
0!
07
#555
1!
0#
0$
b0 &
b1 2!
b0 +
0"
08
b0 A
b0 <
0:
09
17
0(!
0*!
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 v
b11111110 v
b11111110 >
b11111110 (
b0 ,!
b0 w
b0 |
b0 T
b0 R
b0 S
b0 v
b0 >
b1 -!
b0 D
b0 E
b0 F
b0 B
b0 (
b0 -
b0 -!
#560
0!
07
#565
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#570
0!
07
#575
1!
17
#580
0!
07
#585
1!
17
#590
0!
07
#595
1!
17
#600
0!
07
#605
1!
1"
18
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#610
0!
07
#615
1!
17
#620
0!
07
#625
1!
17
#630
0!
07
#635
1!
17
#640
0!
07
#645
1!
17
#650
0!
07
#655
1!
17
#660
0!
07
#665
1!
1#
1%
b11100 &
b11 '
b11 =
b11100 <
1;
19
17
#670
0!
07
#675
1!
1$
1:
17
1(!
1)!
b11 |
b11 v
b11 >
b11 F
b11 (
#680
0!
07
#685
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 >
b0 (
#690
0!
07
#695
1!
1#
1%
b10100 &
b1 '
b1 =
b10100 <
1;
19
17
#700
0!
07
#705
1!
1$
1:
17
1(!
1)!
b1 z
b1 v
b1 >
b1 H
b1 (
#710
0!
07
#715
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
#720
0!
07
#725
1!
1#
1%
b11000 &
b1 '
b1 =
b11000 <
1;
19
17
#730
0!
07
#735
1!
1$
1:
17
1(!
1)!
b1 {
b1 v
b1 >
b1 I
b1 (
#740
0!
07
#745
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
#750
0!
07
#755
1!
1#
1%
b1100 &
b1 '
b1 =
b1100 <
1;
19
17
#760
0!
07
#765
1!
1$
1:
17
1(!
1)!
b1 y
b1 v
b1 >
b1 G
b1 (
b1 L
#770
0!
07
#775
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
#780
0!
07
#785
1!
1#
1%
b10000 &
b11111111111111111111111111111111 '
b11111111111111111111111111111111 =
b10000 <
1;
19
17
#790
0!
07
#795
1!
1$
1:
17
1(!
1)!
b11111111111111111111111111111111 }
b11111111111111111111111111111111 J
b11111111111111111111111111111111 N
#800
0!
07
#805
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 }
b0 J
b0 N
#810
0!
07
#815
1!
17
#820
0!
07
#825
1!
17
#830
0!
07
#835
1!
17
#840
0!
07
#845
1!
17
#850
0!
07
#855
1!
17
#860
0!
07
#865
1!
17
#870
0!
07
#875
1!
17
#880
0!
07
#885
1!
b1 +
b1 A
17
b1 R
#890
0!
07
#895
1!
17
b1 S
b1 D
#900
0!
07
#905
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 U
#910
0!
07
#915
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b10 U
#920
0!
07
#925
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b11 U
#930
0!
07
#935
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 T
b0 U
b1 E
b1 -!
b1 /!
b1 0!
#940
0!
07
#945
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 +!
b1 ,!
b0 -!
1.
b1 K
b0 /!
b0 0!
#950
0!
07
#955
1!
1#
b10000 &
b10000 <
19
17
b1 v
b1 >
b1 (
#960
0!
07
#965
1!
1$
1:
17
1(!
1*!
#970
0!
07
#975
1!
0#
0$
b0 &
b0 <
0:
09
17
0(!
0*!
b0 v
b0 >
b0 (
#980
0!
07
#985
1!
1#
1%
b10000 &
b1 '
b1 =
b10000 <
1;
19
17
b1 v
b1 >
b1 (
#990
0!
07
#995
1!
1$
1:
17
1(!
1)!
b1 }
b1 J
b1 N
#1000
0!
07
#1005
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
b0 +!
b0 }
0.
b0 J
b0 K
b0 N
#1010
0!
07
#1015
1!
17
#1020
0!
07
#1025
1!
17
#1030
0!
07
#1035
1!
1#
b10000 &
b10000 <
19
17
#1040
0!
07
#1045
1!
1$
1:
17
1(!
1*!
#1050
0!
07
#1055
1!
0#
0$
b0 &
b0 2!
b0 +
0"
08
b0 A
b0 <
0:
09
17
0(!
0*!
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 ,!
b0 y
b0 z
b0 {
b0 |
b0 T
b0 R
b0 S
b1 -!
b0 D
b0 E
b0 F
b0 I
b0 H
b0 G
b0 L
b0 -!
b1 /!
b1 0!
b0 /!
b0 0!
#1060
0!
07
#1065
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#1070
0!
07
#1075
1!
17
#1080
0!
07
#1085
1!
17
#1090
0!
07
#1095
1!
17
#1100
0!
07
#1105
1!
1"
18
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#1110
0!
07
#1115
1!
17
#1120
0!
07
#1125
1!
17
#1130
0!
07
#1135
1!
17
#1140
0!
07
#1145
1!
17
#1150
0!
07
#1155
1!
17
#1160
0!
07
#1165
1!
17
#1170
0!
07
#1175
1!
17
#1180
0!
07
#1185
1!
17
#1190
0!
07
#1195
1!
17
#1200
0!
07
#1205
1!
17
#1210
0!
07
#1215
1!
17
#1220
0!
07
#1225
1!
17
#1230
0!
07
#1235
1!
17
#1240
0!
07
#1245
1!
17
#1250
0!
07
#1255
1!
17
#1260
0!
07
#1265
1!
1#
1%
b1100 &
b1 '
b1 =
b1100 <
1;
19
17
#1270
0!
07
#1275
1!
1$
1:
17
1(!
1)!
b1 y
b1 v
b1 >
b1 G
b1 (
b1 Q
b1 O
b1 0!
#1280
0!
07
#1285
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
b1 +!
1.
b1 K
#1290
0!
07
#1295
1!
1#
1%
b10100 &
b10100 <
1;
19
17
#1300
0!
07
#1305
1!
1$
1:
17
1(!
1)!
#1310
0!
07
#1315
1!
0#
0$
0%
b0 &
b0 <
0;
0:
09
17
0(!
0)!
#1320
0!
07
#1325
1!
1#
1%
b11000 &
b1 '
b1 =
b11000 <
1;
19
17
#1330
0!
07
#1335
1!
1$
1:
17
1(!
1)!
b1 {
b1 v
b1 >
b1 I
b1 (
b0 Q
b0 O
b0 0!
#1340
0!
07
#1345
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
#1350
0!
07
#1355
1!
1#
1%
b10000 &
b11111111111111111111111111111111 '
b11111111111111111111111111111111 =
b10000 <
1;
19
17
b1 v
b1 >
b1 (
#1360
0!
07
#1365
1!
1$
1:
17
1(!
1)!
b11111111111111111111111111111111 }
b11111111111111111111111111111111 J
b11111111111111111111111111111111 N
#1370
0!
07
#1375
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
b0 +!
b0 }
0.
b0 J
b0 K
b0 N
#1380
0!
07
#1385
1!
17
#1390
0!
07
#1395
1!
17
#1400
0!
07
#1405
1!
17
#1410
0!
07
#1415
1!
17
#1420
0!
07
#1425
1!
17
#1430
0!
07
#1435
1!
17
#1440
0!
07
#1445
1!
17
#1450
0!
07
#1455
1!
b1 +
b1 A
17
b1 R
#1460
0!
07
#1465
1!
17
b1 S
b1 D
#1470
0!
07
#1475
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 T
b1 E
b1 P
b1 -!
b1 O
b1 0!
#1480
0!
07
#1485
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b1 +!
b1 ,!
b0 -!
1.
b1 K
#1490
0!
07
#1495
1!
17
#1500
0!
07
#1505
1!
17
#1510
0!
07
#1515
1!
17
#1520
0!
07
#1525
1!
1#
b10000 &
b10000 <
19
17
b1 v
b1 >
b1 (
#1530
0!
07
#1535
1!
1$
1:
17
1(!
1*!
#1540
0!
07
#1545
1!
0#
0$
b0 &
b1 2!
b0 <
0:
09
17
0(!
0*!
b0 v
b0 >
b0 (
#1550
0!
07
#1555
1!
1#
1%
b10000 &
b1 '
b1 =
b10000 <
1;
19
17
b1 v
b1 >
b1 (
#1560
0!
07
#1565
1!
1$
1:
17
1(!
1)!
b1 }
b1 J
b1 N
#1570
0!
07
#1575
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
b0 +!
b0 }
0.
b0 J
b0 K
b0 N
#1580
0!
07
#1585
1!
17
b1 +!
1.
b1 K
#1590
0!
07
#1595
1!
17
#1600
0!
07
#1605
1!
1#
b10000 &
b10000 <
19
17
b1 v
b1 >
b1 (
#1610
0!
07
#1615
1!
1$
1:
17
1(!
1*!
#1620
0!
07
#1625
1!
0#
0$
b0 &
b0 +
b0 A
b0 <
0:
09
17
0(!
0*!
b0 v
b0 >
b0 (
b0 R
#1630
0!
07
#1635
1!
17
b0 S
b0 D
#1640
0!
07
#1645
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 T
b0 E
b0 P
b1 .!
b0 O
b0 0!
#1650
0!
07
#1655
1!
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 ,!
b0 .!
#1660
0!
07
#1665
1!
17
#1670
0!
07
#1675
1!
17
#1680
0!
07
#1685
1!
17
#1690
0!
07
#1695
1!
1#
1%
b10000 &
b1 '
b1 =
b10000 <
1;
19
17
b1 v
b1 >
b1 (
#1700
0!
07
#1705
1!
1$
1:
17
1(!
1)!
b1 }
b1 J
b1 N
#1710
0!
07
#1715
1!
0#
0$
0%
b0 &
b0 '
b0 =
b0 <
0;
0:
09
17
0(!
0)!
b0 v
b0 >
b0 (
b0 +!
b0 }
0.
b0 J
b0 K
b0 N
#1720
0!
07
#1725
1!
17
#1730
0!
07
#1735
1!
17
#1740
0!
07
#1745
1!
1#
b10000 &
b10000 <
19
17
#1750
0!
07
#1755
1!
1$
1:
17
1(!
1*!
#1760
0!
07
#1765
1!
0#
0$
b0 &
b0 2!
0"
08
b0 <
0:
09
17
0(!
0*!
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
b0 y
b0 {
b0 I
b0 G
#1770
0!
07
#1775
1!
17
#1780
0!
07
#1785
1!
17
#1790
0!
07
#1795
1!
17
#1800
0!
07
#1805
1!
17
#1810
0!
07
#1815
1!
1"
18
17
b0 u
b1 u
b10 u
b11 u
b100 u
b101 u
b110 u
b111 u
b1000 u
b1001 u
b1010 u
b1011 u
b1100 u
b1101 u
b1110 u
b1111 u
b10000 u
b10001 u
b10010 u
b10011 u
b10100 u
b10101 u
b10110 u
b10111 u
b11000 u
b11001 u
b11010 u
b11011 u
b11100 u
b11101 u
b11110 u
b11111 u
b100000 u
#1820
0!
07
#1825
1!
17
#1830
0!
07
#1835
1!
17
#1840
0!
07
#1845
1!
17
#1850
0!
07
#1855
1!
17
#1860
0!
07
#1865
1!
17
#1870
0!
07
#1875
1!
17
#1880
0!
07
#1885
1!
17
#1890
0!
07
#1895
1!
17
#1900
0!
07
#1905
1!
17
#1910
0!
07
#1915
