// Seed: 232659858
module module_0 (
    output id_0,
    input  id_1
);
  always @(posedge id_1 or posedge 1) id_0 <= 1;
  always #1 id_0 <= id_1;
  logic id_2 = 1, id_3, id_4, id_5;
  logic id_6, id_7, id_8, id_9, id_10;
  logic id_11;
  assign id_5 = id_11;
endmodule
