#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May  4 15:45:18 2022
# Process ID: 19464
# Current directory: C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22716 C:\Users\DELL\Desktop\BETSS\hdmi_inout_po_konsultacji\hdmi_inout\hdmi_inout.xpr
# Log file: C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout/vivado.log
# Journal file: C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout/hdmi_inout.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:4.0 mipi_csi2_rx_subsyst_0
endgroup
delete_bd_objs [get_bd_cells mipi_csi2_rx_subsyst_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:MIPI_CSI_2_RX:1.2 MIPI_CSI_2_RX_0
endgroup
set_property location {1 -66 -37} [get_bd_cells MIPI_CSI_2_RX_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_dphy:4.1 mipi_dphy_0
endgroup
set_property location {1 -188 -132} [get_bd_cells mipi_dphy_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:MIPI_D_PHY_RX:1.3 MIPI_D_PHY_RX_0
endgroup
set_property location {1 -128 -135} [get_bd_cells MIPI_D_PHY_RX_0]
delete_bd_objs [get_bd_cells mipi_dphy_0]
set_property location {3 519 -147} [get_bd_cells MIPI_CSI_2_RX_0]
set_property location {1.5 66 -141} [get_bd_cells MIPI_D_PHY_RX_0]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 dphy_hs_clock
connect_bd_intf_net [get_bd_intf_pins MIPI_D_PHY_RX_0/dphy_hs_clock] [get_bd_intf_ports dphy_hs_clock]
endgroup
startgroup
create_bd_port -dir I dphy_clk_lp_p
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_clk_lp_p] [get_bd_ports dphy_clk_lp_p]
endgroup
startgroup
create_bd_port -dir I dphy_clk_lp_n
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_clk_lp_n] [get_bd_ports dphy_clk_lp_n]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 dphy_data_hs_p
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_data_hs_p] [get_bd_ports dphy_data_hs_p]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 dphy_data_hs_n
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_data_hs_n] [get_bd_ports dphy_data_hs_n]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 dphy_data_lp_p
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_data_lp_p] [get_bd_ports dphy_data_lp_p]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 dphy_data_lp_n
connect_bd_net [get_bd_pins /MIPI_D_PHY_RX_0/dphy_data_lp_n] [get_bd_ports dphy_data_lp_n]
endgroup
connect_bd_intf_net [get_bd_intf_pins MIPI_D_PHY_RX_0/D_PHY_PPI] [get_bd_intf_pins MIPI_CSI_2_RX_0/rx_mipi_ppi]
connect_bd_net [get_bd_pins MIPI_CSI_2_RX_0/RxByteClkHS] [get_bd_pins MIPI_D_PHY_RX_0/RxByteClkHS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property location {3.5 803 -137} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:4.0 mipi_csi2_rx_subsyst_0
endgroup
create_bd_port -dir I l
undo
delete_bd_objs [get_bd_cells mipi_csi2_rx_subsyst_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_gamma:7.0 v_gamma_0
endgroup
set_property location {4 755 -183} [get_bd_cells v_gamma_0]
set_property location {6 1461 -332} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:hls_gamma_correction:1.0 hls_gamma_correction_0
endgroup
set_property location {4 791 -369} [get_bd_cells hls_gamma_correction_0]
delete_bd_objs [get_bd_cells hls_gamma_correction_0]
set_property location {3.5 989 -175} [get_bd_cells v_gamma_0]
undo
set_property location {3 771 -170} [get_bd_cells v_gamma_0]
delete_bd_objs [get_bd_cells v_gamma_0]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_RGB]
undo
set_property  ip_repo_paths  {c:/Users/DELL/Desktop/vivado_ip_blocks/vivado-library C:/Users/DELL/Desktop/BETSS/hdmi_inout_po_konsultacji/hdmi_inout/hdmi_inout.ip_user_files} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:user:AXI_BayerToRGB:1.0 AXI_BayerToRGB_0
endgroup
set_property location {4.5 902 -183} [get_bd_cells AXI_BayerToRGB_0]
connect_bd_intf_net [get_bd_intf_pins MIPI_CSI_2_RX_0/m_axis_video] [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Slave_Interface]
set_property location {3.5 707 -180} [get_bd_cells AXI_BayerToRGB_0]
startgroup
set_property location {4.5 1127 -295} [get_bd_cells dvi2rgb_0]
set_property location {5 1127 -295} [get_bd_cells xlconstant_0]
set_property location {5 1127 -295} [get_bd_cells rgb2dvi_0]
set_property location {5 1127 -295} [get_bd_cells v_tc_0]
endgroup
startgroup
set_property location {5 1103 -198} [get_bd_cells dvi2rgb_0]
set_property location {5 1103 412} [get_bd_cells xlconstant_0]
set_property location {5 1103 292} [get_bd_cells rgb2dvi_0]
set_property location {5 1103 -108} [get_bd_cells v_tc_0]
endgroup
regenerate_bd_layout -routing
delete_bd_objs [get_bd_cells v_tc_0]
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {4.5 1674 -19} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {143.688} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {4 1230 -199} [get_bd_cells axi_vdma_0]
set_property location {4.5 1906 -241} [get_bd_cells processing_system7_0]
set_property location {3.5 1666 -23} [get_bd_cells axi_vdma_0]
connect_bd_intf_net [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Stream_Master] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2 430 -265} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets hdmi_rx_1] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets dvi2rgb_0_PixelClk] [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_intf_ports hdmi_rx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property location {5 1615 132} [get_bd_cells v_tc_0]
set_property location {4.5 1966 764} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_osd:6.0 v_osd_0
endgroup
set_property location {3 1027 816} [get_bd_cells v_osd_0]
delete_bd_objs [get_bd_cells v_osd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_deinterlacer:4.0 v_deinterlacer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_proc_ss:2.1 v_proc_ss_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_frmbuf_rd:2.1 v_frmbuf_rd_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_demosaic:1.0 v_demosaic_0
endgroup
set_property location {2 782 139} [get_bd_cells MIPI_CSI_2_RX_0]
save_bd_design
