
*** Running vivado
    with args -log hexseg8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hexseg8.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hexseg8.tcl -notrace
Command: synth_design -top hexseg8 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 769.527 ; gain = 234.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hexseg8' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/devider.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider2Hz' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/divider2Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider2Hz' (2#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/divider2Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'singleDisplay' [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singleDisplay' (3#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/singleDisplay.v:23]
WARNING: [Synth 8-6090] variable 'en' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:109]
WARNING: [Synth 8-6090] variable 'en' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:110]
WARNING: [Synth 8-5788] Register data1_reg in module hexseg8 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:66]
WARNING: [Synth 8-5788] Register data2_reg in module hexseg8 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hexseg8' (4#1) [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/sources_1/new/hexseg8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 843.355 ; gain = 308.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 843.355 ; gain = 308.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 843.355 ; gain = 308.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 843.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc]
Finished Parsing XDC File [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carl/fpga/hexseg8/hexseg8.srcs/constrs_1/new/hexseg8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hexseg8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hexseg8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 929.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hexseg8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module divider2Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'data1_reg[1]' (FDCE) to 'data1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[2]' (FDCE) to 'data1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data1_reg[3] )
INFO: [Synth 8-3886] merging instance 'led_o_r_reg[1]' (FD) to 'led_o_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_o_r_reg[2]' (FD) to 'led_o_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'en_reg[0]' (FD) to 'en_reg[4]'
INFO: [Synth 8-3886] merging instance 'en_reg[1]' (FD) to 'en_reg[5]'
INFO: [Synth 8-3886] merging instance 'en_reg[2]' (FD) to 'en_reg[6]'
INFO: [Synth 8-3886] merging instance 'en_reg[3]' (FD) to 'en_reg[7]'
INFO: [Synth 8-3886] merging instance 'en_reg[7]' (FD) to 'led_o_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_divider2Hz_1/cnt_reg[29]' (FD) to 'i_0/u_divider_1/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_divider2Hz_1/cnt_reg[28]' (FD) to 'i_0/u_divider_1/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_divider2Hz_1/cnt_reg[30]' (FD) to 'i_0/u_divider_1/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_divider_1/cnt_reg[19]' (FD) to 'i_0/u_divider_1/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_divider_1/cnt_reg[18]' (FD) to 'i_0/u_divider_1/cnt_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_divider_1/cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_o_r_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 929.039 ; gain = 394.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 940.938 ; gain = 406.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    23|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |    13|
|8     |LUT6   |    45|
|9     |MUXF7  |     7|
|10    |FDCE   |     4|
|11    |FDPE   |     1|
|12    |FDRE   |    71|
|13    |FDSE   |     2|
|14    |IBUF   |    10|
|15    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   227|
|2     |  u_divider2Hz_1 |divider2Hz |    75|
|3     |  u_divider_1    |divider    |    47|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 947.719 ; gain = 327.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.719 ; gain = 412.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 947.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 956.840 ; gain = 660.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carl/fpga/hexseg8/hexseg8.runs/synth_1/hexseg8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hexseg8_utilization_synth.rpt -pb hexseg8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 01:54:47 2020...
