****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 16:59:25 2023
****************************************

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   7.309
  Critical Path Slack:                    3.969
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   4.173
  Critical Path Slack:                    7.379
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7
  Critical Path Length:                 669.098
  Critical Path Slack:                 -665.698
  Total Negative Slack:              -21291.949
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                8697.351
  Critical Path Slack:                -8565.525
  Total Negative Slack:            -3785717.750
  No. of Violating Paths:                  5053
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   3.846
  Critical Path Slack:                    0.882
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   3.351
  Critical Path Slack:                   -0.567
  Total Negative Slack:                  -0.567
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   3.257
  Critical Path Slack:                    4.789
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   5.461
  Critical Path Slack:                   -1.354
  Total Negative Slack:                  -1.354
  No. of Violating Paths:                     1
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  sequential_clock_pulse_width Count:      2392
  max_capacitance Count:                      2
  min_capacitance Count:                     16
  sequential_clock_pulse_width Cost: -71053.836
  max_capacitance Cost:                -156.447
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                    -71211.703
  ---------------------------------------------

1
