use super::{Interrupt, InterruptType, Mapper, Mappings, MirrorMode, CHR_PAGE_SIZE};
use tracing::trace;

const PRG_BANK_SIZE: usize = 8192;

pub struct Mmc3 {
    registers: [u8; 8],
    register_select: u8,
    prg_rom_mode: bool,
    chr_mode: bool,
    prg_rom_size: usize,
    irq_latch: u8,
    irq_counter: u8,
    irq_enabled: bool,
    irq_reload: bool,
    cycle_counter: u64,
    prev_a12: bool,
    interrupt: Interrupt,
}

impl Mmc3 {
    pub fn new(prg_rom_size: usize, interrupt: Interrupt) -> Self {
        Self {
            registers: [0; 8],
            register_select: 0,
            prg_rom_mode: false,
            chr_mode: false,
            prg_rom_size,
            irq_latch: 0,
            irq_counter: 0,
            irq_enabled: false,
            irq_reload: false,
            cycle_counter: 0,
            prev_a12: false,
            interrupt,
        }
    }

    fn update_mappings(&mut self, mappings: &mut Mappings) {
        let prg_inv = (self.prg_rom_mode as usize) << 2;

        mappings.map_prg_rom(
            8 ^ prg_inv,
            2,
            PRG_BANK_SIZE * (self.registers[6] & 0x3f) as usize,
        );

        mappings.map_prg_rom(10, 2, PRG_BANK_SIZE * (self.registers[7] & 0x3f) as usize);
        mappings.map_prg_rom(12 ^ prg_inv, 2, self.prg_rom_size - PRG_BANK_SIZE * 2);
        mappings.map_prg_rom(14, 2, self.prg_rom_size - PRG_BANK_SIZE);

        let chr_inv = (self.chr_mode as usize) << 2;

        mappings.map_chr(
            0 ^ chr_inv,
            2,
            CHR_PAGE_SIZE * (self.registers[0] & 0xfe) as usize,
        );

        mappings.map_chr(
            2 ^ chr_inv,
            2,
            CHR_PAGE_SIZE * (self.registers[1] & 0xfe) as usize,
        );

        mappings.map_chr(4 ^ chr_inv, 1, CHR_PAGE_SIZE * self.registers[2] as usize);
        mappings.map_chr(5 ^ chr_inv, 1, CHR_PAGE_SIZE * self.registers[3] as usize);
        mappings.map_chr(6 ^ chr_inv, 1, CHR_PAGE_SIZE * self.registers[4] as usize);
        mappings.map_chr(7 ^ chr_inv, 1, CHR_PAGE_SIZE * self.registers[5] as usize);

        trace!("MMC3 PRG Read Mappings: {:?}", mappings.prg_read);
        trace!("MMC3 CHR Mappings: {:?}", mappings.chr);
    }

    fn step_irq(&mut self) {
        if self.irq_counter == 0 || self.irq_reload {
            self.irq_reload = false;
            self.irq_counter = self.irq_latch;
        } else {
            self.irq_counter -= 1;
        }

        trace!("MMC3 IRQ Counter: {}", self.irq_counter);

        if self.irq_counter == 0 && self.irq_enabled {
            self.interrupt.raise(InterruptType::MapperIrq);
        }
    }
}

impl Mapper for Mmc3 {
    fn init_mappings(&mut self, mappings: &mut Mappings) {
        mappings.map_registers(8, 8);
        self.update_mappings(mappings);
    }

    fn write_register(&mut self, mappings: &mut Mappings, address: u16, value: u8) {
        match address & 0xe001 {
            0x8000 => {
                self.register_select = value & 0x07;
                self.prg_rom_mode = (value & 0x40) != 0;
                self.chr_mode = (value & 0x80) != 0;
                trace!("MMC3 Register Select: {}", self.register_select);
                trace!("MMC3 PRG ROM Mode: {}", self.prg_rom_mode as u32);
                trace!("MMC3 CHR Mode: {}", self.chr_mode as u32);
                self.update_mappings(mappings);
            }
            0x8001 => {
                self.registers[self.register_select as usize] = value;
                trace!("MMC3 Register {}: {}", self.register_select, value);
                self.update_mappings(mappings);
            }
            0xa000 => {
                let mirror_mode = if (value & 0x01) != 0 {
                    MirrorMode::Horizontal
                } else {
                    MirrorMode::Vertical
                };

                trace!("MMC3 Mirror Mode: {:?}", mirror_mode);
                mappings.mirror_nametables(mirror_mode);
                trace!("MMC3 Name Mappings: {:?}", mappings.name);
            }
            0xa001 => {
                match value & 0xc0 {
                    0xc0 => {
                        mappings.map_prg_ram_read_only(6, 2, 0);
                        trace!("MMC3 PRG RAM Read-Only");
                    }
                    0x80 => {
                        mappings.map_prg_ram(6, 2, 0);
                        trace!("MMC3 PRG RAM Read/Write");
                    }
                    _ => {
                        mappings.unmap_prg(6, 2);
                        trace!("MMC3 PRG RAM Disabled");
                    }
                }

                trace!("MMC3 PRG Read Mappings: {:?}", mappings.prg_read);
                trace!("MMC3 PRG Write Mappings: {:?}", mappings.prg_write);
            }
            0xc000 => {
                self.irq_latch = value;
                trace!("MMC3 IRQ Latch: {}", self.irq_latch);
            }
            0xc001 => {
                self.irq_counter = 0;
                self.irq_reload = true;
                trace!("MMC3 IRQ Counter: {}", self.irq_counter);
                trace!("MMC3 IRQ Reload: {}", self.irq_reload);
            }
            0xe000 => {
                self.irq_enabled = false;
                trace!("MMC3 IRQ Enabled: {}", self.irq_enabled);
                self.interrupt.clear(InterruptType::MapperIrq);
            }
            0xe001 => {
                self.irq_enabled = true;
                trace!("MMC3 IRQ Enabled: {}", self.irq_enabled);
            }
            _ => unreachable!(),
        }
    }

    fn on_cpu_cycle(&mut self, _mappings: &mut Mappings) {
        self.cycle_counter += 1;
    }

    fn on_ppu_address_changed(&mut self, ppu_address: u16) {
        let a12 = (ppu_address & 0x1000) != 0;

        if a12 {
            if !self.prev_a12 && self.cycle_counter >= 3 {
                self.step_irq();
            }

            self.cycle_counter = 0;
        }

        self.prev_a12 = a12;
    }
}
