{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@113:123@HdlIdDef", "   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@115:125", "   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@114:124", "   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@112:122", "   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n"]], "Diff Content": {"Delete": [[118, "   wire [5:0] rd_wfid;\n"]], "Add": []}}