#ifndef REGS_EMI_H_
#define REGS_EMI_H_

#define EMI_SS0   	                 0x00     //WR 0x00000000
#define EMI_SD0     	             0x04     //WR 0x00000000
#define EMI_SS1         	         0x08     //WR 0x00000000
#define EMI_SD1             	     0x0C     //WR 0x00000000
#define EMI_SS2                 	 0x10     //WR 0x00000000
#define EMI_SD2                    	 0x14     //WR 0x00000000
#define EMI_SS3                    	 0x18     //WR 0x00000000
#define EMI_SD3                    	 0x1C     //WR 0x00000000
#define EMI_SS4                   	 0x20     //WR 0x00000000
#define EMI_SD4                    	 0x24     //WR 0x00000000
#define EMI_SS5                  	 0x28     //WR 0x00000000
#define EMI_SD5                    	 0x2C     //WR 0x00000000
#define EMI_RFC                      0x30     //WR 0x00000000
#define EMI_HSTR                     0x34     //WR 0x00000000
#define EMI_ECNT20                   0x38     //WR 0x00000000
#define EMI_ECNT53                   0x3C     //WR 0x00000000
#define EMI_H1ADR                    0x40     //WR N/A
#define EMI_H2ADR                    0x44     //WR N/A
#define EMI_RREQADR                  0x48     //WR N/A
#define EMI_WREQADR                  0x4C     //WR N/A
#define EMI_WDADR                    0x50     //WR N/A
#define EMI_BUSEN                    0x54     //WR 0x00000000
#define EMI_WECR                     0x58     //WR 0x00000000
#define EMI_IMR                      0x60     //WR 0x00000000
#define EMI_IMR_SET                  0x64     //WR 0x00000000
#define EMI_IMR_RST                  0x68     //WR 0x00000000
#define EMI_IRR                      0x70     //WR 0x00000000
#define EMI_IRR_RST                  0x74     //WR 0x00000000

#endif /* REGS_EMI_H_ */
