[![MIT License](https://img.shields.io/badge/License-MIT-green.svg)](https://choosealicense.com/licenses/mit/)

# NASSCOM-RISC-V-based-MYTH-program


![image](https://github.com/user-attachments/assets/42b767e9-1c74-48ed-a57a-872861d16ed9)


## Workshop Schedule



| Day | Topic                                    | Subparts                              |
| --- | ---------------------------------------- | ------------------------------------- |
| 3   | [Digital logic with TL-Verilog in Makerchip IDE] | [Logic Gates](https://github.com/AnoushkaTripathi/NASSCOM-RISC-V-based-MYTH-program/blob/main/Logicgates.md)  |
|     |                                          | [Makerchip Platform](https://example.com/day3-part2)    |
|     |                                          | [Combinational Logic](https://example.com/day3-part3) |
|     |                                          | [Sequential Logic](https://example.com/day3-part4) |
|     |                                          | [Pipelined Logic](https://example.com/day3-part5) |
|     |                                          | [State](https://example.com/day3-part6) |
| 4   | [Coding a RISC-V CPU subset](https://example.com/day4)  | [Introduction to RISC-V](https://example.com/day4-part1)      |
|     |                                          | [Designing a Simple CPU Subset](https://example.com/day4-part2) |
|     |                                          | [Verilog Implementation](https://example.com/day4-part3)      |
| 5   | [Pipelining and completing your CPU](https://example.com/day5)  | [Understanding CPU Pipelining](https://example.com/day5-part1) |
|     |                                          | [Implementing Pipelines](https://example.com/day5-part2)      |
|     |                                          | [Finalizing CPU Design](https://example.com/day5-part3)       |

