# Cross-core-covert-channel
```
Implementation of a Cross-Core Covert Channel using Last Level Cache. The implementation works if your processor allows writing to msrs.
```

## References

1. [C5: Cross-Core Cache Covert Channel](http://www.eurecom.fr/fr/publication/4554/download/rs-publi-4554.pdf)
2. [Reverse Engineering Intel LLC Complex Addressing using Performance Counters](https://cmaurice.fr/pdf/raid15_maurice.pdf)
