{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:21:38 2015 " "Info: Processing started: Tue Dec 08 17:21:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TimingCircuits:comb_3\|outX\[0\] " "Info: Detected ripple clock \"TimingCircuits:comb_3\|outX\[0\]\" as buffer" {  } { { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingCircuits:comb_3\|outX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register uP_CU:CtrlUnit\|state.DECODE register uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\] 137.91 MHz 7.251 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 137.91 MHz between source register \"uP_CU:CtrlUnit\|state.DECODE\" and destination register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\]\" (period= 7.251 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.003 ns + Longest register register " "Info: + Longest register to register delay is 7.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_CU:CtrlUnit\|state.DECODE 1 REG LCFF_X36_Y8_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y8_N1; Fanout = 15; REG Node = 'uP_CU:CtrlUnit\|state.DECODE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_CU:CtrlUnit|state.DECODE } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.545 ns) 1.291 ns uP_DP:DataPath\|Mux1_to_RAM\[3\]~3 2 COMB LCCOMB_X36_Y8_N28 74 " "Info: 2: + IC(0.746 ns) + CELL(0.545 ns) = 1.291 ns; Loc. = LCCOMB_X36_Y8_N28; Fanout = 74; COMB Node = 'uP_DP:DataPath\|Mux1_to_RAM\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { uP_CU:CtrlUnit|state.DECODE uP_DP:DataPath|Mux1_to_RAM[3]~3 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.491 ns) 2.952 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~7 3 COMB LCCOMB_X35_Y8_N18 1 " "Info: 3: + IC(1.170 ns) + CELL(0.491 ns) = 2.952 ns; Loc. = LCCOMB_X35_Y8_N18; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.178 ns) 4.300 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~8 4 COMB LCCOMB_X37_Y12_N18 1 " "Info: 4: + IC(1.170 ns) + CELL(0.178 ns) = 4.300 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.521 ns) 5.687 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~9 5 COMB LCCOMB_X37_Y11_N12 1 " "Info: 5: + IC(0.866 ns) + CELL(0.521 ns) = 5.687 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.319 ns) 6.907 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~20 6 COMB LCCOMB_X36_Y7_N4 1 " "Info: 6: + IC(0.901 ns) + CELL(0.319 ns) = 6.907 ns; Loc. = LCCOMB_X36_Y7_N4; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux5~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.003 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\] 7 REG LCFF_X36_Y7_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 7.003 ns; Loc. = LCFF_X36_Y7_N5; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 30.70 % ) " "Info: Total cell delay = 2.150 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.853 ns ( 69.30 % ) " "Info: Total interconnect delay = 4.853 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { uP_CU:CtrlUnit|state.DECODE uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { uP_CU:CtrlUnit|state.DECODE {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] {} } { 0.000ns 0.746ns 1.170ns 1.170ns 0.866ns 0.901ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.262 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.879 ns) 3.568 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X19_Y19_N29 2 " "Info: 2: + IC(1.663 ns) + CELL(0.879 ns) = 3.568 ns; Loc. = LCFF_X19_Y19_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.000 ns) 5.685 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(2.117 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 7.262 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\] 4 REG LCFF_X36_Y7_N5 3 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.262 ns; Loc. = LCFF_X36_Y7_N5; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.52 % ) " "Info: Total cell delay = 2.507 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 65.48 % ) " "Info: Total interconnect delay = 4.755 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.271 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.879 ns) 3.568 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X19_Y19_N29 2 " "Info: 2: + IC(1.663 ns) + CELL(0.879 ns) = 3.568 ns; Loc. = LCFF_X19_Y19_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.000 ns) 5.685 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(2.117 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.271 ns uP_CU:CtrlUnit\|state.DECODE 4 REG LCFF_X36_Y8_N1 15 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.271 ns; Loc. = LCFF_X36_Y8_N1; Fanout = 15; REG Node = 'uP_CU:CtrlUnit\|state.DECODE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.DECODE } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.48 % ) " "Info: Total cell delay = 2.507 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.764 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.DECODE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.DECODE {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.DECODE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.DECODE {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { uP_CU:CtrlUnit|state.DECODE uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { uP_CU:CtrlUnit|state.DECODE {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~7 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~8 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux5~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] {} } { 0.000ns 0.746ns 1.170ns 1.170ns 0.866ns 0.901ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.DECODE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.DECODE {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\] KEY\[0\] CLOCK_50 2.625 ns register " "Info: tsu for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 2.625 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.939 ns + Longest pin register " "Info: + Longest pin to register delay is 9.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 49; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.954 ns) + CELL(0.178 ns) 6.996 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40 2 COMB LCCOMB_X38_Y10_N24 13 " "Info: 2: + IC(5.954 ns) + CELL(0.178 ns) = 6.996 ns; Loc. = LCCOMB_X38_Y10_N24; Fanout = 13; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.530 ns) + CELL(0.413 ns) 9.939 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\] 3 REG LCFF_X35_Y9_N13 1 " "Info: 3: + IC(2.530 ns) + CELL(0.413 ns) = 9.939 ns; Loc. = LCFF_X35_Y9_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 14.64 % ) " "Info: Total cell delay = 1.455 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.484 ns ( 85.36 % ) " "Info: Total interconnect delay = 8.484 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.939 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.939 ns" { KEY[0] {} KEY[0]~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] {} } { 0.000ns 0.000ns 5.954ns 2.530ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.276 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 7.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.879 ns) 3.568 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X19_Y19_N29 2 " "Info: 2: + IC(1.663 ns) + CELL(0.879 ns) = 3.568 ns; Loc. = LCFF_X19_Y19_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.000 ns) 5.685 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(2.117 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 7.276 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\] 4 REG LCFF_X35_Y9_N13 1 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 7.276 ns; Loc. = LCFF_X35_Y9_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[8\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.46 % ) " "Info: Total cell delay = 2.507 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.769 ns ( 65.54 % ) " "Info: Total interconnect delay = 4.769 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.939 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.939 ns" { KEY[0] {} KEY[0]~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] {} } { 0.000ns 0.000ns 5.954ns 2.530ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[8][4] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] uP_CU:CtrlUnit\|state.HALT 15.442 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"uP_CU:CtrlUnit\|state.HALT\" is 15.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.271 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.879 ns) 3.568 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X19_Y19_N29 2 " "Info: 2: + IC(1.663 ns) + CELL(0.879 ns) = 3.568 ns; Loc. = LCFF_X19_Y19_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.000 ns) 5.685 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(2.117 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.271 ns uP_CU:CtrlUnit\|state.HALT 4 REG LCFF_X37_Y8_N11 5 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.271 ns; Loc. = LCFF_X37_Y8_N11; Fanout = 5; REG Node = 'uP_CU:CtrlUnit\|state.HALT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.48 % ) " "Info: Total cell delay = 2.507 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.764 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.HALT {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.894 ns + Longest register pin " "Info: + Longest register to pin delay is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_CU:CtrlUnit\|state.HALT 1 REG LCFF_X37_Y8_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y8_N11; Fanout = 5; REG Node = 'uP_CU:CtrlUnit\|state.HALT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.177 ns) 1.400 ns uP_CU:CtrlUnit\|WideOr8~0 2 COMB LCCOMB_X35_Y7_N18 2 " "Info: 2: + IC(1.223 ns) + CELL(0.177 ns) = 1.400 ns; Loc. = LCCOMB_X35_Y7_N18; Fanout = 2; COMB Node = 'uP_CU:CtrlUnit\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.545 ns) 3.102 ns uP_CU:CtrlUnit\|WideOr8 3 COMB LCCOMB_X36_Y8_N4 1 " "Info: 3: + IC(1.157 ns) + CELL(0.545 ns) = 3.102 ns; Loc. = LCCOMB_X36_Y8_N4; Fanout = 1; COMB Node = 'uP_CU:CtrlUnit\|WideOr8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(2.850 ns) 7.894 ns LEDG\[1\] 4 PIN PIN_U21 0 " "Info: 4: + IC(1.942 ns) + CELL(2.850 ns) = 7.894 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.792 ns" { uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.572 ns ( 45.25 % ) " "Info: Total cell delay = 3.572 ns ( 45.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 54.75 % ) " "Info: Total interconnect delay = 4.322 ns ( 54.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { uP_CU:CtrlUnit|state.HALT {} uP_CU:CtrlUnit|WideOr8~0 {} uP_CU:CtrlUnit|WideOr8 {} LEDG[1] {} } { 0.000ns 1.223ns 1.157ns 1.942ns } { 0.000ns 0.177ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.HALT {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { uP_CU:CtrlUnit|state.HALT {} uP_CU:CtrlUnit|WideOr8~0 {} uP_CU:CtrlUnit|WideOr8 {} LEDG[1] {} } { 0.000ns 1.223ns 1.157ns 1.942ns } { 0.000ns 0.177ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uP_DP:DataPath\|n_REG:A_REG\|Q\[5\] SW\[5\] CLOCK_50 4.496 ns register " "Info: th for register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_50\") is 4.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.262 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.879 ns) 3.568 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X19_Y19_N29 2 " "Info: 2: + IC(1.663 ns) + CELL(0.879 ns) = 3.568 ns; Loc. = LCFF_X19_Y19_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.000 ns) 5.685 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(2.117 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 7.262 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[5\] 4 REG LCFF_X35_Y7_N29 18 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.262 ns; Loc. = LCFF_X35_Y7_N29; Fanout = 18; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.52 % ) " "Info: Total cell delay = 2.507 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 65.48 % ) " "Info: Total interconnect delay = 4.755 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[5] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.052 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[5\] 1 PIN PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.521 ns) 2.956 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[5\]~5 2 COMB LCCOMB_X35_Y7_N28 1 " "Info: 2: + IC(1.429 ns) + CELL(0.521 ns) = 2.956 ns; Loc. = LCCOMB_X35_Y7_N28; Fanout = 1; COMB Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { SW[5] uP_DP:DataPath|n_REG:A_REG|Q[5]~5 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.052 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[5\] 3 REG LCFF_X35_Y7_N29 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.052 ns; Loc. = LCFF_X35_Y7_N29; Fanout = 18; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|n_REG:A_REG|Q[5]~5 uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 53.18 % ) " "Info: Total cell delay = 1.623 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 46.82 % ) " "Info: Total interconnect delay = 1.429 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { SW[5] uP_DP:DataPath|n_REG:A_REG|Q[5]~5 uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { SW[5] {} SW[5]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[5]~5 {} uP_DP:DataPath|n_REG:A_REG|Q[5] {} } { 0.000ns 0.000ns 1.429ns 0.000ns } { 0.000ns 1.006ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[5] {} } { 0.000ns 0.000ns 1.663ns 2.117ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { SW[5] uP_DP:DataPath|n_REG:A_REG|Q[5]~5 uP_DP:DataPath|n_REG:A_REG|Q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { SW[5] {} SW[5]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[5]~5 {} uP_DP:DataPath|n_REG:A_REG|Q[5] {} } { 0.000ns 0.000ns 1.429ns 0.000ns } { 0.000ns 1.006ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:21:39 2015 " "Info: Processing ended: Tue Dec 08 17:21:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
