xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_vhdlnoclk_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vhdlnoclk_0_0/sim/design_1_vhdlnoclk_0_0.vhd,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_VHDL_74HC595_Matrix_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/sim/design_1_VHDL_74HC595_Matrix_0_2.vhd,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
