Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Programas/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e0e1858ff9e649f4960c67991b845ea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_microprocessor_behav xil_defaultlib.testbench_microprocessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd0' [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:37]
WARNING: [VRFC 10-3823] variable 'NEXT_PC' might have multiple concurrent drivers [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux2x1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux4x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Microprocessor
Compiling module xil_defaultlib.testbench_microprocessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_microprocessor_behav
