Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 17:10:11 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manual_mode_control_sets_placed.rpt
| Design       : manual_mode
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                | rst_IBUF                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | driver/D_bit_ctr_d             | rst_IBUF                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                |                                     |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | driver/D_ctr_d                 | rst_IBUF                            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | driver/D_pixel_address_ctr_d   | rst_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | driver/D_rst_ctr_d             | rst_IBUF                            |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | clear_button/D_ctr_q_reg[14]_0 | clear_button/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | latch_button/sel               | latch_button/sync/clear             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | latch_button_edge/E[0]         | rst_IBUF                            |                7 |             17 |         2.43 |
+----------------+--------------------------------+-------------------------------------+------------------+----------------+--------------+


