{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642260036377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642260036384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:20:36 2022 " "Processing started: Sat Jan 15 16:20:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642260036384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260036384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga3 -c vga3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga3 -c vga3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260036384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642260037186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642260037186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagerom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagerom2-SYN " "Found design unit 1: imagerom2-SYN" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049354 ""} { "Info" "ISGN_ENTITY_NAME" "1 imageROM2 " "Found entity 1: imageROM2" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkpll1-SYN " "Found design unit 1: clkpll1-SYN" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049360 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkpll1 " "Found entity 1: clkpll1" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_signal_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_signal_delayer-Behavioral " "Found design unit 1: sync_signal_delayer-Behavioral" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049366 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_signal_delayer " "Found entity 1: sync_signal_delayer" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sync-mySync " "Found design unit 1: Sync-mySync" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_sobel_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_sobel_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sobel_sync-Behavioral " "Found design unit 1: my_sobel_sync-Behavioral" {  } { { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049379 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sobel_sync " "Found entity 1: my_sobel_sync" {  } { { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_line_buffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fifo_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_line_buffer-Behavioral " "Found design unit 2: fifo_line_buffer-Behavioral" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049385 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_line_buffer " "Found entity 1: fifo_line_buffer" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_fifo_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_fifo_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_fifo_line_buffer-Behavioral " "Found design unit 1: double_fifo_line_buffer-Behavioral" {  } { { "double_fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049391 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_fifo_line_buffer " "Found entity 1: double_fifo_line_buffer" {  } { { "double_fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkpll1_inst.vhd " "Can't analyze file -- file clkpll1_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642260049405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_kernel-Behavioral " "Found design unit 1: sobel_kernel-Behavioral" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049410 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_kernel " "Found entity 1: sobel_kernel" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachesystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachesystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049417 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_wrapper-Structural " "Found design unit 1: sobel_wrapper-Structural" {  } { { "sobel_wrapper.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049423 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_wrapper " "Found entity 1: sobel_wrapper" {  } { { "sobel_wrapper.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga3-Behavioral " "Found design unit 1: vga3-Behavioral" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049429 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga3 " "Found entity 1: vga3" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049429 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DrawSquare.vhd " "Can't analyze file -- file DrawSquare.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642260049437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncebtn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncebtn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedDebouncedBtn-Behavioral " "Found design unit 1: bufferedDebouncedBtn-Behavioral" {  } { { "debounceBtn.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049442 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedDebouncedBtn " "Found entity 1: bufferedDebouncedBtn" {  } { { "debounceBtn.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagerom-SYN " "Found design unit 1: imagerom-SYN" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049448 ""} { "Info" "ISGN_ENTITY_NAME" "1 imageROM " "Found entity 1: imageROM" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdl-syn " "Found design unit 1: mdl-syn" {  } { { "output_files/mdl.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049453 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdl " "Found entity 1: mdl" {  } { { "output_files/mdl.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260049453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260049453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga3 " "Elaborating entity \"vga3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642260050477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk108MHz vga3.vhd(70) " "VHDL Process Statement warning at vga3.vhd(70): signal \"clk108MHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642260050478 "|vga3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk25MHz vga3.vhd(72) " "VHDL Process Statement warning at vga3.vhd(72): signal \"clk25MHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642260050478 "|vga3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedDebouncedBtn bufferedDebouncedBtn:debBTNU " "Elaborating entity \"bufferedDebouncedBtn\" for hierarchy \"bufferedDebouncedBtn:debBTNU\"" {  } { { "vga3.vhd" "debBTNU" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll1 clkpll1:myclk " "Elaborating entity \"clkpll1\" for hierarchy \"clkpll1:myclk\"" {  } { { "vga3.vhd" "myclk" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkpll1:myclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkpll1:myclk\|altpll:altpll_component\"" {  } { { "clkpll1.vhd" "altpll_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkpll1:myclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkpll1:myclk\|altpll:altpll_component\"" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkpll1:myclk\|altpll:altpll_component " "Instantiated megafunction \"clkpll1:myclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050565 ""}  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642260050565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clkpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clkpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll1_altpll " "Found entity 1: clkpll1_altpll" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260050635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260050635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll1_altpll clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated " "Elaborating entity \"clkpll1_altpll\" for hierarchy \"clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sobel_sync my_sobel_sync:myDisp " "Elaborating entity \"my_sobel_sync\" for hierarchy \"my_sobel_sync:myDisp\"" {  } { { "vga3.vhd" "myDisp" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync my_sobel_sync:myDisp\|Sync:mysync " "Elaborating entity \"Sync\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\"" {  } { { "my_sobel_sync.vhd" "mysync" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050652 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "logoRden sync.vhd(40) " "VHDL Signal Declaration warning at sync.vhd(40): used explicit default value for signal \"logoRden\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642260050654 "|vga3|my_sobel_sync:myDisp|Sync:mysync"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logoOut1 sync.vhd(41) " "Verilog HDL or VHDL warning at sync.vhd(41): object \"logoOut1\" assigned a value but never read" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642260050654 "|vga3|my_sobel_sync:myDisp|Sync:mysync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1 " "Elaborating entity \"imageROM\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\"" {  } { { "sync.vhd" "mm1" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\"" {  } { { "imageROM.vhd" "altsyncram_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\"" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../eee308/video/lena_image.mif " "Parameter \"init_file\" = \"../eee308/video/lena_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260050810 ""}  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642260050810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lss3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lss3 " "Found entity 1: altsyncram_lss3" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260050884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260050884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lss3 my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated " "Elaborating entity \"altsyncram_lss3\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260050952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260050952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|decode_h7a:rden_decode " "Elaborating entity \"decode_h7a\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|decode_h7a:rden_decode\"" {  } { { "db/altsyncram_lss3.tdf" "rden_decode" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260050956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t1b " "Found entity 1: mux_t1b" {  } { { "db/mux_t1b.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/mux_t1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260051017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t1b my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|mux_t1b:mux2 " "Elaborating entity \"mux_t1b\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|mux_t1b:mux2\"" {  } { { "db/altsyncram_lss3.tdf" "mux2" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM2 my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2 " "Elaborating entity \"imageROM2\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\"" {  } { { "sync.vhd" "mm2" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\"" {  } { { "imageROM2.vhd" "altsyncram_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\"" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../eee308/video/camera_image.mif " "Parameter \"init_file\" = \"../eee308/video/camera_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260051121 ""}  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642260051121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2t3 " "Found entity 1: altsyncram_u2t3" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260051194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2t3 my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated " "Elaborating entity \"altsyncram_u2t3\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_wrapper my_sobel_sync:myDisp\|sobel_wrapper:mysobel " "Elaborating entity \"sobel_wrapper\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\"" {  } { { "my_sobel_sync.vhd" "mysobel" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheSystem my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem " "Elaborating entity \"CacheSystem\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\"" {  } { { "sobel_wrapper.vhd" "CacheSystem" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051276 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out1 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out1\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051278 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out2 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out2\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051278 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out3 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out3\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051278 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out4 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out4\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051278 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out5 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out5\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out6 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out6\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out7 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out7\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out8 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out8\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out9 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out9\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051279 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051280 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_fifo_line_buffer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer " "Elaborating entity \"double_fifo_line_buffer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\"" {  } { { "CacheSystem.vhd" "DoubleLineBuffer" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_line_buffer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1 " "Elaborating entity \"fifo_line_buffer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\"" {  } { { "double_fifo_line_buffer.vhd" "LineBuffer1" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_signal_delayer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer " "Elaborating entity \"sync_signal_delayer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\"" {  } { { "CacheSystem.vhd" "Delayer" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051289 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsync_temp sync_signal_delayer.vhd(42) " "VHDL Process Statement warning at sync_signal_delayer.vhd(42): inferring latch(es) for signal or variable \"fsync_temp\", which holds its previous value in one or more paths through the process" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642260051290 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsync_temp sync_signal_delayer.vhd(42) " "Inferred latch for \"fsync_temp\" at sync_signal_delayer.vhd(42)" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260051290 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|Counter:RowsCounteComp " "Elaborating entity \"Counter\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|Counter:RowsCounteComp\"" {  } { { "sync_signal_delayer.vhd" "RowsCounteComp" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter " "Elaborating entity \"Counter\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\"" {  } { { "CacheSystem.vhd" "ColsCounter" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_kernel my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl " "Elaborating entity \"sobel_kernel\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\"" {  } { { "sobel_wrapper.vhd" "krnl" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdl my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|mdl:maper " "Elaborating entity \"mdl\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|mdl:maper\"" {  } { { "sobel_kernel.vhd" "maper" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260051304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a0 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a1 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a2 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a3 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a4 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a5 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a6 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a7 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a8 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a9 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a10 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a11 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a12 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a13 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a14 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a15 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a16 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a17 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a18 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a19 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a20 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a21 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a22 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a23 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a24 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a25 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a26 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a27 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a28 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a29 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a30 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a31 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260051455 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM:mm1|altsyncram:altsyncram_component|altsyncram_lss3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642260051455 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642260051455 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sDispClk " "Found clock multiplexer sDispClk" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 40 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1642260051570 "|vga3|sDispClk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1642260051570 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0 " "Inferred RAM node \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642260051708 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0 " "Inferred RAM node \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642260051709 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642260051999 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642260051999 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642260051999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260052030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642260052030 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642260052030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bph1 " "Found entity 1: altsyncram_bph1" {  } { { "db/altsyncram_bph1.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_bph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642260052101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260052101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642260052413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052485 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052486 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052487 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052488 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052489 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052489 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052489 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052489 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642260052489 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642260052489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642260054311 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642260055138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642260055448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642260055448 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 47 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1642260055490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel3 " "No output dependent on input pin \"sel3\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|sel3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetPosition " "No output dependent on input pin \"resetPosition\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|resetPosition"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNL " "No output dependent on input pin \"BTNL\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|BTNL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNR " "No output dependent on input pin \"BTNR\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|BTNR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNU " "No output dependent on input pin \"BTNU\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|BTNU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTND " "No output dependent on input pin \"BTND\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|BTND"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speed " "No output dependent on input pin \"speed\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642260055555 "|vga3|speed"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642260055555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "697 " "Implemented 697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642260055556 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642260055556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642260055556 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642260055556 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1642260055556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642260055556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642260055599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:20:55 2022 " "Processing ended: Sat Jan 15 16:20:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642260055599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642260055599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642260055599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642260055599 ""}
