
F405_FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000139e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08013b70  08013b70  00014b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fc4  08013fc4  000152cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013fc4  08013fc4  00014fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fcc  08013fcc  000152cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013fcc  08013fcc  00014fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013fd0  08013fd0  00014fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  08013fd4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000152cc  2**0
                  CONTENTS
 10 .bss          00002b30  200002cc  200002cc  000152cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002dfc  20002dfc  000152cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000152cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021499  00000000  00000000  000152fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000557f  00000000  00000000  00036795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b48  00000000  00000000  0003bd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014df  00000000  00000000  0003d860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ad2  00000000  00000000  0003ed3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024e6a  00000000  00000000  00065811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6fb9  00000000  00000000  0008a67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00161634  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008158  00000000  00000000  00161678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  001697d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002cc 	.word	0x200002cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013b58 	.word	0x08013b58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d0 	.word	0x200002d0
 80001cc:	08013b58 	.word	0x08013b58

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b988 	b.w	8000f90 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	4688      	mov	r8, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d962      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	ea43 0808 	orr.w	r8, r3, r8
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cd4:	0c23      	lsrs	r3, r4, #16
 8000cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cde:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cec:	f080 80ea 	bcs.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 80e7 	bls.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	443b      	add	r3, r7
 8000cfa:	1a9a      	subs	r2, r3, r2
 8000cfc:	b2a3      	uxth	r3, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	459c      	cmp	ip, r3
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d18:	f080 80d6 	bcs.w	8000ec8 <__udivmoddi4+0x230>
 8000d1c:	459c      	cmp	ip, r3
 8000d1e:	f240 80d3 	bls.w	8000ec8 <__udivmoddi4+0x230>
 8000d22:	443b      	add	r3, r7
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba3 030c 	sub.w	r3, r3, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f3      	lsrs	r3, r6
 8000d34:	2200      	movs	r2, #0
 8000d36:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d146      	bne.n	8000de4 <__udivmoddi4+0x14c>
 8000d56:	4573      	cmp	r3, lr
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xc8>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 8105 	bhi.w	8000f6a <__udivmoddi4+0x2d2>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	4690      	mov	r8, r2
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e5      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d72:	e7e2      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f000 8090 	beq.w	8000e9a <__udivmoddi4+0x202>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f040 80a4 	bne.w	8000ecc <__udivmoddi4+0x234>
 8000d84:	1a8a      	subs	r2, r1, r2
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	b2bc      	uxth	r4, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x11e>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x11c>
 8000dae:	429a      	cmp	r2, r3
 8000db0:	f200 80e0 	bhi.w	8000f74 <__udivmoddi4+0x2dc>
 8000db4:	46c4      	mov	ip, r8
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dc4:	fb02 f404 	mul.w	r4, r2, r4
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x144>
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x142>
 8000dd4:	429c      	cmp	r4, r3
 8000dd6:	f200 80ca 	bhi.w	8000f6e <__udivmoddi4+0x2d6>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000de2:	e7a5      	b.n	8000d30 <__udivmoddi4+0x98>
 8000de4:	f1c1 0620 	rsb	r6, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	431f      	orrs	r7, r3
 8000df0:	fa0e f401 	lsl.w	r4, lr, r1
 8000df4:	fa20 f306 	lsr.w	r3, r0, r6
 8000df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	fa1f fc87 	uxth.w	ip, r7
 8000e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x1a0>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e2a:	f080 809c 	bcs.w	8000f66 <__udivmoddi4+0x2ce>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f240 8099 	bls.w	8000f66 <__udivmoddi4+0x2ce>
 8000e34:	3802      	subs	r0, #2
 8000e36:	443c      	add	r4, r7
 8000e38:	eba4 040e 	sub.w	r4, r4, lr
 8000e3c:	fa1f fe83 	uxth.w	lr, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e50:	45a4      	cmp	ip, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1ce>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e5a:	f080 8082 	bcs.w	8000f62 <__udivmoddi4+0x2ca>
 8000e5e:	45a4      	cmp	ip, r4
 8000e60:	d97f      	bls.n	8000f62 <__udivmoddi4+0x2ca>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	443c      	add	r4, r7
 8000e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e72:	4564      	cmp	r4, ip
 8000e74:	4673      	mov	r3, lr
 8000e76:	46e1      	mov	r9, ip
 8000e78:	d362      	bcc.n	8000f40 <__udivmoddi4+0x2a8>
 8000e7a:	d05f      	beq.n	8000f3c <__udivmoddi4+0x2a4>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x1fe>
 8000e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e82:	eb64 0409 	sbc.w	r4, r4, r9
 8000e86:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	e9c5 6400 	strd	r6, r4, [r5]
 8000e96:	2100      	movs	r1, #0
 8000e98:	e74f      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e9e:	0c01      	lsrs	r1, r0, #16
 8000ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ea4:	b280      	uxth	r0, r0
 8000ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4638      	mov	r0, r7
 8000eae:	463c      	mov	r4, r7
 8000eb0:	46b8      	mov	r8, r7
 8000eb2:	46be      	mov	lr, r7
 8000eb4:	2620      	movs	r6, #32
 8000eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eba:	eba2 0208 	sub.w	r2, r2, r8
 8000ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ec2:	e766      	b.n	8000d92 <__udivmoddi4+0xfa>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	e718      	b.n	8000cfa <__udivmoddi4+0x62>
 8000ec8:	4610      	mov	r0, r2
 8000eca:	e72c      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000ecc:	f1c6 0220 	rsb	r2, r6, #32
 8000ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ed4:	40b7      	lsls	r7, r6
 8000ed6:	40b1      	lsls	r1, r6
 8000ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8000edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb08 f904 	mul.w	r9, r8, r4
 8000ef6:	40b0      	lsls	r0, r6
 8000ef8:	4589      	cmp	r9, r1
 8000efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000efe:	b280      	uxth	r0, r0
 8000f00:	d93e      	bls.n	8000f80 <__udivmoddi4+0x2e8>
 8000f02:	1879      	adds	r1, r7, r1
 8000f04:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f08:	d201      	bcs.n	8000f0e <__udivmoddi4+0x276>
 8000f0a:	4589      	cmp	r9, r1
 8000f0c:	d81f      	bhi.n	8000f4e <__udivmoddi4+0x2b6>
 8000f0e:	eba1 0109 	sub.w	r1, r1, r9
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d229      	bcs.n	8000f7c <__udivmoddi4+0x2e4>
 8000f28:	18ba      	adds	r2, r7, r2
 8000f2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f2e:	d2c4      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f30:	4542      	cmp	r2, r8
 8000f32:	d2c2      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f34:	f1a9 0102 	sub.w	r1, r9, #2
 8000f38:	443a      	add	r2, r7
 8000f3a:	e7be      	b.n	8000eba <__udivmoddi4+0x222>
 8000f3c:	45f0      	cmp	r8, lr
 8000f3e:	d29d      	bcs.n	8000e7c <__udivmoddi4+0x1e4>
 8000f40:	ebbe 0302 	subs.w	r3, lr, r2
 8000f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f48:	3801      	subs	r0, #1
 8000f4a:	46e1      	mov	r9, ip
 8000f4c:	e796      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f4e:	eba7 0909 	sub.w	r9, r7, r9
 8000f52:	4449      	add	r1, r9
 8000f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	e7db      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f62:	4673      	mov	r3, lr
 8000f64:	e77f      	b.n	8000e66 <__udivmoddi4+0x1ce>
 8000f66:	4650      	mov	r0, sl
 8000f68:	e766      	b.n	8000e38 <__udivmoddi4+0x1a0>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e6fd      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3a02      	subs	r2, #2
 8000f72:	e733      	b.n	8000ddc <__udivmoddi4+0x144>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e71c      	b.n	8000db6 <__udivmoddi4+0x11e>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	e79c      	b.n	8000eba <__udivmoddi4+0x222>
 8000f80:	eba1 0109 	sub.w	r1, r1, r9
 8000f84:	46c4      	mov	ip, r8
 8000f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8a:	fb09 f804 	mul.w	r8, r9, r4
 8000f8e:	e7c4      	b.n	8000f1a <__udivmoddi4+0x282>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <Check_valid_Frame>:
//    uint8_t data[MAX_PAYLOAD];
//    uint8_t CRC_val;
//}__attribute__((packed)) CrsF_Frame;


bool Check_valid_Frame(CrsF_Frame *frame){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    if(frame->header != CRSF_HEADER){
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fa2:	d001      	beq.n	8000fa8 <Check_valid_Frame+0x14>
//        CDC_Transmit_FS((uint8_t *)"Invalid header", 16);
        return false;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e01d      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    if(frame ->length <2 || frame ->length > (MAX_PAYLOAD+2)){
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	785b      	ldrb	r3, [r3, #1]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d903      	bls.n	8000fb8 <Check_valid_Frame+0x24>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	785b      	ldrb	r3, [r3, #1]
 8000fb4:	2b18      	cmp	r3, #24
 8000fb6:	d901      	bls.n	8000fbc <Check_valid_Frame+0x28>
//        CDC_Transmit_FS((uint8_t *)"Invalid length", 14);
        return false;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e013      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    uint8_t calCRC = getCRC8(&frame->type , (frame->length)-1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1c9a      	adds	r2, r3, #2
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	785b      	ldrb	r3, [r3, #1]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f000 f97a 	bl	80012c4 <getCRC8>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	73fb      	strb	r3, [r7, #15]
    if(calCRC != frame->CRC_val){
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7e5b      	ldrb	r3, [r3, #25]
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d001      	beq.n	8000fe2 <Check_valid_Frame+0x4e>
//        CDC_Transmit_FS((uint8_t *)"Invalid CRC", 12);
        return false;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e000      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    return true;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Payload_CRsF>:
    }
    frame->CRC_val = getCRC8(&frame->type, (frame->length)-1);
}

//X l payload vi 16 knh iu khin
void Payload_CRsF(uint8_t* data){
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    CRsFChannel[0] = ((data[0]    | data[1] <<8)                     & 0x07FF);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	b21b      	sxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21b      	sxth	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b21b      	sxth	r3, r3
 800100a:	b29b      	uxth	r3, r3
 800100c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b9a      	ldr	r3, [pc, #616]	@ (800127c <Payload_CRsF+0x290>)
 8001014:	801a      	strh	r2, [r3, #0]
    CRsFChannel[1] = ((data[1] >>3 | data[2] <<5)                     & 0x07FF);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	b21a      	sxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3302      	adds	r3, #2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	015b      	lsls	r3, r3, #5
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29b      	uxth	r3, r3
 8001034:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001038:	b29a      	uxth	r2, r3
 800103a:	4b90      	ldr	r3, [pc, #576]	@ (800127c <Payload_CRsF+0x290>)
 800103c:	805a      	strh	r2, [r3, #2]
    CRsFChannel[2] = ((data[2] >>6 | data[3] <<2 | data[4]<<10)      & 0x07FF);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3302      	adds	r3, #2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	099b      	lsrs	r3, r3, #6
 8001046:	b2db      	uxtb	r3, r3
 8001048:	b21a      	sxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3303      	adds	r3, #3
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b21b      	sxth	r3, r3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21a      	sxth	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3304      	adds	r3, #4
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b21b      	sxth	r3, r3
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21b      	sxth	r3, r3
 800106a:	b29b      	uxth	r3, r3
 800106c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b82      	ldr	r3, [pc, #520]	@ (800127c <Payload_CRsF+0x290>)
 8001074:	809a      	strh	r2, [r3, #4]
    CRsFChannel[3] = ((data[4] >>1 | data[5] <<7)                     & 0x07FF);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3304      	adds	r3, #4
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	085b      	lsrs	r3, r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	b21a      	sxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3305      	adds	r3, #5
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b21b      	sxth	r3, r3
 800108a:	01db      	lsls	r3, r3, #7
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21b      	sxth	r3, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b78      	ldr	r3, [pc, #480]	@ (800127c <Payload_CRsF+0x290>)
 800109c:	80da      	strh	r2, [r3, #6]
    CRsFChannel[4] = ((data[5] >>4 | data[6] <<4)                     & 0x07FF);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3305      	adds	r3, #5
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3306      	adds	r3, #6
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b6e      	ldr	r3, [pc, #440]	@ (800127c <Payload_CRsF+0x290>)
 80010c4:	811a      	strh	r2, [r3, #8]
    CRsFChannel[5] = ((data[6] >>7 | data[7] <<1 | data[8]<<9)       & 0x07FF);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3306      	adds	r3, #6
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	09db      	lsrs	r3, r3, #7
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3307      	adds	r3, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3308      	adds	r3, #8
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	025b      	lsls	r3, r3, #9
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <Payload_CRsF+0x290>)
 80010fc:	815a      	strh	r2, [r3, #10]
    CRsFChannel[6] = ((data[8] >>2 | data[9] <<6)                    & 0x07FF);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3308      	adds	r3, #8
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3309      	adds	r3, #9
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	019b      	lsls	r3, r3, #6
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29b      	uxth	r3, r3
 800111c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001120:	b29a      	uxth	r2, r3
 8001122:	4b56      	ldr	r3, [pc, #344]	@ (800127c <Payload_CRsF+0x290>)
 8001124:	819a      	strh	r2, [r3, #12]
    CRsFChannel[7] = ((data[9] >>5 | data[10] <<3)                   & 0x07FF);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3309      	adds	r3, #9
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	095b      	lsrs	r3, r3, #5
 800112e:	b2db      	uxtb	r3, r3
 8001130:	b21a      	sxth	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	330a      	adds	r3, #10
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b21b      	sxth	r3, r3
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
 8001144:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b4c      	ldr	r3, [pc, #304]	@ (800127c <Payload_CRsF+0x290>)
 800114c:	81da      	strh	r2, [r3, #14]
    CRsFChannel[8] = ((data[11]   | data[12] <<8)                    & 0x07FF);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	330b      	adds	r3, #11
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b21a      	sxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	330c      	adds	r3, #12
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b21b      	sxth	r3, r3
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b43      	ldr	r3, [pc, #268]	@ (800127c <Payload_CRsF+0x290>)
 8001170:	821a      	strh	r2, [r3, #16]
    CRsFChannel[9] = ((data[12] >>3 | data[13] <<5)                  & 0x07FF);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	330c      	adds	r3, #12
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	b21a      	sxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	330d      	adds	r3, #13
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b21b      	sxth	r3, r3
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <Payload_CRsF+0x290>)
 8001198:	825a      	strh	r2, [r3, #18]
    CRsFChannel[10] = ((data[13] >>6 | data[14] <<2 | data[15] <<10) & 0x07FF);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	330d      	adds	r3, #13
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	099b      	lsrs	r3, r3, #6
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	330e      	adds	r3, #14
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	330f      	adds	r3, #15
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b21b      	sxth	r3, r3
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <Payload_CRsF+0x290>)
 80011d0:	829a      	strh	r2, [r3, #20]
    CRsFChannel[11] = ((data[15] >>1 | data[16] <<7)                 & 0x07FF);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	330f      	adds	r3, #15
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	085b      	lsrs	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3310      	adds	r3, #16
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <Payload_CRsF+0x290>)
 80011f8:	82da      	strh	r2, [r3, #22]
    CRsFChannel[12] = ((data[16] >>4 | data[17] <<4)                 & 0x07FF);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3310      	adds	r3, #16
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3311      	adds	r3, #17
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b21b      	sxth	r3, r3
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	b21b      	sxth	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b21b      	sxth	r3, r3
 8001216:	b29b      	uxth	r3, r3
 8001218:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800121c:	b29a      	uxth	r2, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <Payload_CRsF+0x290>)
 8001220:	831a      	strh	r2, [r3, #24]
    CRsFChannel[13] = ((data[17] >>7 | data[18] <<1 | data[19] <<9)  & 0x07FF);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3311      	adds	r3, #17
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	09db      	lsrs	r3, r3, #7
 800122a:	b2db      	uxtb	r3, r3
 800122c:	b21a      	sxth	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3312      	adds	r3, #18
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b21b      	sxth	r3, r3
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	b21b      	sxth	r3, r3
 800123a:	4313      	orrs	r3, r2
 800123c:	b21a      	sxth	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3313      	adds	r3, #19
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b21b      	sxth	r3, r3
 8001246:	025b      	lsls	r3, r3, #9
 8001248:	b21b      	sxth	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b21b      	sxth	r3, r3
 800124e:	b29b      	uxth	r3, r3
 8001250:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <Payload_CRsF+0x290>)
 8001258:	835a      	strh	r2, [r3, #26]
    CRsFChannel[14] = ((data[19] >>2 | data[20] <<6)                 & 0x07FF);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3313      	adds	r3, #19
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	b21a      	sxth	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3314      	adds	r3, #20
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b21b      	sxth	r3, r3
 800126e:	019b      	lsls	r3, r3, #6
 8001270:	b21b      	sxth	r3, r3
 8001272:	4313      	orrs	r3, r2
 8001274:	b21b      	sxth	r3, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	e002      	b.n	8001280 <Payload_CRsF+0x294>
 800127a:	bf00      	nop
 800127c:	200002e8 	.word	0x200002e8
 8001280:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <Payload_CRsF+0x2d4>)
 8001288:	839a      	strh	r2, [r3, #28]
    CRsFChannel[15] = ((data[20] >>5 | data[21] <<3)                 & 0x07FF);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3314      	adds	r3, #20
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	b21a      	sxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3315      	adds	r3, #21
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b21b      	sxth	r3, r3
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <Payload_CRsF+0x2d4>)
 80012b0:	83da      	strh	r2, [r3, #30]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	200002e8 	.word	0x200002e8

080012c4 <getCRC8>:

//CRC8
 uint8_t getCRC8(uint8_t *buf, uint8_t size)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
    uint8_t crc8 = 0x00;
 80012d0:	2300      	movs	r3, #0
 80012d2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < size; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	e022      	b.n	8001320 <getCRC8+0x5c>
    {
        crc8 ^= buf[i];
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	4053      	eors	r3, r2
 80012e6:	75fb      	strb	r3, [r7, #23]

        for (int j = 0; j < 8; j++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	e012      	b.n	8001314 <getCRC8+0x50>
        {
            if (crc8 & 0x80)
 80012ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da08      	bge.n	8001308 <getCRC8+0x44>
            {
                crc8 <<= 1;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
                crc8 ^= CRSF_CRC_POLY;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 8001302:	43db      	mvns	r3, r3
 8001304:	75fb      	strb	r3, [r7, #23]
 8001306:	e002      	b.n	800130e <getCRC8+0x4a>
            }
            else
            {
                crc8 <<= 1;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b07      	cmp	r3, #7
 8001318:	dde9      	ble.n	80012ee <getCRC8+0x2a>
    for (int i = 0; i < size; i++)
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	3301      	adds	r3, #1
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	429a      	cmp	r2, r3
 8001326:	dbd8      	blt.n	80012da <getCRC8+0x16>
            }
        }
    }
    return crc8;
 8001328:	7dfb      	ldrb	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	371c      	adds	r7, #28
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <Check_Status>:
//    Wait_CRC,
//}CRsF_Status;



bool Check_Status(uint8_t byte , CrsF_Frame* frame){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	6039      	str	r1, [r7, #0]
 8001342:	71fb      	strb	r3, [r7, #7]
    switch(status){
 8001344:	4b3c      	ldr	r3, [pc, #240]	@ (8001438 <Check_Status+0x100>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d86f      	bhi.n	800142c <Check_Status+0xf4>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <Check_Status+0x1c>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001369 	.word	0x08001369
 8001358:	08001383 	.word	0x08001383
 800135c:	080013b1 	.word	0x080013b1
 8001360:	080013d5 	.word	0x080013d5
 8001364:	08001401 	.word	0x08001401
        case Wait_Header:
            if(byte == CRSF_HEADER){
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2bc8      	cmp	r3, #200	@ 0xc8
 800136c:	d15b      	bne.n	8001426 <Check_Status+0xee>
                frame_buff[0] = byte;
 800136e:	4a33      	ldr	r2, [pc, #204]	@ (800143c <Check_Status+0x104>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7013      	strb	r3, [r2, #0]
                frame_index = 1;
 8001374:	4b32      	ldr	r3, [pc, #200]	@ (8001440 <Check_Status+0x108>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
                status = Wait_Length;
 800137a:	4b2f      	ldr	r3, [pc, #188]	@ (8001438 <Check_Status+0x100>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001380:	e051      	b.n	8001426 <Check_Status+0xee>

        case Wait_Length:
            if(byte >=2 && byte <= (MAX_PAYLOAD+2)){
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d90f      	bls.n	80013a8 <Check_Status+0x70>
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	2b18      	cmp	r3, #24
 800138c:	d80c      	bhi.n	80013a8 <Check_Status+0x70>
                frame_buff[1] = byte;
 800138e:	4a2b      	ldr	r2, [pc, #172]	@ (800143c <Check_Status+0x104>)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	7053      	strb	r3, [r2, #1]
                expected_length = byte;
 8001394:	4a2b      	ldr	r2, [pc, #172]	@ (8001444 <Check_Status+0x10c>)
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	7013      	strb	r3, [r2, #0]
                frame_index = 2;
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <Check_Status+0x108>)
 800139c:	2202      	movs	r2, #2
 800139e:	701a      	strb	r2, [r3, #0]
                status = Wait_Type;
 80013a0:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <Check_Status+0x100>)
 80013a2:	2202      	movs	r2, #2
 80013a4:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_Header;
            }
            break;
 80013a6:	e041      	b.n	800142c <Check_Status+0xf4>
                status = Wait_Header;
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <Check_Status+0x100>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
            break;
 80013ae:	e03d      	b.n	800142c <Check_Status+0xf4>

        case Wait_Type:
            frame_buff[2] = byte;
 80013b0:	4a22      	ldr	r2, [pc, #136]	@ (800143c <Check_Status+0x104>)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	7093      	strb	r3, [r2, #2]
            frame_index = 3;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <Check_Status+0x108>)
 80013b8:	2203      	movs	r2, #3
 80013ba:	701a      	strb	r2, [r3, #0]
            if(expected_length ==2){
 80013bc:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <Check_Status+0x10c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d103      	bne.n	80013cc <Check_Status+0x94>
                status = Wait_CRC;
 80013c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <Check_Status+0x100>)
 80013c6:	2204      	movs	r2, #4
 80013c8:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_PayLoad;
            }
            break;
 80013ca:	e02f      	b.n	800142c <Check_Status+0xf4>
                status = Wait_PayLoad;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <Check_Status+0x100>)
 80013ce:	2203      	movs	r2, #3
 80013d0:	701a      	strb	r2, [r3, #0]
            break;
 80013d2:	e02b      	b.n	800142c <Check_Status+0xf4>

        case Wait_PayLoad:
            frame_buff[frame_index] = byte;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <Check_Status+0x108>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	4a18      	ldr	r2, [pc, #96]	@ (800143c <Check_Status+0x104>)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	5453      	strb	r3, [r2, r1]
            frame_index++;
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <Check_Status+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <Check_Status+0x108>)
 80013ea:	701a      	strb	r2, [r3, #0]
            if(frame_index >= (expected_length + 1)){
 80013ec:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <Check_Status+0x10c>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <Check_Status+0x108>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d218      	bcs.n	800142a <Check_Status+0xf2>
                status = Wait_CRC;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <Check_Status+0x100>)
 80013fa:	2204      	movs	r2, #4
 80013fc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013fe:	e014      	b.n	800142a <Check_Status+0xf2>

        case Wait_CRC:
            frame_buff[frame_index] = byte;
 8001400:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <Check_Status+0x108>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <Check_Status+0x104>)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	5453      	strb	r3, [r2, r1]
            memcpy(frame, frame_buff, (frame_index+1));
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <Check_Status+0x108>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	461a      	mov	r2, r3
 8001414:	4909      	ldr	r1, [pc, #36]	@ (800143c <Check_Status+0x104>)
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f010 fa41 	bl	801189e <memcpy>
            status = Wait_Header;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <Check_Status+0x100>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
            return true;
 8001422:	2301      	movs	r3, #1
 8001424:	e003      	b.n	800142e <Check_Status+0xf6>
            break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <Check_Status+0xf4>
            break;
 800142a:	bf00      	nop
            break;
    }
    return false;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000032e 	.word	0x2000032e
 800143c:	20000330 	.word	0x20000330
 8001440:	2000034a 	.word	0x2000034a
 8001444:	2000034b 	.word	0x2000034b

08001448 <map_float>:
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001452:	edc7 0a04 	vstr	s1, [r7, #16]
 8001456:	ed87 1a03 	vstr	s2, [r7, #12]
 800145a:	edc7 1a02 	vstr	s3, [r7, #8]
 800145e:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001462:	ed97 7a05 	vldr	s14, [r7, #20]
 8001466:	edd7 7a04 	vldr	s15, [r7, #16]
 800146a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800146e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001472:	edd7 7a02 	vldr	s15, [r7, #8]
 8001476:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800147a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800147e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001482:	edd7 7a04 	vldr	s15, [r7, #16]
 8001486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800148e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001492:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001496:	eeb0 0a67 	vmov.f32	s0, s15
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <CRsF_Process>:
void CRsF_Process(CrsF_Frame*frame){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    if(frame == NULL){
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f000 80ad 	beq.w	800160e <CRsF_Process+0x16a>
//        CDC_Transmit_FS((uint8_t*)"Frame NULL", 10);
        return;
    }

    if(!Check_valid_Frame(frame)){
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff fd6d 	bl	8000f94 <Check_valid_Frame>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f083 0301 	eor.w	r3, r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 80a5 	bne.w	8001612 <CRsF_Process+0x16e>
//        CDC_Transmit_FS((uint8_t*)"Frame Invalid", 12);
        return;
    }

    uint8_t total_length = frame->length + 2;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	3302      	adds	r3, #2
 80014ce:	72fb      	strb	r3, [r7, #11]
    if(total_length > MAX_FRAME_SIZE){
 80014d0:	7afb      	ldrb	r3, [r7, #11]
 80014d2:	2b1a      	cmp	r3, #26
 80014d4:	f200 809f 	bhi.w	8001616 <CRsF_Process+0x172>
//        CDC_Transmit_FS((uint8_t*)"Frame too long", 14);
        return;
    }

    Data_Frame[0] = frame->header;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b50      	ldr	r3, [pc, #320]	@ (8001620 <CRsF_Process+0x17c>)
 80014de:	701a      	strb	r2, [r3, #0]
    Data_Frame[1] = frame->length;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	785a      	ldrb	r2, [r3, #1]
 80014e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <CRsF_Process+0x17c>)
 80014e6:	705a      	strb	r2, [r3, #1]
    Data_Frame[2] = frame->type;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	789a      	ldrb	r2, [r3, #2]
 80014ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001620 <CRsF_Process+0x17c>)
 80014ee:	709a      	strb	r2, [r3, #2]
    uint8_t payload_length = frame->length - 2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	785b      	ldrb	r3, [r3, #1]
 80014f4:	3b02      	subs	r3, #2
 80014f6:	72bb      	strb	r3, [r7, #10]
    for(int i = 0 ; i<payload_length ; i++){
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	e00b      	b.n	8001516 <CRsF_Process+0x72>
        Data_Frame[i+3] = frame->data[i];
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3303      	adds	r3, #3
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	440a      	add	r2, r1
 8001508:	3203      	adds	r2, #3
 800150a:	7811      	ldrb	r1, [r2, #0]
 800150c:	4a44      	ldr	r2, [pc, #272]	@ (8001620 <CRsF_Process+0x17c>)
 800150e:	54d1      	strb	r1, [r2, r3]
    for(int i = 0 ; i<payload_length ; i++){
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3301      	adds	r3, #1
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	7abb      	ldrb	r3, [r7, #10]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	429a      	cmp	r2, r3
 800151c:	dbef      	blt.n	80014fe <CRsF_Process+0x5a>
    }
    Data_Frame[3+payload_length] = frame->CRC_val;
 800151e:	7abb      	ldrb	r3, [r7, #10]
 8001520:	3303      	adds	r3, #3
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	7e51      	ldrb	r1, [r2, #25]
 8001526:	4a3e      	ldr	r2, [pc, #248]	@ (8001620 <CRsF_Process+0x17c>)
 8001528:	54d1      	strb	r1, [r2, r3]

    if(frame->type == RC_Channel && payload_length >= 22){
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	789b      	ldrb	r3, [r3, #2]
 800152e:	2b16      	cmp	r3, #22
 8001530:	d107      	bne.n	8001542 <CRsF_Process+0x9e>
 8001532:	7abb      	ldrb	r3, [r7, #10]
 8001534:	2b15      	cmp	r3, #21
 8001536:	d904      	bls.n	8001542 <CRsF_Process+0x9e>
        Payload_CRsF(frame->data);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3303      	adds	r3, #3
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fd55 	bl	8000fec <Payload_CRsF>
//			CRsFChannel[CH_ROLL],
//			CRsFChannel[CH_PITCH],
//			CRsFChannel[CH_YAW],
//			CRsFChannel[CH_ARM]);
//    CDC_Transmit_FS((uint8_t*)logbuf, strlen(logbuf));
    ScaledControllerOutput[CH_THROTTLE] = map_float(CRsFChannel[CH_THROTTLE], 183, 1811, 0, 1600);
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <CRsF_Process+0x180>)
 8001544:	885b      	ldrh	r3, [r3, #2]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8001628 <CRsF_Process+0x184>
 8001552:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800162c <CRsF_Process+0x188>
 8001556:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001630 <CRsF_Process+0x18c>
 800155a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001634 <CRsF_Process+0x190>
 800155e:	eeb0 0a67 	vmov.f32	s0, s15
 8001562:	f7ff ff71 	bl	8001448 <map_float>
 8001566:	eef0 7a40 	vmov.f32	s15, s0
 800156a:	4b33      	ldr	r3, [pc, #204]	@ (8001638 <CRsF_Process+0x194>)
 800156c:	edc3 7a01 	vstr	s15, [r3, #4]
    ScaledControllerOutput[CH_ROLL] = map_float(CRsFChannel[CH_ROLL], 175, 1805, 1000, 2000);
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <CRsF_Process+0x180>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	ee07 3a90 	vmov	s15, r3
 8001578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800157c:	ed9f 2a2f 	vldr	s4, [pc, #188]	@ 800163c <CRsF_Process+0x198>
 8001580:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001640 <CRsF_Process+0x19c>
 8001584:	ed9f 1a2f 	vldr	s2, [pc, #188]	@ 8001644 <CRsF_Process+0x1a0>
 8001588:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001648 <CRsF_Process+0x1a4>
 800158c:	eeb0 0a67 	vmov.f32	s0, s15
 8001590:	f7ff ff5a 	bl	8001448 <map_float>
 8001594:	eef0 7a40 	vmov.f32	s15, s0
 8001598:	4b27      	ldr	r3, [pc, #156]	@ (8001638 <CRsF_Process+0x194>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
    ScaledControllerOutput[CH_PITCH] = map_float(CRsFChannel[CH_PITCH], 174, 1811, 1000, 2000);
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <CRsF_Process+0x180>)
 80015a0:	889b      	ldrh	r3, [r3, #4]
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015aa:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 800163c <CRsF_Process+0x198>
 80015ae:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8001640 <CRsF_Process+0x19c>
 80015b2:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001630 <CRsF_Process+0x18c>
 80015b6:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800164c <CRsF_Process+0x1a8>
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	f7ff ff43 	bl	8001448 <map_float>
 80015c2:	eef0 7a40 	vmov.f32	s15, s0
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <CRsF_Process+0x194>)
 80015c8:	edc3 7a02 	vstr	s15, [r3, #8]
    ScaledControllerOutput[CH_YAW] = map_float(CRsFChannel[CH_YAW], 174, 1801, 1000, 2000);
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <CRsF_Process+0x180>)
 80015ce:	88db      	ldrh	r3, [r3, #6]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d8:	ed9f 2a18 	vldr	s4, [pc, #96]	@ 800163c <CRsF_Process+0x198>
 80015dc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8001640 <CRsF_Process+0x19c>
 80015e0:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8001650 <CRsF_Process+0x1ac>
 80015e4:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800164c <CRsF_Process+0x1a8>
 80015e8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ec:	f7ff ff2c 	bl	8001448 <map_float>
 80015f0:	eef0 7a40 	vmov.f32	s15, s0
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <CRsF_Process+0x194>)
 80015f6:	edc3 7a03 	vstr	s15, [r3, #12]
    ScaledControllerOutput[CH_ARM] = CRsFChannel[CH_ARM];
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <CRsF_Process+0x180>)
 80015fc:	891b      	ldrh	r3, [r3, #8]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <CRsF_Process+0x194>)
 8001608:	edc3 7a04 	vstr	s15, [r3, #16]
 800160c:	e004      	b.n	8001618 <CRsF_Process+0x174>
        return;
 800160e:	bf00      	nop
 8001610:	e002      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001612:	bf00      	nop
 8001614:	e000      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001616:	bf00      	nop


}
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000314 	.word	0x20000314
 8001624:	200002e8 	.word	0x200002e8
 8001628:	44c80000 	.word	0x44c80000
 800162c:	00000000 	.word	0x00000000
 8001630:	44e26000 	.word	0x44e26000
 8001634:	43370000 	.word	0x43370000
 8001638:	2000094c 	.word	0x2000094c
 800163c:	44fa0000 	.word	0x44fa0000
 8001640:	447a0000 	.word	0x447a0000
 8001644:	44e1a000 	.word	0x44e1a000
 8001648:	432f0000 	.word	0x432f0000
 800164c:	432e0000 	.word	0x432e0000
 8001650:	44e12000 	.word	0x44e12000

08001654 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800165a:	463b      	mov	r3, r7
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001666:	4b21      	ldr	r3, [pc, #132]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001668:	4a21      	ldr	r2, [pc, #132]	@ (80016f0 <MX_ADC1_Init+0x9c>)
 800166a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800166c:	4b1f      	ldr	r3, [pc, #124]	@ (80016ec <MX_ADC1_Init+0x98>)
 800166e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001672:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001674:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800167a:	4b1c      	ldr	r3, [pc, #112]	@ (80016ec <MX_ADC1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001680:	4b1a      	ldr	r3, [pc, #104]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001682:	2201      	movs	r2, #1
 8001684:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001686:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800168e:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001694:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001696:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <MX_ADC1_Init+0xa0>)
 8001698:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_ADC1_Init+0x98>)
 800169c:	2200      	movs	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016ae:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016b4:	480d      	ldr	r0, [pc, #52]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016b6:	f004 fc7d 	bl	8005fb4 <HAL_ADC_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016c0:	f002 fddc 	bl	800427c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80016c4:	230b      	movs	r3, #11
 80016c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d0:	463b      	mov	r3, r7
 80016d2:	4619      	mov	r1, r3
 80016d4:	4805      	ldr	r0, [pc, #20]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016d6:	f004 fef3 	bl	80064c0 <HAL_ADC_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016e0:	f002 fdcc 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016e4:	bf00      	nop
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	2000034c 	.word	0x2000034c
 80016f0:	40012000 	.word	0x40012000
 80016f4:	0f000001 	.word	0x0f000001

080016f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a33      	ldr	r2, [pc, #204]	@ (80017e4 <HAL_ADC_MspInit+0xec>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d15f      	bne.n	80017da <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b32      	ldr	r3, [pc, #200]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a31      	ldr	r2, [pc, #196]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b2b      	ldr	r3, [pc, #172]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a2a      	ldr	r2, [pc, #168]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b28      	ldr	r3, [pc, #160]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001752:	2302      	movs	r3, #2
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001756:	2303      	movs	r3, #3
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4821      	ldr	r0, [pc, #132]	@ (80017ec <HAL_ADC_MspInit+0xf4>)
 8001766:	f005 fe69 	bl	800743c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 800176a:	4b21      	ldr	r3, [pc, #132]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800176c:	4a21      	ldr	r2, [pc, #132]	@ (80017f4 <HAL_ADC_MspInit+0xfc>)
 800176e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001770:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001772:	2200      	movs	r2, #0
 8001774:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001776:	4b1e      	ldr	r3, [pc, #120]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800177c:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001782:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001784:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001788:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800178a:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800178c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001790:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001792:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001794:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001798:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800179c:	2200      	movs	r2, #0
 800179e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017a6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ae:	4810      	ldr	r0, [pc, #64]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017b0:	f005 fa42 	bl	8006c38 <HAL_DMA_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80017ba:	f002 fd5f 	bl	800427c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a0b      	ldr	r2, [pc, #44]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80017c4:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2012      	movs	r0, #18
 80017d0:	f005 f9fb 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80017d4:	2012      	movs	r0, #18
 80017d6:	f005 fa14 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017da:	bf00      	nop
 80017dc:	3728      	adds	r7, #40	@ 0x28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012000 	.word	0x40012000
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020800 	.word	0x40020800
 80017f0:	20000394 	.word	0x20000394
 80017f4:	40026470 	.word	0x40026470

080017f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4b33      	ldr	r3, [pc, #204]	@ (80018d0 <MX_DMA_Init+0xd8>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a32      	ldr	r2, [pc, #200]	@ (80018d0 <MX_DMA_Init+0xd8>)
 8001808:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b30      	ldr	r3, [pc, #192]	@ (80018d0 <MX_DMA_Init+0xd8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	603b      	str	r3, [r7, #0]
 800181e:	4b2c      	ldr	r3, [pc, #176]	@ (80018d0 <MX_DMA_Init+0xd8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a2b      	ldr	r2, [pc, #172]	@ (80018d0 <MX_DMA_Init+0xd8>)
 8001824:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b29      	ldr	r3, [pc, #164]	@ (80018d0 <MX_DMA_Init+0xd8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2106      	movs	r1, #6
 800183a:	200b      	movs	r0, #11
 800183c:	f005 f9c5 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001840:	200b      	movs	r0, #11
 8001842:	f005 f9de 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2106      	movs	r1, #6
 800184a:	200c      	movs	r0, #12
 800184c:	f005 f9bd 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001850:	200c      	movs	r0, #12
 8001852:	f005 f9d6 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2106      	movs	r1, #6
 800185a:	200d      	movs	r0, #13
 800185c:	f005 f9b5 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001860:	200d      	movs	r0, #13
 8001862:	f005 f9ce 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	2010      	movs	r0, #16
 800186c:	f005 f9ad 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001870:	2010      	movs	r0, #16
 8001872:	f005 f9c6 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 6, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2106      	movs	r1, #6
 800187a:	202f      	movs	r0, #47	@ 0x2f
 800187c:	f005 f9a5 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001880:	202f      	movs	r0, #47	@ 0x2f
 8001882:	f005 f9be 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2106      	movs	r1, #6
 800188a:	2038      	movs	r0, #56	@ 0x38
 800188c:	f005 f99d 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001890:	2038      	movs	r0, #56	@ 0x38
 8001892:	f005 f9b6 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	2039      	movs	r0, #57	@ 0x39
 800189c:	f005 f995 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80018a0:	2039      	movs	r0, #57	@ 0x39
 80018a2:	f005 f9ae 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2106      	movs	r1, #6
 80018aa:	203b      	movs	r0, #59	@ 0x3b
 80018ac:	f005 f98d 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018b0:	203b      	movs	r0, #59	@ 0x3b
 80018b2:	f005 f9a6 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2100      	movs	r1, #0
 80018ba:	203c      	movs	r0, #60	@ 0x3c
 80018bc:	f005 f985 	bl	8006bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018c0:	203c      	movs	r0, #60	@ 0x3c
 80018c2:	f005 f99e 	bl	8006c02 <HAL_NVIC_EnableIRQ>

}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40023800 	.word	0x40023800

080018d4 <Dshot_CalculateCRCandTelemtryBit>:
#include "dshot.h"



uint16_t Dshot_CalculateCRCandTelemtryBit(uint16_t value) {
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
    value = value << 1;
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	80fb      	strh	r3, [r7, #6]
    return ((value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80018e4:	88fb      	ldrh	r3, [r7, #6]
 80018e6:	091b      	lsrs	r3, r3, #4
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	4053      	eors	r3, r2
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	4053      	eors	r3, r2
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	b29b      	uxth	r3, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <Dshot_GetDshotFrame>:

uint16_t Dshot_GetDshotFrame(uint16_t value) {
 800190c:	b590      	push	{r4, r7, lr}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
    return ((value << 5) | Dshot_CalculateCRCandTelemtryBit(value));
 8001916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191a:	015b      	lsls	r3, r3, #5
 800191c:	b21c      	sxth	r4, r3
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ffd7 	bl	80018d4 <Dshot_CalculateCRCandTelemtryBit>
 8001926:	4603      	mov	r3, r0
 8001928:	b21b      	sxth	r3, r3
 800192a:	4323      	orrs	r3, r4
 800192c:	b21b      	sxth	r3, r3
 800192e:	b29b      	uxth	r3, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bd90      	pop	{r4, r7, pc}

08001938 <Dshot_DMABuffer_init>:

void Dshot_DMABuffer_init(uint32_t *MemoryBuffer){
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e008      	b.n	8001958 <Dshot_DMABuffer_init+0x20>
		MemoryBuffer[i] = BIT_0_CCR_REG_VALUE;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	2269      	movs	r2, #105	@ 0x69
 8001950:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	3301      	adds	r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2b0f      	cmp	r3, #15
 800195c:	ddf3      	ble.n	8001946 <Dshot_DMABuffer_init+0xe>
	}

}
 800195e:	bf00      	nop
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <Dshot_MemoryBuffer_init>:
void Dshot_MemoryBuffer_init(uint32_t *dmaBuffer){
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 8001974:	2310      	movs	r3, #16
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e008      	b.n	800198c <Dshot_MemoryBuffer_init+0x20>
		dmaBuffer[i] = 0;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	3301      	adds	r3, #1
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b1f      	cmp	r3, #31
 8001990:	ddf3      	ble.n	800197a <Dshot_MemoryBuffer_init+0xe>
	}

}
 8001992:	bf00      	nop
 8001994:	bf00      	nop
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <Dshot_Calibrate>:
            (DshotFrame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
        DshotFrame >>= 1;
    }
}

void Dshot_Calibrate(uint32_t *mem_buffer) {
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	e008      	b.n	80019c0 <Dshot_Calibrate+0x20>
        mem_buffer[i] = BIT_0_CCR_REG_VALUE;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	2269      	movs	r2, #105	@ 0x69
 80019b8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3301      	adds	r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b0f      	cmp	r3, #15
 80019c4:	ddf3      	ble.n	80019ae <Dshot_Calibrate+0xe>
    }
}
 80019c6:	bf00      	nop
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <Dshot_PrepareFrame>:

void Dshot_PrepareFrame(uint16_t throttleValue, uint32_t *mem_buffer) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	6039      	str	r1, [r7, #0]
 80019de:	80fb      	strh	r3, [r7, #6]
	throttleValue += 48; //v Dshot i t 48 -> 2047
 80019e0:	88fb      	ldrh	r3, [r7, #6]
 80019e2:	3330      	adds	r3, #48	@ 0x30
 80019e4:	80fb      	strh	r3, [r7, #6]
    uint16_t frame = Dshot_GetDshotFrame(throttleValue);
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff8f 	bl	800190c <Dshot_GetDshotFrame>
 80019ee:	4603      	mov	r3, r0
 80019f0:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	e014      	b.n	8001a22 <Dshot_PrepareFrame+0x4e>
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
            (frame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
 80019f8:	89fb      	ldrh	r3, [r7, #14]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <Dshot_PrepareFrame+0x32>
 8001a02:	22d2      	movs	r2, #210	@ 0xd2
 8001a04:	e000      	b.n	8001a08 <Dshot_PrepareFrame+0x34>
 8001a06:	2269      	movs	r2, #105	@ 0x69
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f1c3 030f 	rsb	r3, r3, #15
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	6839      	ldr	r1, [r7, #0]
 8001a12:	440b      	add	r3, r1
 8001a14:	601a      	str	r2, [r3, #0]
        frame >>= 1;
 8001a16:	89fb      	ldrh	r3, [r7, #14]
 8001a18:	085b      	lsrs	r3, r3, #1
 8001a1a:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2b0f      	cmp	r3, #15
 8001a26:	dde7      	ble.n	80019f8 <Dshot_PrepareFrame+0x24>
    }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <quat_normalize>:
#include <string.h>
#include <math.h>


static inline void quat_normalize(float q[4])
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
    float n = sqrtf(
        q[0]*q[0] +
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	ed93 7a00 	vldr	s14, [r3]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	edd3 7a00 	vldr	s15, [r3]
 8001a46:	ee27 7a27 	vmul.f32	s14, s14, s15
        q[1]*q[1] +
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	edd3 6a00 	vldr	s13, [r3]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3304      	adds	r3, #4
 8001a56:	edd3 7a00 	vldr	s15, [r3]
 8001a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[0]*q[0] +
 8001a5e:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[2]*q[2] +
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3308      	adds	r3, #8
 8001a66:	edd3 6a00 	vldr	s13, [r3]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3308      	adds	r3, #8
 8001a6e:	edd3 7a00 	vldr	s15, [r3]
 8001a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[1]*q[1] +
 8001a76:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[3]*q[3]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	edd3 6a00 	vldr	s13, [r3]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	330c      	adds	r3, #12
 8001a86:	edd3 7a00 	vldr	s15, [r3]
 8001a8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float n = sqrtf(
 8001a8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a92:	eeb0 0a67 	vmov.f32	s0, s15
 8001a96:	f011 fdd7 	bl	8013648 <sqrtf>
 8001a9a:	ed87 0a03 	vstr	s0, [r7, #12]
    );

    if (n > 0.0f) {
 8001a9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aaa:	dc00      	bgt.n	8001aae <quat_normalize+0x7c>
        q[0] *= inv;
        q[1] *= inv;
        q[2] *= inv;
        q[3] *= inv;
    }
}
 8001aac:	e035      	b.n	8001b1a <quat_normalize+0xe8>
        float inv = 1.0f / n;
 8001aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ab2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aba:	edc7 7a02 	vstr	s15, [r7, #8]
        q[0] *= inv;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	ed93 7a00 	vldr	s14, [r3]
 8001ac4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	edc3 7a00 	vstr	s15, [r3]
        q[1] *= inv;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	ed93 7a00 	vldr	s14, [r3]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3304      	adds	r3, #4
 8001ade:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae6:	edc3 7a00 	vstr	s15, [r3]
        q[2] *= inv;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3308      	adds	r3, #8
 8001aee:	ed93 7a00 	vldr	s14, [r3]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3308      	adds	r3, #8
 8001af6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001afe:	edc3 7a00 	vstr	s15, [r3]
        q[3] *= inv;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	330c      	adds	r3, #12
 8001b06:	ed93 7a00 	vldr	s14, [r3]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	330c      	adds	r3, #12
 8001b0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b16:	edc3 7a00 	vstr	s15, [r3]
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <mat_transpose_3x6>:
static inline void mat_transpose_3x6(const float A[3][6], float At[6][3]){
 8001b22:	b480      	push	{r7}
 8001b24:	b087      	sub	sp, #28
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 3; i++){
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	e025      	b.n	8001b7e <mat_transpose_3x6+0x5c>
        const float *Ai = A[i];
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	4613      	mov	r3, r2
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	e013      	b.n	8001b72 <mat_transpose_3x6+0x50>
            At[j][i] = Ai[j];
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	18d0      	adds	r0, r2, r3
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	4613      	mov	r3, r2
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	4413      	add	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	1899      	adds	r1, r3, r2
 8001b62:	6802      	ldr	r2, [r0, #0]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	440b      	add	r3, r1
 8001b6a:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b05      	cmp	r3, #5
 8001b76:	dde8      	ble.n	8001b4a <mat_transpose_3x6+0x28>
	for (int i = 0; i < 3; i++){
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	ddd6      	ble.n	8001b32 <mat_transpose_3x6+0x10>
		}
	}
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	371c      	adds	r7, #28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <mat_transpose_6x3>:
static inline void mat_transpose_6x3(const float A[6][3], float At[3][6]){
 8001b92:	b480      	push	{r7}
 8001b94:	b087      	sub	sp, #28
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	e025      	b.n	8001bee <mat_transpose_6x3+0x5c>
        const float *Ai = A[i];
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	461a      	mov	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 3; j++){
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	e013      	b.n	8001be2 <mat_transpose_6x3+0x50>
            At[j][i] = Ai[j];
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	18d0      	adds	r0, r2, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	461a      	mov	r2, r3
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	1899      	adds	r1, r3, r2
 8001bd2:	6802      	ldr	r2, [r0, #0]
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 3; j++){
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	3301      	adds	r3, #1
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	dde8      	ble.n	8001bba <mat_transpose_6x3+0x28>
	for (int i = 0; i < 6; i++){
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	3301      	adds	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	2b05      	cmp	r3, #5
 8001bf2:	ddd6      	ble.n	8001ba2 <mat_transpose_6x3+0x10>
		}
	}
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	371c      	adds	r7, #28
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <mat_transpose_6x6>:
static inline void mat_transpose_6x6(const float A[6][6], float At[6][6]){
 8001c02:	b480      	push	{r7}
 8001c04:	b087      	sub	sp, #28
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	e025      	b.n	8001c5e <mat_transpose_6x6+0x5c>
        const float *Ai = A[i];
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001c24:	2300      	movs	r3, #0
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	e013      	b.n	8001c52 <mat_transpose_6x6+0x50>
            At[j][i] = Ai[j];
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	18d0      	adds	r0, r2, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	1899      	adds	r1, r3, r2
 8001c42:	6802      	ldr	r2, [r0, #0]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	440b      	add	r3, r1
 8001c4a:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	2b05      	cmp	r3, #5
 8001c56:	dde8      	ble.n	8001c2a <mat_transpose_6x6+0x28>
	for (int i = 0; i < 6; i++){
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	2b05      	cmp	r3, #5
 8001c62:	ddd6      	ble.n	8001c12 <mat_transpose_6x6+0x10>
		}
	}
}
 8001c64:	bf00      	nop
 8001c66:	bf00      	nop
 8001c68:	371c      	adds	r7, #28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <mat_mul_6x6X6x6>:
static inline void mat_mul_6x6X6x6(
    const float A[6][6],
    const float B[6][6],
    float C[6][6])
{
 8001c72:	b480      	push	{r7}
 8001c74:	b08b      	sub	sp, #44	@ 0x2c
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c82:	e048      	b.n	8001d16 <mat_mul_6x6X6x6+0xa4>
        const float *Ai = A[i];
 8001c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4413      	add	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001c96:	2300      	movs	r3, #0
 8001c98:	623b      	str	r3, [r7, #32]
 8001c9a:	e036      	b.n	8001d0a <mat_mul_6x6X6x6+0x98>
            float s = 0.0f;
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	e01d      	b.n	8001ce4 <mat_mul_6x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	4413      	add	r3, r2
 8001cb0:	ed93 7a00 	vldr	s14, [r3]
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	441a      	add	r2, r3
 8001cc4:	6a3b      	ldr	r3, [r7, #32]
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	edd3 7a00 	vldr	s15, [r3]
 8001cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cda:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	2b05      	cmp	r3, #5
 8001ce8:	ddde      	ble.n	8001ca8 <mat_mul_6x6X6x6+0x36>
            }
            C[i][j] = s;
 8001cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cec:	4613      	mov	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	441a      	add	r2, r3
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001d04:	6a3b      	ldr	r3, [r7, #32]
 8001d06:	3301      	adds	r3, #1
 8001d08:	623b      	str	r3, [r7, #32]
 8001d0a:	6a3b      	ldr	r3, [r7, #32]
 8001d0c:	2b05      	cmp	r3, #5
 8001d0e:	ddc5      	ble.n	8001c9c <mat_mul_6x6X6x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d12:	3301      	adds	r3, #1
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	2b05      	cmp	r3, #5
 8001d1a:	ddb3      	ble.n	8001c84 <mat_mul_6x6X6x6+0x12>
        }
    }
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	372c      	adds	r7, #44	@ 0x2c
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <mat_mul_6x6X6x3>:
static inline void mat_mul_6x6X6x3(
    const float A[6][6],
    const float B[6][3],
    float C[6][3])
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b08b      	sub	sp, #44	@ 0x2c
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d3a:	e048      	b.n	8001dce <mat_mul_6x6X6x3+0xa4>
        const float *Ai = A[i];
 8001d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
 8001d52:	e036      	b.n	8001dc2 <mat_mul_6x6X6x3+0x98>
            float s = 0.0f;
 8001d54:	f04f 0300 	mov.w	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
 8001d5e:	e01d      	b.n	8001d9c <mat_mul_6x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	4413      	add	r3, r2
 8001d68:	ed93 7a00 	vldr	s14, [r3]
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	461a      	mov	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	441a      	add	r2, r3
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4413      	add	r3, r2
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2b05      	cmp	r3, #5
 8001da0:	ddde      	ble.n	8001d60 <mat_mul_6x6X6x3+0x36>
            }
            C[i][j] = s;
 8001da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001da4:	4613      	mov	r3, r2
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	4413      	add	r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	461a      	mov	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	441a      	add	r2, r3
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	4413      	add	r3, r2
 8001db8:	69fa      	ldr	r2, [r7, #28]
 8001dba:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	623b      	str	r3, [r7, #32]
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	ddc5      	ble.n	8001d54 <mat_mul_6x6X6x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dca:	3301      	adds	r3, #1
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd0:	2b05      	cmp	r3, #5
 8001dd2:	ddb3      	ble.n	8001d3c <mat_mul_6x6X6x3+0x12>
        }
    }
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	372c      	adds	r7, #44	@ 0x2c
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <mat_mul_6x3X3x6>:
}
static inline void mat_mul_6x3X3x6(
    const float A[6][3],
    const float B[3][6],
    float C[6][6])
{
 8001de2:	b480      	push	{r7}
 8001de4:	b08b      	sub	sp, #44	@ 0x2c
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001dee:	2300      	movs	r3, #0
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df2:	e048      	b.n	8001e86 <mat_mul_6x3X3x6+0xa4>
        const float *Ai = A[i];
 8001df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df6:	4613      	mov	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	461a      	mov	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001e06:	2300      	movs	r3, #0
 8001e08:	623b      	str	r3, [r7, #32]
 8001e0a:	e036      	b.n	8001e7a <mat_mul_6x3X3x6+0x98>
            float s = 0.0f;
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
 8001e16:	e01d      	b.n	8001e54 <mat_mul_6x3X3x6+0x72>
                s += Ai[k] * B[k][j];
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	4413      	add	r3, r2
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4613      	mov	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	441a      	add	r2, r3
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4413      	add	r3, r2
 8001e3a:	edd3 7a00 	vldr	s15, [r3]
 8001e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e42:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e4a:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	3301      	adds	r3, #1
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	ddde      	ble.n	8001e18 <mat_mul_6x3X3x6+0x36>
            }
            C[i][j] = s;
 8001e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	461a      	mov	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	441a      	add	r2, r3
 8001e6a:	6a3b      	ldr	r3, [r7, #32]
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001e74:	6a3b      	ldr	r3, [r7, #32]
 8001e76:	3301      	adds	r3, #1
 8001e78:	623b      	str	r3, [r7, #32]
 8001e7a:	6a3b      	ldr	r3, [r7, #32]
 8001e7c:	2b05      	cmp	r3, #5
 8001e7e:	ddc5      	ble.n	8001e0c <mat_mul_6x3X3x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e82:	3301      	adds	r3, #1
 8001e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	2b05      	cmp	r3, #5
 8001e8a:	ddb3      	ble.n	8001df4 <mat_mul_6x3X3x6+0x12>
        }
    }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	372c      	adds	r7, #44	@ 0x2c
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <mat_mul_6x3X3x3>:
static inline void mat_mul_6x3X3x3(
    const float A[6][3],
    const float B[3][3],
    float C[6][3])
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b08b      	sub	sp, #44	@ 0x2c
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eaa:	e048      	b.n	8001f3e <mat_mul_6x3X3x3+0xa4>
        const float *Ai = A[i];
 8001eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eae:	4613      	mov	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4413      	add	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4413      	add	r3, r2
 8001ebc:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
 8001ec2:	e036      	b.n	8001f32 <mat_mul_6x3X3x3+0x98>
            float s = 0.0f;
 8001ec4:	f04f 0300 	mov.w	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
 8001ece:	e01d      	b.n	8001f0c <mat_mul_6x3X3x3+0x72>
                s += Ai[k] * B[k][j];
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	ed93 7a00 	vldr	s14, [r3]
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4413      	add	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	441a      	add	r2, r3
 8001eec:	6a3b      	ldr	r3, [r7, #32]
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001efa:	ed97 7a07 	vldr	s14, [r7, #28]
 8001efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f02:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	ddde      	ble.n	8001ed0 <mat_mul_6x3X3x3+0x36>
            }
            C[i][j] = s;
 8001f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f14:	4613      	mov	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	441a      	add	r2, r3
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	69fa      	ldr	r2, [r7, #28]
 8001f2a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	623b      	str	r3, [r7, #32]
 8001f32:	6a3b      	ldr	r3, [r7, #32]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	ddc5      	ble.n	8001ec4 <mat_mul_6x3X3x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	2b05      	cmp	r3, #5
 8001f42:	ddb3      	ble.n	8001eac <mat_mul_6x3X3x3+0x12>
        }
    }
}
 8001f44:	bf00      	nop
 8001f46:	bf00      	nop
 8001f48:	372c      	adds	r7, #44	@ 0x2c
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <mat_mul_3x6X6x6>:
}
static inline void mat_mul_3x6X6x6(
    const float A[3][6],
    const float B[6][6],
    float C[3][6])
{
 8001f52:	b480      	push	{r7}
 8001f54:	b08b      	sub	sp, #44	@ 0x2c
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f62:	e048      	b.n	8001ff6 <mat_mul_3x6X6x6+0xa4>
        const float *Ai = A[i];
 8001f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f66:	4613      	mov	r3, r2
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	4413      	add	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	461a      	mov	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4413      	add	r3, r2
 8001f74:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001f76:	2300      	movs	r3, #0
 8001f78:	623b      	str	r3, [r7, #32]
 8001f7a:	e036      	b.n	8001fea <mat_mul_3x6X6x6+0x98>
            float s = 0.0f;
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001f82:	2300      	movs	r3, #0
 8001f84:	61bb      	str	r3, [r7, #24]
 8001f86:	e01d      	b.n	8001fc4 <mat_mul_3x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	4413      	add	r3, r2
 8001f90:	ed93 7a00 	vldr	s14, [r3]
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	441a      	add	r2, r3
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	edd3 7a00 	vldr	s15, [r3]
 8001fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fba:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	61bb      	str	r3, [r7, #24]
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2b05      	cmp	r3, #5
 8001fc8:	ddde      	ble.n	8001f88 <mat_mul_3x6X6x6+0x36>
            }
            C[i][j] = s;
 8001fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fcc:	4613      	mov	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	441a      	add	r2, r3
 8001fda:	6a3b      	ldr	r3, [r7, #32]
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	69fa      	ldr	r2, [r7, #28]
 8001fe2:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	623b      	str	r3, [r7, #32]
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	2b05      	cmp	r3, #5
 8001fee:	ddc5      	ble.n	8001f7c <mat_mul_3x6X6x6+0x2a>
    for (int i = 0; i < 3; i++) {
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	ddb3      	ble.n	8001f64 <mat_mul_3x6X6x6+0x12>
        }
    }
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	372c      	adds	r7, #44	@ 0x2c
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <mat_mul_3x6X6x3>:
static inline void mat_mul_3x6X6x3(
    const float A[3][6],
    const float B[6][3],
    float C[3][3])
{
 800200a:	b480      	push	{r7}
 800200c:	b08b      	sub	sp, #44	@ 0x2c
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
 800201a:	e048      	b.n	80020ae <mat_mul_3x6X6x3+0xa4>
        const float *Ai = A[i];
 800201c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800201e:	4613      	mov	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	4413      	add	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	461a      	mov	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 800202e:	2300      	movs	r3, #0
 8002030:	623b      	str	r3, [r7, #32]
 8002032:	e036      	b.n	80020a2 <mat_mul_3x6X6x3+0x98>
            float s = 0.0f;
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 800203a:	2300      	movs	r3, #0
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	e01d      	b.n	800207c <mat_mul_3x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	4413      	add	r3, r2
 8002048:	ed93 7a00 	vldr	s14, [r3]
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	461a      	mov	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	441a      	add	r2, r3
 800205c:	6a3b      	ldr	r3, [r7, #32]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	edd3 7a00 	vldr	s15, [r3]
 8002066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800206a:	ed97 7a07 	vldr	s14, [r7, #28]
 800206e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002072:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	3301      	adds	r3, #1
 800207a:	61bb      	str	r3, [r7, #24]
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	2b05      	cmp	r3, #5
 8002080:	ddde      	ble.n	8002040 <mat_mul_3x6X6x3+0x36>
            }
            C[i][j] = s;
 8002082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002084:	4613      	mov	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	461a      	mov	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	441a      	add	r2, r3
 8002092:	6a3b      	ldr	r3, [r7, #32]
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	69fa      	ldr	r2, [r7, #28]
 800209a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	3301      	adds	r3, #1
 80020a0:	623b      	str	r3, [r7, #32]
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	ddc5      	ble.n	8002034 <mat_mul_3x6X6x3+0x2a>
    for (int i = 0; i < 3; i++) {
 80020a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020aa:	3301      	adds	r3, #1
 80020ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	ddb3      	ble.n	800201c <mat_mul_3x6X6x3+0x12>
        }
    }
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	372c      	adds	r7, #44	@ 0x2c
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <mat_symmetrize_6x6>:
static inline void mat_symmetrize_6x6(float P[6][6])
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 6; i++) {
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	e048      	b.n	8002162 <mat_symmetrize_6x6+0xa0>
        for (int j = i + 1; j < 6; j++) {
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	3301      	adds	r3, #1
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	e03e      	b.n	8002156 <mat_symmetrize_6x6+0x94>
            float v = 0.5f * (P[i][j] + P[j][i]);
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	4613      	mov	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4413      	add	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	461a      	mov	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	441a      	add	r2, r3
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	ed93 7a00 	vldr	s14, [r3]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4613      	mov	r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	4413      	add	r3, r2
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	461a      	mov	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	441a      	add	r2, r3
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	edd3 7a00 	vldr	s15, [r3]
 800210c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002110:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002118:	edc7 7a03 	vstr	s15, [r7, #12]
            P[i][j] = v;
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	461a      	mov	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	441a      	add	r2, r3
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	601a      	str	r2, [r3, #0]
            P[j][i] = v;
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4613      	mov	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4413      	add	r3, r2
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	461a      	mov	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	441a      	add	r2, r3
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	601a      	str	r2, [r3, #0]
        for (int j = i + 1; j < 6; j++) {
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	3301      	adds	r3, #1
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b05      	cmp	r3, #5
 800215a:	ddbd      	ble.n	80020d8 <mat_symmetrize_6x6+0x16>
    for (int i = 0; i < 6; i++) {
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3301      	adds	r3, #1
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	2b05      	cmp	r3, #5
 8002166:	ddb3      	ble.n	80020d0 <mat_symmetrize_6x6+0xe>
        }
    }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	371c      	adds	r7, #28
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <EKF_Init>:
        for (int j=0;j<6;j++)
            C[i][j] = A[i][j] + B[i][j];
}

void EKF_Init(EKF_t *ekf, float bp0, float bq0)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	ed87 0a02 	vstr	s0, [r7, #8]
 8002184:	edc7 0a01 	vstr	s1, [r7, #4]


    memset(ekf, 0, sizeof(EKF_t));
 8002188:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800218c:	2100      	movs	r1, #0
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	f00f fb05 	bl	801179e <memset>

    ekf->X[0] = 1.0f; // identity quaternion
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800219a:	601a      	str	r2, [r3, #0]
    ekf->X[4] = bp0;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	611a      	str	r2, [r3, #16]
    ekf->X[5] = bq0;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	615a      	str	r2, [r3, #20]

    for (int i=0;i<6;i++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	e00c      	b.n	80021c8 <EKF_Init+0x50>
        ekf->P[i][i] = 1e-3f;
 80021ae:	68f9      	ldr	r1, [r7, #12]
 80021b0:	69fa      	ldr	r2, [r7, #28]
 80021b2:	4613      	mov	r3, r2
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	440b      	add	r3, r1
 80021bc:	33cc      	adds	r3, #204	@ 0xcc
 80021be:	4a1c      	ldr	r2, [pc, #112]	@ (8002230 <EKF_Init+0xb8>)
 80021c0:	601a      	str	r2, [r3, #0]
    for (int i=0;i<6;i++)
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3301      	adds	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	ddef      	ble.n	80021ae <EKF_Init+0x36>

    for (int i=0;i<4;i++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	61bb      	str	r3, [r7, #24]
 80021d2:	e00c      	b.n	80021ee <EKF_Init+0x76>
        ekf->Q[i][i] = 1e-8f;
 80021d4:	68f9      	ldr	r1, [r7, #12]
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	3318      	adds	r3, #24
 80021e4:	4a13      	ldr	r2, [pc, #76]	@ (8002234 <EKF_Init+0xbc>)
 80021e6:	601a      	str	r2, [r3, #0]
    for (int i=0;i<4;i++)
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	3301      	adds	r3, #1
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	2b03      	cmp	r3, #3
 80021f2:	ddef      	ble.n	80021d4 <EKF_Init+0x5c>

    ekf->Q[4][4] = 1e-8f;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002234 <EKF_Init+0xbc>)
 80021f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    ekf->Q[5][5] = 1e-8f;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <EKF_Init+0xbc>)
 8002200:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    for (int i=0;i<3;i++)
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	e009      	b.n	800221e <EKF_Init+0xa6>
        ekf->R[i][i] = 0.01f;
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	011b      	lsls	r3, r3, #4
 8002210:	4413      	add	r3, r2
 8002212:	33a8      	adds	r3, #168	@ 0xa8
 8002214:	4a08      	ldr	r2, [pc, #32]	@ (8002238 <EKF_Init+0xc0>)
 8002216:	601a      	str	r2, [r3, #0]
    for (int i=0;i<3;i++)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	3301      	adds	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2b02      	cmp	r3, #2
 8002222:	ddf2      	ble.n	800220a <EKF_Init+0x92>
}
 8002224:	bf00      	nop
 8002226:	bf00      	nop
 8002228:	3720      	adds	r7, #32
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	3a83126f 	.word	0x3a83126f
 8002234:	322bcc77 	.word	0x322bcc77
 8002238:	3c23d70a 	.word	0x3c23d70a

0800223c <EKF_get_dynamics_matrices>:

void EKF_get_dynamics_matrices(const float X[6], float gyro_rad[3], float A[6][6], float f[6]){
 800223c:	b580      	push	{r7, lr}
 800223e:	b08e      	sub	sp, #56	@ 0x38
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
	float q0 = X[0];
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	637b      	str	r3, [r7, #52]	@ 0x34
	float q1 = X[1];
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	3304      	adds	r3, #4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	633b      	str	r3, [r7, #48]	@ 0x30
	float q2 = X[2];
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	3308      	adds	r3, #8
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float q3 = X[3];
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	330c      	adds	r3, #12
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	62bb      	str	r3, [r7, #40]	@ 0x28
	float bp = X[4];
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	3310      	adds	r3, #16
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	627b      	str	r3, [r7, #36]	@ 0x24
	float bq = X[5];
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	3314      	adds	r3, #20
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	623b      	str	r3, [r7, #32]

	float wx = gyro_rad[0] - bp;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	ed93 7a00 	vldr	s14, [r3]
 800227e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002282:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002286:	edc7 7a07 	vstr	s15, [r7, #28]
	float wy = gyro_rad[1] - bq;
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	3304      	adds	r3, #4
 800228e:	ed93 7a00 	vldr	s14, [r3]
 8002292:	edd7 7a08 	vldr	s15, [r7, #32]
 8002296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229a:	edc7 7a06 	vstr	s15, [r7, #24]
	float wz = gyro_rad[2];
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	617b      	str	r3, [r7, #20]

	f[0] = 0.5*(-q1*wx - q2*wy - q3*wz);
 80022a4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80022a8:	eeb1 7a67 	vneg.f32	s14, s15
 80022ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80022b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022b4:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80022b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80022bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022c4:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80022c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80022cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	edc3 7a00 	vstr	s15, [r3]
	f[1] = 0.5*(q0*wx + q3*wy - q2*wz);
 80022e2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80022e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80022ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ee:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80022f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80022f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022fe:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8002302:	edd7 7a05 	vldr	s15, [r7, #20]
 8002306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800230a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	3304      	adds	r3, #4
 8002312:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002316:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231a:	edc3 7a00 	vstr	s15, [r3]
	f[2] = 0.5*(-q3*wx + q0*wy - q1*wz);
 800231e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002322:	eeb1 7a67 	vneg.f32	s14, s15
 8002326:	edd7 7a07 	vldr	s15, [r7, #28]
 800232a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800232e:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8002332:	edd7 7a06 	vldr	s15, [r7, #24]
 8002336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800233e:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002342:	edd7 7a05 	vldr	s15, [r7, #20]
 8002346:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800234a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	3308      	adds	r3, #8
 8002352:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235a:	edc3 7a00 	vstr	s15, [r3]
	f[3] = 0.5*(q2*wx - q1*wy + q0*wz);
 800235e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002362:	edd7 7a07 	vldr	s15, [r7, #28]
 8002366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800236a:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800236e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002376:	ee37 7a67 	vsub.f32	s14, s14, s15
 800237a:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800237e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	330c      	adds	r3, #12
 800238e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002396:	edc3 7a00 	vstr	s15, [r3]
	f[4] = 0;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	3310      	adds	r3, #16
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
	f[5] = 0;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	3314      	adds	r3, #20
 80023a8:	f04f 0200 	mov.w	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]

    memset(A, 0, sizeof(float)*36);
 80023ae:	2290      	movs	r2, #144	@ 0x90
 80023b0:	2100      	movs	r1, #0
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f00f f9f3 	bl	801179e <memset>

    A[0][1] = -0.5f*wx;  A[0][2] = -0.5f*wy;  A[0][3] = -0.5f*wz;
 80023b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023bc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	edc3 7a01 	vstr	s15, [r3, #4]
 80023ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80023ce:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	edc3 7a02 	vstr	s15, [r3, #8]
 80023dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80023e0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	edc3 7a03 	vstr	s15, [r3, #12]
    A[0][4] =  0.5f*q1;  A[0][5] =  0.5f*q2;
 80023ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	edc3 7a04 	vstr	s15, [r3, #16]
 8002400:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002404:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002408:	ee67 7a87 	vmul.f32	s15, s15, s14
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	edc3 7a05 	vstr	s15, [r3, #20]

    A[1][0] =  0.5f*wx;  A[1][2] = -0.5f*wz;  A[1][3] =  0.5f*wy;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3318      	adds	r3, #24
 8002416:	edd7 7a07 	vldr	s15, [r7, #28]
 800241a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800241e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002422:	edc3 7a00 	vstr	s15, [r3]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3318      	adds	r3, #24
 800242a:	edd7 7a05 	vldr	s15, [r7, #20]
 800242e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002436:	edc3 7a02 	vstr	s15, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3318      	adds	r3, #24
 800243e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002442:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244a:	edc3 7a03 	vstr	s15, [r3, #12]
    A[1][4] = -0.5f*q0;  A[1][5] = -0.5f*q3;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3318      	adds	r3, #24
 8002452:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002456:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800245a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800245e:	edc3 7a04 	vstr	s15, [r3, #16]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3318      	adds	r3, #24
 8002466:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800246a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800246e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002472:	edc3 7a05 	vstr	s15, [r3, #20]

    A[2][0] =  0.5f*wy;  A[2][1] =  0.5f*wz;  A[2][3] = -0.5f*wx;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3330      	adds	r3, #48	@ 0x30
 800247a:	edd7 7a06 	vldr	s15, [r7, #24]
 800247e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002482:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002486:	edc3 7a00 	vstr	s15, [r3]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3330      	adds	r3, #48	@ 0x30
 800248e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002492:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002496:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249a:	edc3 7a01 	vstr	s15, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3330      	adds	r3, #48	@ 0x30
 80024a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80024a6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80024aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ae:	edc3 7a03 	vstr	s15, [r3, #12]
    A[2][4] =  0.5f*q3;  A[2][5] = -0.5f*q0;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	3330      	adds	r3, #48	@ 0x30
 80024b6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80024ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c2:	edc3 7a04 	vstr	s15, [r3, #16]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3330      	adds	r3, #48	@ 0x30
 80024ca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80024ce:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80024d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d6:	edc3 7a05 	vstr	s15, [r3, #20]

    A[3][0] =  0.5f*wz;  A[3][1] = -0.5f*wy;  A[3][2] =  0.5f*wx;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3348      	adds	r3, #72	@ 0x48
 80024de:	edd7 7a05 	vldr	s15, [r7, #20]
 80024e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ea:	edc3 7a00 	vstr	s15, [r3]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3348      	adds	r3, #72	@ 0x48
 80024f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80024f6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80024fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024fe:	edc3 7a01 	vstr	s15, [r3, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	3348      	adds	r3, #72	@ 0x48
 8002506:	edd7 7a07 	vldr	s15, [r7, #28]
 800250a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800250e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002512:	edc3 7a02 	vstr	s15, [r3, #8]
    A[3][4] = -0.5f*q2;  A[3][5] =  0.5f*q1;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3348      	adds	r3, #72	@ 0x48
 800251a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800251e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002526:	edc3 7a04 	vstr	s15, [r3, #16]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3348      	adds	r3, #72	@ 0x48
 800252e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002532:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002536:	ee67 7a87 	vmul.f32	s15, s15, s14
 800253a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800253e:	bf00      	nop
 8002540:	3738      	adds	r7, #56	@ 0x38
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <EKF_Predict>:
/*
 * EKF predict step
 * X = X + f*dt;
 * P = P + (A*P + P*A' + Q)*dt;
 */
void EKF_Predict(EKF_t *ekf, float gyro_rad[3], float dt){
 8002548:	b580      	push	{r7, lr}
 800254a:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 800254e:	af00      	add	r7, sp, #0
 8002550:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002554:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002558:	6018      	str	r0, [r3, #0]
 800255a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800255e:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8002562:	6019      	str	r1, [r3, #0]
 8002564:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002568:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800256c:	ed83 0a00 	vstr	s0, [r3]
	float A[6][6];
	float f[6];

	if (dt <= 0.0f || dt > 0.1f)
 8002570:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002574:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002578:	edd3 7a00 	vldr	s15, [r3]
 800257c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002584:	f240 811c 	bls.w	80027c0 <EKF_Predict+0x278>
 8002588:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800258c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002590:	edd3 7a00 	vldr	s15, [r3]
 8002594:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 80027cc <EKF_Predict+0x284>
 8002598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a0:	f300 810e 	bgt.w	80027c0 <EKF_Predict+0x278>
	    return;

	//Normalize quaternion in X before using it
	quat_normalize(ekf->X);
 80025a4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025a8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fa3f 	bl	8001a32 <quat_normalize>

	//Compute f and A_cont
	EKF_get_dynamics_matrices(ekf->X, gyro_rad, A, f);
 80025b4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025b8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80025c2:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 80025c6:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 80025ca:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 80025ce:	6809      	ldr	r1, [r1, #0]
 80025d0:	f7ff fe34 	bl	800223c <EKF_get_dynamics_matrices>

	//X = X + f*dt;
	for (int i = 0; i < 6; i++){
 80025d4:	2300      	movs	r3, #0
 80025d6:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 80025da:	e02d      	b.n	8002638 <EKF_Predict+0xf0>
		ekf->X[i] += f[i] * dt;
 80025dc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025e0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	ed93 7a00 	vldr	s14, [r3]
 80025f2:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80025fc:	443b      	add	r3, r7
 80025fe:	3bb4      	subs	r3, #180	@ 0xb4
 8002600:	edd3 6a00 	vldr	s13, [r3]
 8002604:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002608:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002618:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800261c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 6; i++){
 800262e:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002632:	3301      	adds	r3, #1
 8002634:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8002638:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800263c:	2b05      	cmp	r3, #5
 800263e:	ddcd      	ble.n	80025dc <EKF_Predict+0x94>
	}
	quat_normalize(ekf->X);
 8002640:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002644:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff f9f1 	bl	8001a32 <quat_normalize>
	//P = P + (A*P + P*A' + Q)*dt
    float AP[6][6];
    float At[6][6];
    float PAt[6][6];

    memset(AP, 0, sizeof(AP));
 8002650:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8002654:	2290      	movs	r2, #144	@ 0x90
 8002656:	2100      	movs	r1, #0
 8002658:	4618      	mov	r0, r3
 800265a:	f00f f8a0 	bl	801179e <memset>
    mat_transpose_6x6(A, At);
 800265e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8002662:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff faca 	bl	8001c02 <mat_transpose_6x6>
    memset(PAt, 0, sizeof(PAt));
 800266e:	f107 0314 	add.w	r3, r7, #20
 8002672:	2290      	movs	r2, #144	@ 0x90
 8002674:	2100      	movs	r1, #0
 8002676:	4618      	mov	r0, r3
 8002678:	f00f f891 	bl	801179e <memset>

    mat_mul_6x6X6x6(A, ekf->P, AP);
 800267c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002680:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 800268a:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 800268e:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff faed 	bl	8001c72 <mat_mul_6x6X6x6>
    mat_mul_6x6X6x6(ekf->P, At, PAt);
 8002698:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800269c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	33cc      	adds	r3, #204	@ 0xcc
 80026a4:	f107 0214 	add.w	r2, r7, #20
 80026a8:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff fae0 	bl	8001c72 <mat_mul_6x6X6x6>

    for (int i = 0; i < 6; i++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 80026b8:	e07c      	b.n	80027b4 <EKF_Predict+0x26c>
        for (int j = 0; j < 6; j++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80026c0:	e06f      	b.n	80027a2 <EKF_Predict+0x25a>
            ekf->P[i][j] += (AP[i][j] + PAt[i][j] + ekf->Q[i][j]) * dt;
 80026c2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026c6:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80026ca:	6819      	ldr	r1, [r3, #0]
 80026cc:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80026dc:	4413      	add	r3, r2
 80026de:	3332      	adds	r3, #50	@ 0x32
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	3304      	adds	r3, #4
 80026e6:	ed93 7a00 	vldr	s14, [r3]
 80026ea:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026ee:	f5a3 71a2 	sub.w	r1, r3, #324	@ 0x144
 80026f2:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8002702:	4413      	add	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	edd3 6a00 	vldr	s13, [r3]
 800270c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002710:	f5a3 7119 	sub.w	r1, r3, #612	@ 0x264
 8002714:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002718:	4613      	mov	r3, r2
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4413      	add	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	edd3 7a00 	vldr	s15, [r3]
 800272e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002732:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002736:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800273a:	6819      	ldr	r1, [r3, #0]
 800273c:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002740:	4613      	mov	r3, r2
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	4413      	add	r3, r2
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800274c:	4413      	add	r3, r2
 800274e:	3306      	adds	r3, #6
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800275c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002760:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002764:	edd3 7a00 	vldr	s15, [r3]
 8002768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002770:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002774:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002778:	6819      	ldr	r1, [r3, #0]
 800277a:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800278a:	4413      	add	r3, r2
 800278c:	3332      	adds	r3, #50	@ 0x32
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	3304      	adds	r3, #4
 8002794:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 6; j++)
 8002798:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 800279c:	3301      	adds	r3, #1
 800279e:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80027a2:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80027a6:	2b05      	cmp	r3, #5
 80027a8:	dd8b      	ble.n	80026c2 <EKF_Predict+0x17a>
    for (int i = 0; i < 6; i++)
 80027aa:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 80027ae:	3301      	adds	r3, #1
 80027b0:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 80027b4:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 80027b8:	2b05      	cmp	r3, #5
 80027ba:	f77f af7e 	ble.w	80026ba <EKF_Predict+0x172>
 80027be:	e000      	b.n	80027c2 <EKF_Predict+0x27a>
	    return;
 80027c0:	bf00      	nop
}
 80027c2:	f507 771e 	add.w	r7, r7, #632	@ 0x278
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	3dcccccd 	.word	0x3dcccccd

080027d0 <EKF_AccelModel>:

void EKF_AccelModel(const float X[6], float h[3], float C[3][6]){
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
	float q0 = X[0];
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	61fb      	str	r3, [r7, #28]
    float q1 = X[1];
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3304      	adds	r3, #4
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	61bb      	str	r3, [r7, #24]
    float q2 = X[2];
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	3308      	adds	r3, #8
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	617b      	str	r3, [r7, #20]
    float q3 = X[3];
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	330c      	adds	r3, #12
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	613b      	str	r3, [r7, #16]


    h[0] = G * (2*(q1*q3 - q0*q2));
 80027fa:	ed97 7a06 	vldr	s14, [r7, #24]
 80027fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002802:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002806:	edd7 6a07 	vldr	s13, [r7, #28]
 800280a:	edd7 7a05 	vldr	s15, [r7, #20]
 800280e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002812:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002816:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800281a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002990 <EKF_AccelModel+0x1c0>
 800281e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	edc3 7a00 	vstr	s15, [r3]
    h[1] = G * (2*(q2*q3 + q0*q1));
 8002828:	ed97 7a05 	vldr	s14, [r7, #20]
 800282c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002834:	edd7 6a07 	vldr	s13, [r7, #28]
 8002838:	edd7 7a06 	vldr	s15, [r7, #24]
 800283c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002844:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	3304      	adds	r3, #4
 800284c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002990 <EKF_AccelModel+0x1c0>
 8002850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002854:	edc3 7a00 	vstr	s15, [r3]
    h[2] = G * (q0*q0 - q1*q1 - q2*q2 + q3*q3);
 8002858:	edd7 7a07 	vldr	s15, [r7, #28]
 800285c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002860:	edd7 7a06 	vldr	s15, [r7, #24]
 8002864:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002868:	ee37 7a67 	vsub.f32	s14, s14, s15
 800286c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002870:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002878:	edd7 7a04 	vldr	s15, [r7, #16]
 800287c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002880:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	3308      	adds	r3, #8
 8002888:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8002990 <EKF_AccelModel+0x1c0>
 800288c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002890:	edc3 7a00 	vstr	s15, [r3]

    memset(C, 0, sizeof(float)*18);
 8002894:	2248      	movs	r2, #72	@ 0x48
 8002896:	2100      	movs	r1, #0
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f00e ff80 	bl	801179e <memset>

    C[0][0] = -2*G*q2;  C[0][1] =  2*G*q3;  C[0][2] = -2*G*q0;  C[0][3] =  2*G*q1;
 800289e:	edd7 7a05 	vldr	s15, [r7, #20]
 80028a2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002994 <EKF_AccelModel+0x1c4>
 80028a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	edc3 7a00 	vstr	s15, [r3]
 80028b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028b4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002998 <EKF_AccelModel+0x1c8>
 80028b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	edc3 7a01 	vstr	s15, [r3, #4]
 80028c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80028c6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002994 <EKF_AccelModel+0x1c4>
 80028ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	edc3 7a02 	vstr	s15, [r3, #8]
 80028d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028d8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002998 <EKF_AccelModel+0x1c8>
 80028dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	edc3 7a03 	vstr	s15, [r3, #12]
    C[1][0] =  2*G*q1;  C[1][1] =  2*G*q0;  C[1][2] =  2*G*q3;  C[1][3] =  2*G*q2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3318      	adds	r3, #24
 80028ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80028ee:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002998 <EKF_AccelModel+0x1c8>
 80028f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028f6:	edc3 7a00 	vstr	s15, [r3]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3318      	adds	r3, #24
 80028fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002902:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002998 <EKF_AccelModel+0x1c8>
 8002906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290a:	edc3 7a01 	vstr	s15, [r3, #4]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3318      	adds	r3, #24
 8002912:	edd7 7a04 	vldr	s15, [r7, #16]
 8002916:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002998 <EKF_AccelModel+0x1c8>
 800291a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800291e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3318      	adds	r3, #24
 8002926:	edd7 7a05 	vldr	s15, [r7, #20]
 800292a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002998 <EKF_AccelModel+0x1c8>
 800292e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002932:	edc3 7a03 	vstr	s15, [r3, #12]
    C[2][0] =  2*G*q0;  C[2][1] = -2*G*q1;  C[2][2] = -2*G*q2;  C[2][3] =  2*G*q3;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3330      	adds	r3, #48	@ 0x30
 800293a:	edd7 7a07 	vldr	s15, [r7, #28]
 800293e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002998 <EKF_AccelModel+0x1c8>
 8002942:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002946:	edc3 7a00 	vstr	s15, [r3]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3330      	adds	r3, #48	@ 0x30
 800294e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002952:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002994 <EKF_AccelModel+0x1c4>
 8002956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295a:	edc3 7a01 	vstr	s15, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3330      	adds	r3, #48	@ 0x30
 8002962:	edd7 7a05 	vldr	s15, [r7, #20]
 8002966:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002994 <EKF_AccelModel+0x1c4>
 800296a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800296e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3330      	adds	r3, #48	@ 0x30
 8002976:	edd7 7a04 	vldr	s15, [r7, #16]
 800297a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002998 <EKF_AccelModel+0x1c8>
 800297e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002982:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	411cf5c3 	.word	0x411cf5c3
 8002994:	c19cf5c3 	.word	0xc19cf5c3
 8002998:	419cf5c3 	.word	0x419cf5c3

0800299c <EKF_UpdateAccel>:

void EKF_UpdateAccel(EKF_t *ekf, float accel[3])
{
 800299c:	b580      	push	{r7, lr}
 800299e:	f5ad 6dbe 	sub.w	sp, sp, #1520	@ 0x5f0
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029a8:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80029ac:	6018      	str	r0, [r3, #0]
 80029ae:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029b2:	f5a3 63be 	sub.w	r3, r3, #1520	@ 0x5f0
 80029b6:	6019      	str	r1, [r3, #0]
    float APA[6][6];

    float KR[6][3];
    float KRKt[6][6];

    EKF_AccelModel(ekf->X, h, C);
 80029b8:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029bc:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f207 5264 	addw	r2, r7, #1380	@ 0x564
 80029c6:	f507 61b7 	add.w	r1, r7, #1464	@ 0x5b8
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff ff00 	bl	80027d0 <EKF_AccelModel>

    // Y = Z - h
    for (int i=0;i<3;i++)
 80029d0:	2300      	movs	r3, #0
 80029d2:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 80029d6:	e023      	b.n	8002a20 <EKF_UpdateAccel+0x84>
        y[i] = accel[i] - h[i];
 80029d8:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	f507 62be 	add.w	r2, r7, #1520	@ 0x5f0
 80029e2:	f5a2 62be 	sub.w	r2, r2, #1520	@ 0x5f0
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	4413      	add	r3, r2
 80029ea:	ed93 7a00 	vldr	s14, [r3]
 80029ee:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80029f8:	443b      	add	r3, r7
 80029fa:	3b38      	subs	r3, #56	@ 0x38
 80029fc:	edd3 7a00 	vldr	s15, [r3]
 8002a00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a04:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8002a0e:	443b      	add	r3, r7
 8002a10:	3b44      	subs	r3, #68	@ 0x44
 8002a12:	edc3 7a00 	vstr	s15, [r3]
    for (int i=0;i<3;i++)
 8002a16:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 8002a20:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	ddd7      	ble.n	80029d8 <EKF_UpdateAccel+0x3c>

    // S = C * P_pred * C' + R;
    mat_mul_3x6X6x6(C, ekf->P, CP);
 8002a28:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a2c:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 8002a36:	f207 521c 	addw	r2, r7, #1308	@ 0x51c
 8002a3a:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff fa87 	bl	8001f52 <mat_mul_3x6X6x6>
    mat_transpose_3x6(C, Ct);
 8002a44:	f207 42d4 	addw	r2, r7, #1236	@ 0x4d4
 8002a48:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff f867 	bl	8001b22 <mat_transpose_3x6>
    mat_mul_3x6X6x3(CP, Ct, S);
 8002a54:	f507 6296 	add.w	r2, r7, #1200	@ 0x4b0
 8002a58:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 8002a5c:	f207 531c 	addw	r3, r7, #1308	@ 0x51c
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fad2 	bl	800200a <mat_mul_3x6X6x3>
    for (int i=0;i<3;i++)
 8002a66:	2300      	movs	r3, #0
 8002a68:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 8002a6c:	e045      	b.n	8002afa <EKF_UpdateAccel+0x15e>
        for (int j=0;j<3;j++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 8002a74:	e038      	b.n	8002ae8 <EKF_UpdateAccel+0x14c>
            S[i][j] += ekf->R[i][j];
 8002a76:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a7a:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8002a7e:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002a82:	4613      	mov	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	ed93 7a00 	vldr	s14, [r3]
 8002a96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a9a:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002a9e:	6819      	ldr	r1, [r3, #0]
 8002aa0:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002aae:	4413      	add	r3, r2
 8002ab0:	332a      	adds	r3, #42	@ 0x2a
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	edd3 7a00 	vldr	s15, [r3]
 8002aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002abe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ac2:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8002ac6:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002ad4:	4413      	add	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002ade:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 8002ae8:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	ddc2      	ble.n	8002a76 <EKF_UpdateAccel+0xda>
    for (int i=0;i<3;i++)
 8002af0:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002af4:	3301      	adds	r3, #1
 8002af6:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 8002afa:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	ddb5      	ble.n	8002a6e <EKF_UpdateAccel+0xd2>

    // invert S (analytic 3x3)
    float det =
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002b02:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b06:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b0a:	ed93 7a00 	vldr	s14, [r3]
 8002b0e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b12:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b16:	edd3 6a04 	vldr	s13, [r3, #16]
 8002b1a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b22:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b26:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b2a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b32:	ed93 6a05 	vldr	s12, [r3, #20]
 8002b36:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b3a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b3e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b42:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b46:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b4a:	ee27 7a27 	vmul.f32	s14, s14, s15
        S[0][1]*(S[1][0]*S[2][2]-S[1][2]*S[2][0]) +
 8002b4e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b52:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b56:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b5a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b5e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b62:	ed93 6a03 	vldr	s12, [r3, #12]
 8002b66:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b6a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b6e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b72:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b76:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b7a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b7e:	edd3 5a05 	vldr	s11, [r3, #20]
 8002b82:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b86:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b8e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b92:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b96:	ee66 7aa7 	vmul.f32	s15, s13, s15
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002b9a:	ee37 7a67 	vsub.f32	s14, s14, s15
        S[0][2]*(S[1][0]*S[2][1]-S[1][1]*S[2][0]);
 8002b9e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ba2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ba6:	edd3 6a02 	vldr	s13, [r3, #8]
 8002baa:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bae:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bb2:	ed93 6a03 	vldr	s12, [r3, #12]
 8002bb6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bba:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bbe:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bc2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bc6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bce:	edd3 5a04 	vldr	s11, [r3, #16]
 8002bd2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bd6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bda:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bde:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002be2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002be6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float det =
 8002bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bee:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002bf2:	edc3 7a00 	vstr	s15, [r3]

    if (fabsf(det) < 1e-6f)
 8002bf6:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002bfa:	edd3 7a00 	vldr	s15, [r3]
 8002bfe:	eef0 7ae7 	vabs.f32	s15, s15
 8002c02:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8002f5c <EKF_UpdateAccel+0x5c0>
 8002c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c0e:	f100 82e2 	bmi.w	80031d6 <EKF_UpdateAccel+0x83a>
        return;

    float invdet = 1.0f / det;
 8002c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c16:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002c1a:	ed93 7a00 	vldr	s14, [r3]
 8002c1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c22:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c26:	edc3 7a00 	vstr	s15, [r3]

    S_inv[0][0]=(S[1][1]*S[2][2]-S[1][2]*S[2][1])*invdet;
 8002c2a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c32:	ed93 7a04 	vldr	s14, [r3, #16]
 8002c36:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c3a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c3e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002c42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c46:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c4a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c4e:	edd3 6a05 	vldr	s13, [r3, #20]
 8002c52:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c56:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c5a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c66:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c72:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c76:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002c7a:	edc3 7a00 	vstr	s15, [r3]
    S_inv[0][1]=(S[0][2]*S[2][1]-S[0][1]*S[2][2])*invdet;
 8002c7e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c82:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c86:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c8a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c8e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c92:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c9a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c9e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ca2:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ca6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002caa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cae:	edd3 7a08 	vldr	s15, [r3, #32]
 8002cb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cba:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002cce:	edc3 7a01 	vstr	s15, [r3, #4]
    S_inv[0][2]=(S[0][1]*S[1][2]-S[0][2]*S[1][1])*invdet;
 8002cd2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cd6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cda:	ed93 7a01 	vldr	s14, [r3, #4]
 8002cde:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ce2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ce6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cee:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cf2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cf6:	edd3 6a02 	vldr	s13, [r3, #8]
 8002cfa:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cfe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d02:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d0e:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d1a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d1e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d22:	edc3 7a02 	vstr	s15, [r3, #8]
    S_inv[1][0]=(S[1][2]*S[2][0]-S[1][0]*S[2][2])*invdet;
 8002d26:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d2a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d2e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d32:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d36:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d42:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d46:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d4a:	edd3 6a03 	vldr	s13, [r3, #12]
 8002d4e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d52:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d56:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d62:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d66:	edd3 7a00 	vldr	s15, [r3]
 8002d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d6e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d72:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d76:	edc3 7a03 	vstr	s15, [r3, #12]
    S_inv[1][1]=(S[0][0]*S[2][2]-S[0][2]*S[2][0])*invdet;
 8002d7a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d7e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d82:	ed93 7a00 	vldr	s14, [r3]
 8002d86:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d8a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d8e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d9a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d9e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002da2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002da6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002daa:	edd3 7a06 	vldr	s15, [r3, #24]
 8002dae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002db6:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dc2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dc6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002dca:	edc3 7a04 	vstr	s15, [r3, #16]
    S_inv[1][2]=(S[0][2]*S[1][0]-S[0][0]*S[1][2])*invdet;
 8002dce:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dd2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dd6:	ed93 7a02 	vldr	s14, [r3, #8]
 8002dda:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dde:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002de2:	edd3 7a03 	vldr	s15, [r3, #12]
 8002de6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dea:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dee:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002df2:	edd3 6a00 	vldr	s13, [r3]
 8002df6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dfa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dfe:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e0a:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002e0e:	edd3 7a00 	vldr	s15, [r3]
 8002e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e16:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e1a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e1e:	edc3 7a05 	vstr	s15, [r3, #20]
    S_inv[2][0]=(S[1][0]*S[2][1]-S[1][1]*S[2][0])*invdet;
 8002e22:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e26:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e2a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002e2e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e32:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e36:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e3e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e42:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e46:	edd3 6a04 	vldr	s13, [r3, #16]
 8002e4a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e4e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e52:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e5e:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e6a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e6e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e72:	edc3 7a06 	vstr	s15, [r3, #24]
    S_inv[2][1]=(S[0][1]*S[2][0]-S[0][0]*S[2][1])*invdet;
 8002e76:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e7a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e7e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e82:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e86:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e92:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e9a:	edd3 6a00 	vldr	s13, [r3]
 8002e9e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ea2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ea6:	edd3 7a07 	vldr	s15, [r3, #28]
 8002eaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eb2:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ebe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ec2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002ec6:	edc3 7a07 	vstr	s15, [r3, #28]
    S_inv[2][2]=(S[0][0]*S[1][1]-S[0][1]*S[1][0])*invdet;
 8002eca:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ece:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ed2:	ed93 7a00 	vldr	s14, [r3]
 8002ed6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002eda:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ede:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ee2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ee6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002eea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002eee:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ef2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ef6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002efa:	edd3 7a03 	vldr	s15, [r3, #12]
 8002efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f06:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002f0a:	edd3 7a00 	vldr	s15, [r3]
 8002f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f12:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f16:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002f1a:	edc3 7a08 	vstr	s15, [r3, #32]

    // K = (P_pred * C') / S;
    mat_mul_6x6X6x3(ekf->P, Ct, PCt);
 8002f1e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f22:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	33cc      	adds	r3, #204	@ 0xcc
 8002f2a:	f207 4244 	addw	r2, r7, #1092	@ 0x444
 8002f2e:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe fef9 	bl	8001d2a <mat_mul_6x6X6x3>
    mat_mul_6x3X3x3(PCt, S_inv, K);
 8002f38:	f507 727f 	add.w	r2, r7, #1020	@ 0x3fc
 8002f3c:	f207 418c 	addw	r1, r7, #1164	@ 0x48c
 8002f40:	f207 4344 	addw	r3, r7, #1092	@ 0x444
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fe ffa8 	bl	8001e9a <mat_mul_6x3X3x3>

    // X = X + K*y
    for (int i=0;i<6;i++)
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002f50:	e049      	b.n	8002fe6 <EKF_UpdateAccel+0x64a>
        for (int j=0;j<3;j++)
 8002f52:	2300      	movs	r3, #0
 8002f54:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002f58:	e03c      	b.n	8002fd4 <EKF_UpdateAccel+0x638>
 8002f5a:	bf00      	nop
 8002f5c:	358637bd 	.word	0x358637bd
 8002f60:	00000000 	.word	0x00000000
            ekf->X[i] += K[i][j]*y[j];
 8002f64:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f68:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	ed93 7a00 	vldr	s14, [r3]
 8002f7a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f7e:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f82:	f8d7 25e0 	ldr.w	r2, [r7, #1504]	@ 0x5e0
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	@ 0x5dc
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	edd3 6a00 	vldr	s13, [r3]
 8002f9a:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8002fa4:	443b      	add	r3, r7
 8002fa6:	3b44      	subs	r3, #68	@ 0x44
 8002fa8:	edd3 7a00 	vldr	s15, [r3]
 8002fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fb4:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002fb8:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002fca:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002fce:	3301      	adds	r3, #1
 8002fd0:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002fd4:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	ddc3      	ble.n	8002f64 <EKF_UpdateAccel+0x5c8>
    for (int i=0;i<6;i++)
 8002fdc:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002fe6:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	ddb1      	ble.n	8002f52 <EKF_UpdateAccel+0x5b6>

    // P_corr = (I - K*C) * P_pred * (I - K*C)' + K * R * K';
    quat_normalize(ekf->X);
 8002fee:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ff2:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fe fd1a 	bl	8001a32 <quat_normalize>

    mat_mul_6x3X3x6(K, C, KC); //K*C
 8002ffe:	f507 725b 	add.w	r2, r7, #876	@ 0x36c
 8003002:	f207 5164 	addw	r1, r7, #1380	@ 0x564
 8003006:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 800300a:	4618      	mov	r0, r3
 800300c:	f7fe fee9 	bl	8001de2 <mat_mul_6x3X3x6>
    for (int i=0;i<6;i++)
 8003010:	2300      	movs	r3, #0
 8003012:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8003016:	e040      	b.n	800309a <EKF_UpdateAccel+0x6fe>
        for (int j=0;j<6;j++)
 8003018:	2300      	movs	r3, #0
 800301a:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 800301e:	e033      	b.n	8003088 <EKF_UpdateAccel+0x6ec>
            A[i][j] = (i==j ? 1.0f : 0.0f) - KC[i][j]; //(I - K*C)
 8003020:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003024:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003028:	429a      	cmp	r2, r3
 800302a:	d102      	bne.n	8003032 <EKF_UpdateAccel+0x696>
 800302c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003030:	e001      	b.n	8003036 <EKF_UpdateAccel+0x69a>
 8003032:	ed1f 7a35 	vldr	s14, [pc, #-212]	@ 8002f60 <EKF_UpdateAccel+0x5c4>
 8003036:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800303a:	f5a3 7121 	sub.w	r1, r3, #644	@ 0x284
 800303e:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003042:	4613      	mov	r3, r2
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4413      	add	r3, r2
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 800304e:	4413      	add	r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	440b      	add	r3, r1
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	ee77 7a67 	vsub.f32	s15, s14, s15
 800305c:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003060:	f5a3 7145 	sub.w	r1, r3, #788	@ 0x314
 8003064:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 800307e:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003082:	3301      	adds	r3, #1
 8003084:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8003088:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 800308c:	2b05      	cmp	r3, #5
 800308e:	ddc7      	ble.n	8003020 <EKF_UpdateAccel+0x684>
    for (int i=0;i<6;i++)
 8003090:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8003094:	3301      	adds	r3, #1
 8003096:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 800309a:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 800309e:	2b05      	cmp	r3, #5
 80030a0:	ddba      	ble.n	8003018 <EKF_UpdateAccel+0x67c>

    mat_mul_6x6X6x6(A, ekf->P, AP); //(I - K*C) * P_pred
 80030a2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80030a6:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 80030b0:	f507 7213 	add.w	r2, r7, #588	@ 0x24c
 80030b4:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fe fdda 	bl	8001c72 <mat_mul_6x6X6x6>
    float At[6][6];
    mat_transpose_6x6(A, At);
 80030be:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80030c2:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fe fd9a 	bl	8001c02 <mat_transpose_6x6>
    mat_mul_6x6X6x6(AP, At, APA); // (I - K*C) * P_pred * (I - K*C)'
 80030ce:	f507 72de 	add.w	r2, r7, #444	@ 0x1bc
 80030d2:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80030d6:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fe fdc9 	bl	8001c72 <mat_mul_6x6X6x6>

    //K * R * K'
    mat_mul_6x3X3x3(K, ekf->R, KR);
 80030e0:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80030e4:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80030ee:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 80030f2:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe fecf 	bl	8001e9a <mat_mul_6x3X3x3>
    float Kt[3][6];
    mat_transpose_6x3(K, Kt);
 80030fc:	f107 020c 	add.w	r2, r7, #12
 8003100:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8003104:	4611      	mov	r1, r2
 8003106:	4618      	mov	r0, r3
 8003108:	f7fe fd43 	bl	8001b92 <mat_transpose_6x3>
    mat_mul_6x3X3x6(KR, Kt, KRKt);
 800310c:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8003110:	f107 010c 	add.w	r1, r7, #12
 8003114:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe fe62 	bl	8001de2 <mat_mul_6x3X3x6>

    for (int i=0;i<6;i++)
 800311e:	2300      	movs	r3, #0
 8003120:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8003124:	e049      	b.n	80031ba <EKF_UpdateAccel+0x81e>
        for (int j=0;j<6;j++)
 8003126:	2300      	movs	r3, #0
 8003128:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800312c:	e03c      	b.n	80031a8 <EKF_UpdateAccel+0x80c>
            ekf->P[i][j] = APA[i][j] + KRKt[i][j];
 800312e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003132:	f2a3 4134 	subw	r1, r3, #1076	@ 0x434
 8003136:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 800313a:	4613      	mov	r3, r2
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	4413      	add	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003146:	4413      	add	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	ed93 7a00 	vldr	s14, [r3]
 8003150:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003154:	f2a3 510c 	subw	r1, r3, #1292	@ 0x50c
 8003158:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 800315c:	4613      	mov	r3, r2
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	4413      	add	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	edd3 7a00 	vldr	s15, [r3]
 8003172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003176:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800317a:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800317e:	6819      	ldr	r1, [r3, #0]
 8003180:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003190:	4413      	add	r3, r2
 8003192:	3332      	adds	r3, #50	@ 0x32
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	440b      	add	r3, r1
 8003198:	3304      	adds	r3, #4
 800319a:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 800319e:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 80031a2:	3301      	adds	r3, #1
 80031a4:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 80031a8:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 80031ac:	2b05      	cmp	r3, #5
 80031ae:	ddbe      	ble.n	800312e <EKF_UpdateAccel+0x792>
    for (int i=0;i<6;i++)
 80031b0:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80031b4:	3301      	adds	r3, #1
 80031b6:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 80031ba:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80031be:	2b05      	cmp	r3, #5
 80031c0:	ddb1      	ble.n	8003126 <EKF_UpdateAccel+0x78a>

    mat_symmetrize_6x6(ekf->P);
 80031c2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80031c6:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	33cc      	adds	r3, #204	@ 0xcc
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe ff77 	bl	80020c2 <mat_symmetrize_6x6>
 80031d4:	e000      	b.n	80031d8 <EKF_UpdateAccel+0x83c>
        return;
 80031d6:	bf00      	nop

}
 80031d8:	f507 67be 	add.w	r7, r7, #1520	@ 0x5f0
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <quad_to_euler>:

void quad_to_euler(EKF_t *ekf, float *roll, float *pitch){
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
	float q0 = ekf->X[0];
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	61fb      	str	r3, [r7, #28]
	float q1 = ekf->X[1];
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	61bb      	str	r3, [r7, #24]
	float q2 = ekf->X[2];
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	617b      	str	r3, [r7, #20]
	float q3 = ekf->X[3];
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	613b      	str	r3, [r7, #16]

	*roll = atan2f(2*(q0 * q1 + q2 * q3), 1 - 2*(q1 * q1 + q2 * q2));
 8003204:	ed97 7a07 	vldr	s14, [r7, #28]
 8003208:	edd7 7a06 	vldr	s15, [r7, #24]
 800320c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003210:	edd7 6a05 	vldr	s13, [r7, #20]
 8003214:	edd7 7a04 	vldr	s15, [r7, #16]
 8003218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800321c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003220:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003224:	edd7 7a06 	vldr	s15, [r7, #24]
 8003228:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800322c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003230:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003238:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800323c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003244:	eef0 0a67 	vmov.f32	s1, s15
 8003248:	eeb0 0a66 	vmov.f32	s0, s13
 800324c:	f010 f9fa 	bl	8013644 <atan2f>
 8003250:	eef0 7a40 	vmov.f32	s15, s0
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	edc3 7a00 	vstr	s15, [r3]
	*pitch = asinf(2*(q0 * q2 - q3 * q1));
 800325a:	ed97 7a07 	vldr	s14, [r7, #28]
 800325e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003262:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003266:	edd7 6a04 	vldr	s13, [r7, #16]
 800326a:	edd7 7a06 	vldr	s15, [r7, #24]
 800326e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003276:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800327a:	eeb0 0a67 	vmov.f32	s0, s15
 800327e:	f010 f9b5 	bl	80135ec <asinf>
 8003282:	eef0 7a40 	vmov.f32	s15, s0
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	edc3 7a00 	vstr	s15, [r3]

}
 800328c:	bf00      	nop
 800328e:	3720      	adds	r7, #32
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <IIR_Filter_1D_Init>:
#include "filter.h"

void IIR_Filter_1D_Init(IIR_Filter_1D *f, float alpha, float beta){
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	ed87 0a02 	vstr	s0, [r7, #8]
 80032a0:	edc7 0a01 	vstr	s1, [r7, #4]
    f->alpha = alpha;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	601a      	str	r2, [r3, #0]
    f->beta = beta;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	605a      	str	r2, [r3, #4]
    f->prev_input = 0.0f;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	60da      	str	r2, [r3, #12]
    f->prev_output = 0.0f;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	609a      	str	r2, [r3, #8]
}
 80032c0:	bf00      	nop
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <IIR_Filter_1D_Update>:
float IIR_Filter_1D_Update(IIR_Filter_1D *f, float input){
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	ed87 0a00 	vstr	s0, [r7]
    float output = f->alpha * f->prev_output + f->beta * input + f->beta * f->prev_input;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	ed93 7a00 	vldr	s14, [r3]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80032e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	edd3 6a01 	vldr	s13, [r3, #4]
 80032ee:	edd7 7a00 	vldr	s15, [r7]
 80032f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	edd3 7a03 	vldr	s15, [r3, #12]
 8003306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800330a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800330e:	edc7 7a03 	vstr	s15, [r7, #12]
    f->prev_input = input;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	60da      	str	r2, [r3, #12]
    f->prev_output = output;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	609a      	str	r2, [r3, #8]
    return output;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	ee07 3a90 	vmov	s15, r3
}
 8003324:	eeb0 0a67 	vmov.f32	s0, s15
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <IIR_Filter_3D_Init>:
void IIR_Filter_3D_Init(IIR_Filter_3D *f, float alpha, float beta){
 8003332:	b580      	push	{r7, lr}
 8003334:	b084      	sub	sp, #16
 8003336:	af00      	add	r7, sp, #0
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	ed87 0a02 	vstr	s0, [r7, #8]
 800333e:	edc7 0a01 	vstr	s1, [r7, #4]
	IIR_Filter_1D_Init(&f->x, alpha, beta);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	edd7 0a01 	vldr	s1, [r7, #4]
 8003348:	ed97 0a02 	vldr	s0, [r7, #8]
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff ffa1 	bl	8003294 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->y, alpha, beta);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	3310      	adds	r3, #16
 8003356:	edd7 0a01 	vldr	s1, [r7, #4]
 800335a:	ed97 0a02 	vldr	s0, [r7, #8]
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff98 	bl	8003294 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->z, alpha, beta);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3320      	adds	r3, #32
 8003368:	edd7 0a01 	vldr	s1, [r7, #4]
 800336c:	ed97 0a02 	vldr	s0, [r7, #8]
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff ff8f 	bl	8003294 <IIR_Filter_1D_Init>
}
 8003376:	bf00      	nop
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <IIR_Filter_3D_Update>:
void IIR_Filter_3D_Update(IIR_Filter_3D *f, float x_in, float y_in, float z_in, float *x_out, float *y_out, float *z_out){
 800337e:	b580      	push	{r7, lr}
 8003380:	b088      	sub	sp, #32
 8003382:	af00      	add	r7, sp, #0
 8003384:	61f8      	str	r0, [r7, #28]
 8003386:	ed87 0a06 	vstr	s0, [r7, #24]
 800338a:	edc7 0a05 	vstr	s1, [r7, #20]
 800338e:	ed87 1a04 	vstr	s2, [r7, #16]
 8003392:	60f9      	str	r1, [r7, #12]
 8003394:	60ba      	str	r2, [r7, #8]
 8003396:	607b      	str	r3, [r7, #4]
    *x_out = IIR_Filter_1D_Update(&f->x, x_in);
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	ed97 0a06 	vldr	s0, [r7, #24]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff ff94 	bl	80032cc <IIR_Filter_1D_Update>
 80033a4:	eef0 7a40 	vmov.f32	s15, s0
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	edc3 7a00 	vstr	s15, [r3]
    *y_out = IIR_Filter_1D_Update(&f->y, y_in);
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	3310      	adds	r3, #16
 80033b2:	ed97 0a05 	vldr	s0, [r7, #20]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff ff88 	bl	80032cc <IIR_Filter_1D_Update>
 80033bc:	eef0 7a40 	vmov.f32	s15, s0
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	edc3 7a00 	vstr	s15, [r3]
    *z_out = IIR_Filter_1D_Update(&f->z, z_in);
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	3320      	adds	r3, #32
 80033ca:	ed97 0a04 	vldr	s0, [r7, #16]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff ff7c 	bl	80032cc <IIR_Filter_1D_Update>
 80033d4:	eef0 7a40 	vmov.f32	s15, s0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	edc3 7a00 	vstr	s15, [r3]
}
 80033de:	bf00      	nop
 80033e0:	3720      	adds	r7, #32
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	@ 0x28
 80033ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ee:	f107 0314 	add.w	r3, r7, #20
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	609a      	str	r2, [r3, #8]
 80033fa:	60da      	str	r2, [r3, #12]
 80033fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	4b30      	ldr	r3, [pc, #192]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	4a2f      	ldr	r2, [pc, #188]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800340c:	6313      	str	r3, [r2, #48]	@ 0x30
 800340e:	4b2d      	ldr	r3, [pc, #180]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	4b29      	ldr	r3, [pc, #164]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003422:	4a28      	ldr	r2, [pc, #160]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003424:	f043 0304 	orr.w	r3, r3, #4
 8003428:	6313      	str	r3, [r2, #48]	@ 0x30
 800342a:	4b26      	ldr	r3, [pc, #152]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	4b22      	ldr	r3, [pc, #136]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	4a21      	ldr	r2, [pc, #132]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	6313      	str	r3, [r2, #48]	@ 0x30
 8003446:	4b1f      	ldr	r3, [pc, #124]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	607b      	str	r3, [r7, #4]
 8003456:	4b1b      	ldr	r3, [pc, #108]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	4a1a      	ldr	r2, [pc, #104]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 800345c:	f043 0302 	orr.w	r3, r3, #2
 8003460:	6313      	str	r3, [r2, #48]	@ 0x30
 8003462:	4b18      	ldr	r3, [pc, #96]	@ (80034c4 <MX_GPIO_Init+0xdc>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	607b      	str	r3, [r7, #4]
 800346c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800346e:	2201      	movs	r2, #1
 8003470:	2110      	movs	r1, #16
 8003472:	4815      	ldr	r0, [pc, #84]	@ (80034c8 <MX_GPIO_Init+0xe0>)
 8003474:	f004 f97e 	bl	8007774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_SET);
 8003478:	2201      	movs	r2, #1
 800347a:	2108      	movs	r1, #8
 800347c:	4813      	ldr	r0, [pc, #76]	@ (80034cc <MX_GPIO_Init+0xe4>)
 800347e:	f004 f979 	bl	8007774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8003482:	2310      	movs	r3, #16
 8003484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003486:	2301      	movs	r3, #1
 8003488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800348e:	2302      	movs	r3, #2
 8003490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8003492:	f107 0314 	add.w	r3, r7, #20
 8003496:	4619      	mov	r1, r3
 8003498:	480b      	ldr	r0, [pc, #44]	@ (80034c8 <MX_GPIO_Init+0xe0>)
 800349a:	f003 ffcf 	bl	800743c <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800349e:	2308      	movs	r3, #8
 80034a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034a2:	2301      	movs	r3, #1
 80034a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a6:	2300      	movs	r3, #0
 80034a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034aa:	2302      	movs	r3, #2
 80034ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80034ae:	f107 0314 	add.w	r3, r7, #20
 80034b2:	4619      	mov	r1, r3
 80034b4:	4805      	ldr	r0, [pc, #20]	@ (80034cc <MX_GPIO_Init+0xe4>)
 80034b6:	f003 ffc1 	bl	800743c <HAL_GPIO_Init>

}
 80034ba:	bf00      	nop
 80034bc:	3728      	adds	r7, #40	@ 0x28
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40023800 	.word	0x40023800
 80034c8:	40020000 	.word	0x40020000
 80034cc:	40020400 	.word	0x40020400

080034d0 <HAL_TIM_PeriodElapsedCallback>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// Hm call back gi MPU mi 1ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034e0:	d118      	bne.n	8003514 <HAL_TIM_PeriodElapsedCallback+0x44>
        if (mpu.state == 0) {
 80034e2:	4b13      	ldr	r3, [pc, #76]	@ (8003530 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034e4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <HAL_TIM_PeriodElapsedCallback+0x2c>
            mpu.state = 1; // request new transfer
 80034ee:	4b10      	ldr	r3, [pc, #64]	@ (8003530 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            MPU6000_Start_DMA(&mpu);
 80034f6:	480e      	ldr	r0, [pc, #56]	@ (8003530 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034f8:	f000 ff66 	bl	80043c8 <MPU6000_Start_DMA>
        }
        if (adc_battery_done_flag == true){
 80034fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003534 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d007      	beq.n	8003514 <HAL_TIM_PeriodElapsedCallback+0x44>
        	adc_battery_done_flag = false;
 8003504:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003506:	2200      	movs	r2, #0
 8003508:	701a      	strb	r2, [r3, #0]
        	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 800350a:	2201      	movs	r2, #1
 800350c:	490a      	ldr	r1, [pc, #40]	@ (8003538 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800350e:	480b      	ldr	r0, [pc, #44]	@ (800353c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003510:	f002 fea4 	bl	800625c <HAL_ADC_Start_DMA>
        }
    }
    if (htim->Instance == TIM4){
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a09      	ldr	r2, [pc, #36]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d104      	bne.n	8003528 <HAL_TIM_PeriodElapsedCallback+0x58>
    	timer_overflow++;
 800351e:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	4a07      	ldr	r2, [pc, #28]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003526:	6013      	str	r3, [r2, #0]
    }
}
 8003528:	bf00      	nop
 800352a:	3708      	adds	r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	20000558 	.word	0x20000558
 8003534:	20000004 	.word	0x20000004
 8003538:	200009f4 	.word	0x200009f4
 800353c:	2000034c 	.word	0x2000034c
 8003540:	40000800 	.word	0x40000800
 8003544:	200009f8 	.word	0x200009f8

08003548 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003548:	b480      	push	{r7}
 800354a:	b087      	sub	sp, #28
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a16      	ldr	r2, [pc, #88]	@ (80035b0 <HAL_ADC_ConvCpltCallback+0x68>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d123      	bne.n	80035a2 <HAL_ADC_ConvCpltCallback+0x5a>
        adc_battery_done_flag = true;
 800355a:	4b16      	ldr	r3, [pc, #88]	@ (80035b4 <HAL_ADC_ConvCpltCallback+0x6c>)
 800355c:	2201      	movs	r2, #1
 800355e:	701a      	strb	r2, [r3, #0]

        float vref = 3.3f;
 8003560:	4b15      	ldr	r3, [pc, #84]	@ (80035b8 <HAL_ADC_ConvCpltCallback+0x70>)
 8003562:	617b      	str	r3, [r7, #20]
        float divider = (10.0f + 1.0f) / 1.0f; // 10k/1k
 8003564:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <HAL_ADC_ConvCpltCallback+0x74>)
 8003566:	613b      	str	r3, [r7, #16]
        float adc_raw = battery_voltage_raw;
 8003568:	4b15      	ldr	r3, [pc, #84]	@ (80035c0 <HAL_ADC_ConvCpltCallback+0x78>)
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	ee07 3a90 	vmov	s15, r3
 8003570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003574:	edc7 7a03 	vstr	s15, [r7, #12]
        battery_voltage = (adc_raw / 4095.0f) * vref * divider * 0.99386f;
 8003578:	edd7 7a03 	vldr	s15, [r7, #12]
 800357c:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80035c4 <HAL_ADC_ConvCpltCallback+0x7c>
 8003580:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003584:	edd7 7a05 	vldr	s15, [r7, #20]
 8003588:	ee27 7a27 	vmul.f32	s14, s14, s15
 800358c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003594:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80035c8 <HAL_ADC_ConvCpltCallback+0x80>
 8003598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800359c:	4b0b      	ldr	r3, [pc, #44]	@ (80035cc <HAL_ADC_ConvCpltCallback+0x84>)
 800359e:	edc3 7a00 	vstr	s15, [r3]
    }
}
 80035a2:	bf00      	nop
 80035a4:	371c      	adds	r7, #28
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40012000 	.word	0x40012000
 80035b4:	20000004 	.word	0x20000004
 80035b8:	40533333 	.word	0x40533333
 80035bc:	41300000 	.word	0x41300000
 80035c0:	200009f4 	.word	0x200009f4
 80035c4:	457ff000 	.word	0x457ff000
 80035c8:	3f7e6d9c 	.word	0x3f7e6d9c
 80035cc:	200009f0 	.word	0x200009f0

080035d0 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a09      	ldr	r2, [pc, #36]	@ (8003604 <HAL_SPI_TxRxCpltCallback+0x34>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d10c      	bne.n	80035fc <HAL_SPI_TxRxCpltCallback+0x2c>
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80035e2:	2201      	movs	r2, #1
 80035e4:	2110      	movs	r1, #16
 80035e6:	4808      	ldr	r0, [pc, #32]	@ (8003608 <HAL_SPI_TxRxCpltCallback+0x38>)
 80035e8:	f004 f8c4 	bl	8007774 <HAL_GPIO_WritePin>
        mpu.state = 2; // DMA finished
 80035ec:	4b07      	ldr	r3, [pc, #28]	@ (800360c <HAL_SPI_TxRxCpltCallback+0x3c>)
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        mpu.spi_transfer_done = true;
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <HAL_SPI_TxRxCpltCallback+0x3c>)
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    }
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40013000 	.word	0x40013000
 8003608:	40020000 	.word	0x40020000
 800360c:	20000558 	.word	0x20000558

08003610 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
//    }
//}

//Hm call back gi DSHOT cho ng c
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003610:	b4b0      	push	{r4, r5, r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2b      	ldr	r2, [pc, #172]	@ (80036cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbc>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d125      	bne.n	800366e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x5e>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	7f1b      	ldrb	r3, [r3, #28]
 8003626:	2b04      	cmp	r3, #4
 8003628:	d10e      	bne.n	8003648 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
        {
            memcpy(DShot_DMABufferMotor2, DShot_MemoryBufferMotor2,
 800362a:	4a29      	ldr	r2, [pc, #164]	@ (80036d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>)
 800362c:	4b29      	ldr	r3, [pc, #164]	@ (80036d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc4>)
 800362e:	4614      	mov	r4, r2
 8003630:	461d      	mov	r5, r3
 8003632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003636:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800363a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800363c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800363e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003642:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
                   MEM_BUFFER_LENGTH * sizeof(DShot_DMABufferMotor4[0]));
        }
    }
}
 8003646:	e03c      	b.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	7f1b      	ldrb	r3, [r3, #28]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d138      	bne.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor3, DShot_MemoryBufferMotor3,
 8003650:	4a21      	ldr	r2, [pc, #132]	@ (80036d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>)
 8003652:	4b22      	ldr	r3, [pc, #136]	@ (80036dc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xcc>)
 8003654:	4614      	mov	r4, r2
 8003656:	461d      	mov	r5, r3
 8003658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800365a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800365c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800365e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003664:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800366c:	e029      	b.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
    else if (htim->Instance == TIM3){
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a1b      	ldr	r2, [pc, #108]	@ (80036e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d124      	bne.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	7f1b      	ldrb	r3, [r3, #28]
 800367c:	2b08      	cmp	r3, #8
 800367e:	d10e      	bne.n	800369e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8e>
            memcpy(DShot_DMABufferMotor1, DShot_MemoryBufferMotor1,
 8003680:	4a18      	ldr	r2, [pc, #96]	@ (80036e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>)
 8003682:	4b19      	ldr	r3, [pc, #100]	@ (80036e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>)
 8003684:	4614      	mov	r4, r2
 8003686:	461d      	mov	r5, r3
 8003688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800368a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800368c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800368e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003690:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003692:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003694:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800369c:	e011      	b.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	7f1b      	ldrb	r3, [r3, #28]
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d10d      	bne.n	80036c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
 80036a6:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xdc>)
 80036a8:	4b11      	ldr	r3, [pc, #68]	@ (80036f0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>)
 80036aa:	4614      	mov	r4, r2
 80036ac:	461d      	mov	r5, r3
 80036ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036ba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80036be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bcb0      	pop	{r4, r5, r7}
 80036ca:	4770      	bx	lr
 80036cc:	40000c00 	.word	0x40000c00
 80036d0:	20000714 	.word	0x20000714
 80036d4:	200006d4 	.word	0x200006d4
 80036d8:	200007d4 	.word	0x200007d4
 80036dc:	20000794 	.word	0x20000794
 80036e0:	40000400 	.word	0x40000400
 80036e4:	20000654 	.word	0x20000654
 80036e8:	20000614 	.word	0x20000614
 80036ec:	20000894 	.word	0x20000894
 80036f0:	20000854 	.word	0x20000854

080036f4 <constrain>:

static inline float constrain(float value, float min_val, float max_val)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80036fe:	edc7 0a02 	vstr	s1, [r7, #8]
 8003702:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min_val) return min_val;
 8003706:	ed97 7a03 	vldr	s14, [r7, #12]
 800370a:	edd7 7a02 	vldr	s15, [r7, #8]
 800370e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003716:	d501      	bpl.n	800371c <constrain+0x28>
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	e00b      	b.n	8003734 <constrain+0x40>
    else if (value > max_val) return max_val;
 800371c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003720:	edd7 7a01 	vldr	s15, [r7, #4]
 8003724:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800372c:	dd01      	ble.n	8003732 <constrain+0x3e>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	e000      	b.n	8003734 <constrain+0x40>
    else return value;
 8003732:	68fb      	ldr	r3, [r7, #12]
}
 8003734:	ee07 3a90 	vmov	s15, r3
 8003738:	eeb0 0a67 	vmov.f32	s0, s15
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <init_PIDs>:
float get_roll(float Ax, float Az) {
    return atan2f(-Ax, Az) * 180.0f / M_PI;
}

void init_PIDs(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
//    PID_Init(&pid_roll,  1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_pitch, 1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_yaw,   2.0f, 0.0f, 0.10f, 400.0f, 100.0f);
	PID_Init(&PID_Controller_Pitch.inner_loop, PID_KP_PITCH_INNER, PID_KI_PITCH_INNER, PID_KD_PITCH_INNER, 200.0f, 100.0f);
 800374c:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 80037ec <init_PIDs+0xa4>
 8003750:	eddf 1a27 	vldr	s3, [pc, #156]	@ 80037f0 <init_PIDs+0xa8>
 8003754:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 80037f4 <init_PIDs+0xac>
 8003758:	eddf 0a27 	vldr	s1, [pc, #156]	@ 80037f8 <init_PIDs+0xb0>
 800375c:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80037fc <init_PIDs+0xb4>
 8003760:	4827      	ldr	r0, [pc, #156]	@ (8003800 <init_PIDs+0xb8>)
 8003762:	f001 f932 	bl	80049ca <PID_Init>
	PID_Init(&PID_Controller_Roll.inner_loop, PID_KP_ROLL_INNER, PID_KI_ROLL_INNER, PID_KD_ROLL_INNER, 200.0f, 100.0f);
 8003766:	ed9f 2a21 	vldr	s4, [pc, #132]	@ 80037ec <init_PIDs+0xa4>
 800376a:	eddf 1a21 	vldr	s3, [pc, #132]	@ 80037f0 <init_PIDs+0xa8>
 800376e:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 80037f4 <init_PIDs+0xac>
 8003772:	eddf 0a21 	vldr	s1, [pc, #132]	@ 80037f8 <init_PIDs+0xb0>
 8003776:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 80037fc <init_PIDs+0xb4>
 800377a:	4822      	ldr	r0, [pc, #136]	@ (8003804 <init_PIDs+0xbc>)
 800377c:	f001 f925 	bl	80049ca <PID_Init>
	PID_Init(&PID_Controller_Yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW, 400.0f, 100.0f);
 8003780:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 80037ec <init_PIDs+0xa4>
 8003784:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8003808 <init_PIDs+0xc0>
 8003788:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 800380c <init_PIDs+0xc4>
 800378c:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 800380c <init_PIDs+0xc4>
 8003790:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003794:	481e      	ldr	r0, [pc, #120]	@ (8003810 <init_PIDs+0xc8>)
 8003796:	f001 f918 	bl	80049ca <PID_Init>

	PID_Init(&PID_Controller_Pitch.outer_loop, PID_KP_PITCH_OUTER, PID_KI_PITCH_OUTER, PID_KD_PITCH_OUTER, 200.0f, 50.0f);
 800379a:	ed9f 2a1e 	vldr	s4, [pc, #120]	@ 8003814 <init_PIDs+0xcc>
 800379e:	eddf 1a14 	vldr	s3, [pc, #80]	@ 80037f0 <init_PIDs+0xa8>
 80037a2:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 800380c <init_PIDs+0xc4>
 80037a6:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800380c <init_PIDs+0xc4>
 80037aa:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80037ae:	481a      	ldr	r0, [pc, #104]	@ (8003818 <init_PIDs+0xd0>)
 80037b0:	f001 f90b 	bl	80049ca <PID_Init>
	PID_Init(&PID_Controller_Roll.outer_loop, PID_KP_ROLL_OUTER, PID_KI_ROLL_OUTER, PID_KD_ROLL_OUTER, 200.0f, 50.0f);
 80037b4:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 8003814 <init_PIDs+0xcc>
 80037b8:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 80037f0 <init_PIDs+0xa8>
 80037bc:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 800380c <init_PIDs+0xc4>
 80037c0:	eddf 0a12 	vldr	s1, [pc, #72]	@ 800380c <init_PIDs+0xc4>
 80037c4:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80037c8:	4814      	ldr	r0, [pc, #80]	@ (800381c <init_PIDs+0xd4>)
 80037ca:	f001 f8fe 	bl	80049ca <PID_Init>
	PID_Init(&PID_Controller_Yaw_Rate, PID_KP_YAW_RATE, PID_KI_YAW_RATE, PID_KD_YAW_RATE, 200.0f, 50.0f);
 80037ce:	ed9f 2a11 	vldr	s4, [pc, #68]	@ 8003814 <init_PIDs+0xcc>
 80037d2:	eddf 1a07 	vldr	s3, [pc, #28]	@ 80037f0 <init_PIDs+0xa8>
 80037d6:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 800380c <init_PIDs+0xc4>
 80037da:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 800380c <init_PIDs+0xc4>
 80037de:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 80037e2:	480f      	ldr	r0, [pc, #60]	@ (8003820 <init_PIDs+0xd8>)
 80037e4:	f001 f8f1 	bl	80049ca <PID_Init>

}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	42c80000 	.word	0x42c80000
 80037f0:	43480000 	.word	0x43480000
 80037f4:	3ba3d70a 	.word	0x3ba3d70a
 80037f8:	3e4ccccd 	.word	0x3e4ccccd
 80037fc:	3f4ccccd 	.word	0x3f4ccccd
 8003800:	200004bc 	.word	0x200004bc
 8003804:	20000454 	.word	0x20000454
 8003808:	43c80000 	.word	0x43c80000
 800380c:	00000000 	.word	0x00000000
 8003810:	200004f0 	.word	0x200004f0
 8003814:	42480000 	.word	0x42480000
 8003818:	20000488 	.word	0x20000488
 800381c:	20000420 	.word	0x20000420
 8003820:	20000524 	.word	0x20000524

08003824 <CRSF_IdleHandler>:

void CRSF_IdleHandler(void) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
    uint16_t dma_remaining = __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 800382a:	4b2d      	ldr	r3, [pc, #180]	@ (80038e0 <CRSF_IdleHandler+0xbc>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	813b      	strh	r3, [r7, #8]
    uint16_t new_pos = CRSF_DMA_BUF_SIZE - dma_remaining;
 8003832:	893b      	ldrh	r3, [r7, #8]
 8003834:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8003838:	80fb      	strh	r3, [r7, #6]

    if(new_pos >= old_pos) {
 800383a:	4b2a      	ldr	r3, [pc, #168]	@ (80038e4 <CRSF_IdleHandler+0xc0>)
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	88fa      	ldrh	r2, [r7, #6]
 8003840:	429a      	cmp	r2, r3
 8003842:	d318      	bcc.n	8003876 <CRSF_IdleHandler+0x52>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003844:	4b27      	ldr	r3, [pc, #156]	@ (80038e4 <CRSF_IdleHandler+0xc0>)
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	81fb      	strh	r3, [r7, #14]
 800384a:	e00f      	b.n	800386c <CRSF_IdleHandler+0x48>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800384c:	89fb      	ldrh	r3, [r7, #14]
 800384e:	4a26      	ldr	r2, [pc, #152]	@ (80038e8 <CRSF_IdleHandler+0xc4>)
 8003850:	5cd3      	ldrb	r3, [r2, r3]
 8003852:	4926      	ldr	r1, [pc, #152]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 8003854:	4618      	mov	r0, r3
 8003856:	f7fd fd6f 	bl	8001338 <Check_Status>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <CRSF_IdleHandler+0x42>
                CRsF_Process(&receive_frame);
 8003860:	4822      	ldr	r0, [pc, #136]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 8003862:	f7fd fe1f 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003866:	89fb      	ldrh	r3, [r7, #14]
 8003868:	3301      	adds	r3, #1
 800386a:	81fb      	strh	r3, [r7, #14]
 800386c:	89fa      	ldrh	r2, [r7, #14]
 800386e:	88fb      	ldrh	r3, [r7, #6]
 8003870:	429a      	cmp	r2, r3
 8003872:	d3eb      	bcc.n	800384c <CRSF_IdleHandler+0x28>
 8003874:	e02d      	b.n	80038d2 <CRSF_IdleHandler+0xae>
            }
        }
    } else {
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003876:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <CRSF_IdleHandler+0xc0>)
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	81bb      	strh	r3, [r7, #12]
 800387c:	e00f      	b.n	800389e <CRSF_IdleHandler+0x7a>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800387e:	89bb      	ldrh	r3, [r7, #12]
 8003880:	4a19      	ldr	r2, [pc, #100]	@ (80038e8 <CRSF_IdleHandler+0xc4>)
 8003882:	5cd3      	ldrb	r3, [r2, r3]
 8003884:	4919      	ldr	r1, [pc, #100]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 8003886:	4618      	mov	r0, r3
 8003888:	f7fd fd56 	bl	8001338 <Check_Status>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <CRSF_IdleHandler+0x74>
                CRsF_Process(&receive_frame);
 8003892:	4816      	ldr	r0, [pc, #88]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 8003894:	f7fd fe06 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003898:	89bb      	ldrh	r3, [r7, #12]
 800389a:	3301      	adds	r3, #1
 800389c:	81bb      	strh	r3, [r7, #12]
 800389e:	89bb      	ldrh	r3, [r7, #12]
 80038a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80038a2:	d9ec      	bls.n	800387e <CRSF_IdleHandler+0x5a>
            }
        }
        for(uint16_t i = 0; i < new_pos; i++) {
 80038a4:	2300      	movs	r3, #0
 80038a6:	817b      	strh	r3, [r7, #10]
 80038a8:	e00f      	b.n	80038ca <CRSF_IdleHandler+0xa6>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 80038aa:	897b      	ldrh	r3, [r7, #10]
 80038ac:	4a0e      	ldr	r2, [pc, #56]	@ (80038e8 <CRSF_IdleHandler+0xc4>)
 80038ae:	5cd3      	ldrb	r3, [r2, r3]
 80038b0:	490e      	ldr	r1, [pc, #56]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fd fd40 	bl	8001338 <Check_Status>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d002      	beq.n	80038c4 <CRSF_IdleHandler+0xa0>
                CRsF_Process(&receive_frame);
 80038be:	480b      	ldr	r0, [pc, #44]	@ (80038ec <CRSF_IdleHandler+0xc8>)
 80038c0:	f7fd fdf0 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = 0; i < new_pos; i++) {
 80038c4:	897b      	ldrh	r3, [r7, #10]
 80038c6:	3301      	adds	r3, #1
 80038c8:	817b      	strh	r3, [r7, #10]
 80038ca:	897a      	ldrh	r2, [r7, #10]
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d3eb      	bcc.n	80038aa <CRSF_IdleHandler+0x86>
            }
        }
    }

    old_pos = new_pos;
 80038d2:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <CRSF_IdleHandler+0xc0>)
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	8013      	strh	r3, [r2, #0]
}
 80038d8:	bf00      	nop
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20001024 	.word	0x20001024
 80038e4:	200009e0 	.word	0x200009e0
 80038e8:	20000960 	.word	0x20000960
 80038ec:	20000930 	.word	0x20000930

080038f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80038f6:	f002 fac7 	bl	8005e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038fa:	f000 fc55 	bl	80041a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038fe:	f7ff fd73 	bl	80033e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003902:	f7fd ff79 	bl	80017f8 <MX_DMA_Init>
  MX_SPI1_Init();
 8003906:	f001 fac1 	bl	8004e8c <MX_SPI1_Init>
  MX_TIM2_Init();
 800390a:	f001 fe39 	bl	8005580 <MX_TIM2_Init>
  MX_TIM3_Init();
 800390e:	f001 fe83 	bl	8005618 <MX_TIM3_Init>
  MX_TIM5_Init();
 8003912:	f001 ff4f 	bl	80057b4 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8003916:	f002 f9dd 	bl	8005cd4 <MX_USART6_UART_Init>
  MX_USB_DEVICE_Init();
 800391a:	f00c fc67 	bl	80101ec <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 800391e:	f001 faeb 	bl	8004ef8 <MX_SPI3_Init>
  MX_ADC1_Init();
 8003922:	f7fd fe97 	bl	8001654 <MX_ADC1_Init>
  MX_TIM4_Init();
 8003926:	f001 fef7 	bl	8005718 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //IIR_Filter_3D_Init(&acc_filtered, IIR_ACC_ALPHA, IIR_ACC_BETA);
  IIR_Filter_3D_Init(&gyro_filtered_comp, IIR_GYR_ALPHA, IIR_GYR_BETA);
 800392a:	eddf 0a64 	vldr	s1, [pc, #400]	@ 8003abc <main+0x1cc>
 800392e:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8003ac0 <main+0x1d0>
 8003932:	4864      	ldr	r0, [pc, #400]	@ (8003ac4 <main+0x1d4>)
 8003934:	f7ff fcfd 	bl	8003332 <IIR_Filter_3D_Init>
  IIR_Filter_3D_Init(&gyro_filtered_ekf, IIR_GYR_ALPHA, IIR_GYR_BETA);
 8003938:	eddf 0a60 	vldr	s1, [pc, #384]	@ 8003abc <main+0x1cc>
 800393c:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8003ac0 <main+0x1d0>
 8003940:	4861      	ldr	r0, [pc, #388]	@ (8003ac8 <main+0x1d8>)
 8003942:	f7ff fcf6 	bl	8003332 <IIR_Filter_3D_Init>

  MPU6000_Init(&mpu, &hspi1);
 8003946:	4961      	ldr	r1, [pc, #388]	@ (8003acc <main+0x1dc>)
 8003948:	4861      	ldr	r0, [pc, #388]	@ (8003ad0 <main+0x1e0>)
 800394a:	f000 fcf1 	bl	8004330 <MPU6000_Init>

  mpu.state=0;
 800394e:	4b60      	ldr	r3, [pc, #384]	@ (8003ad0 <main+0x1e0>)
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  for(int i=0;i<=14;i++) mpu.tx_buffer[i]=0xFF;
 8003956:	2300      	movs	r3, #0
 8003958:	627b      	str	r3, [r7, #36]	@ 0x24
 800395a:	e008      	b.n	800396e <main+0x7e>
 800395c:	4a5c      	ldr	r2, [pc, #368]	@ (8003ad0 <main+0x1e0>)
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	4413      	add	r3, r2
 8003962:	3338      	adds	r3, #56	@ 0x38
 8003964:	22ff      	movs	r2, #255	@ 0xff
 8003966:	701a      	strb	r2, [r3, #0]
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	3301      	adds	r3, #1
 800396c:	627b      	str	r3, [r7, #36]	@ 0x24
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	2b0e      	cmp	r3, #14
 8003972:	ddf3      	ble.n	800395c <main+0x6c>
  init_PIDs();
 8003974:	f7ff fee8 	bl	8003748 <init_PIDs>
  MPU6000_Calibrate(&mpu);
 8003978:	4855      	ldr	r0, [pc, #340]	@ (8003ad0 <main+0x1e0>)
 800397a:	f000 ff63 	bl	8004844 <MPU6000_Calibrate>

  //Fills arrays in
  Dshot_DMABuffer_init(DShot_DMABufferMotor1);
 800397e:	4855      	ldr	r0, [pc, #340]	@ (8003ad4 <main+0x1e4>)
 8003980:	f7fd ffda 	bl	8001938 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor2);
 8003984:	4854      	ldr	r0, [pc, #336]	@ (8003ad8 <main+0x1e8>)
 8003986:	f7fd ffd7 	bl	8001938 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor3);
 800398a:	4854      	ldr	r0, [pc, #336]	@ (8003adc <main+0x1ec>)
 800398c:	f7fd ffd4 	bl	8001938 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor4);
 8003990:	4853      	ldr	r0, [pc, #332]	@ (8003ae0 <main+0x1f0>)
 8003992:	f7fd ffd1 	bl	8001938 <Dshot_DMABuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor1);
 8003996:	4853      	ldr	r0, [pc, #332]	@ (8003ae4 <main+0x1f4>)
 8003998:	f7fd ffe8 	bl	800196c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor2);
 800399c:	4852      	ldr	r0, [pc, #328]	@ (8003ae8 <main+0x1f8>)
 800399e:	f7fd ffe5 	bl	800196c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor3);
 80039a2:	4852      	ldr	r0, [pc, #328]	@ (8003aec <main+0x1fc>)
 80039a4:	f7fd ffe2 	bl	800196c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor4);
 80039a8:	4851      	ldr	r0, [pc, #324]	@ (8003af0 <main+0x200>)
 80039aa:	f7fd ffdf 	bl	800196c <Dshot_MemoryBuffer_init>
  Dshot_Calibrate(DShot_DMABufferMotor1);
 80039ae:	4849      	ldr	r0, [pc, #292]	@ (8003ad4 <main+0x1e4>)
 80039b0:	f7fd fff6 	bl	80019a0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor2);
 80039b4:	4848      	ldr	r0, [pc, #288]	@ (8003ad8 <main+0x1e8>)
 80039b6:	f7fd fff3 	bl	80019a0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor3);
 80039ba:	4848      	ldr	r0, [pc, #288]	@ (8003adc <main+0x1ec>)
 80039bc:	f7fd fff0 	bl	80019a0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor4);
 80039c0:	4847      	ldr	r0, [pc, #284]	@ (8003ae0 <main+0x1f0>)
 80039c2:	f7fd ffed 	bl	80019a0 <Dshot_Calibrate>

  //HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_1, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
 80039c6:	2320      	movs	r3, #32
 80039c8:	4a42      	ldr	r2, [pc, #264]	@ (8003ad4 <main+0x1e4>)
 80039ca:	210c      	movs	r1, #12
 80039cc:	4849      	ldr	r0, [pc, #292]	@ (8003af4 <main+0x204>)
 80039ce:	f006 feb7 	bl	800a740 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DShot_DMABufferMotor2, DMA_BUFFER_LENGTH);
 80039d2:	2320      	movs	r3, #32
 80039d4:	4a40      	ldr	r2, [pc, #256]	@ (8003ad8 <main+0x1e8>)
 80039d6:	2108      	movs	r1, #8
 80039d8:	4847      	ldr	r0, [pc, #284]	@ (8003af8 <main+0x208>)
 80039da:	f006 feb1 	bl	800a740 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, DShot_DMABufferMotor3, DMA_BUFFER_LENGTH);
 80039de:	2320      	movs	r3, #32
 80039e0:	4a3e      	ldr	r2, [pc, #248]	@ (8003adc <main+0x1ec>)
 80039e2:	210c      	movs	r1, #12
 80039e4:	4844      	ldr	r0, [pc, #272]	@ (8003af8 <main+0x208>)
 80039e6:	f006 feab 	bl	800a740 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_3, DShot_DMABufferMotor4, DMA_BUFFER_LENGTH);
 80039ea:	2320      	movs	r3, #32
 80039ec:	4a3c      	ldr	r2, [pc, #240]	@ (8003ae0 <main+0x1f0>)
 80039ee:	2108      	movs	r1, #8
 80039f0:	4840      	ldr	r0, [pc, #256]	@ (8003af4 <main+0x204>)
 80039f2:	f006 fea5 	bl	800a740 <HAL_TIM_PWM_Start_DMA>

  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 80039f6:	493b      	ldr	r1, [pc, #236]	@ (8003ae4 <main+0x1f4>)
 80039f8:	2000      	movs	r0, #0
 80039fa:	f7fd ffeb 	bl	80019d4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 80039fe:	493a      	ldr	r1, [pc, #232]	@ (8003ae8 <main+0x1f8>)
 8003a00:	2000      	movs	r0, #0
 8003a02:	f7fd ffe7 	bl	80019d4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8003a06:	4939      	ldr	r1, [pc, #228]	@ (8003aec <main+0x1fc>)
 8003a08:	2000      	movs	r0, #0
 8003a0a:	f7fd ffe3 	bl	80019d4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8003a0e:	4938      	ldr	r1, [pc, #224]	@ (8003af0 <main+0x200>)
 8003a10:	2000      	movs	r0, #0
 8003a12:	f7fd ffdf 	bl	80019d4 <Dshot_PrepareFrame>

  HAL_Delay(3000);
 8003a16:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003a1a:	f002 faa7 	bl	8005f6c <HAL_Delay>

  HAL_UART_Receive_DMA(&huart6, crsf_dma_buf, CRSF_DMA_BUF_SIZE);
 8003a1e:	2280      	movs	r2, #128	@ 0x80
 8003a20:	4936      	ldr	r1, [pc, #216]	@ (8003afc <main+0x20c>)
 8003a22:	4837      	ldr	r0, [pc, #220]	@ (8003b00 <main+0x210>)
 8003a24:	f007 ffc6 	bl	800b9b4 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
 8003a28:	4b35      	ldr	r3, [pc, #212]	@ (8003b00 <main+0x210>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	4b34      	ldr	r3, [pc, #208]	@ (8003b00 <main+0x210>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0210 	orr.w	r2, r2, #16
 8003a36:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 8003a38:	4832      	ldr	r0, [pc, #200]	@ (8003b04 <main+0x214>)
 8003a3a:	f006 fdb7 	bl	800a5ac <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(FLASH_CS_PORT, FLASH_CS_PIN, GPIO_PIN_SET);
 8003a3e:	2201      	movs	r2, #1
 8003a40:	2108      	movs	r1, #8
 8003a42:	4831      	ldr	r0, [pc, #196]	@ (8003b08 <main+0x218>)
 8003a44:	f003 fe96 	bl	8007774 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 8003a48:	2201      	movs	r2, #1
 8003a4a:	4930      	ldr	r1, [pc, #192]	@ (8003b0c <main+0x21c>)
 8003a4c:	4830      	ldr	r0, [pc, #192]	@ (8003b10 <main+0x220>)
 8003a4e:	f002 fc05 	bl	800625c <HAL_ADC_Start_DMA>
//      blackbox_packet[i].roll = 0;
//      blackbox_packet[i].pitch = 0;
//      blackbox_packet[i].yaw = 0;
//  }
//  id = W25Q_ReadID();
  HAL_TIM_Base_Start_IT(&htim4);
 8003a52:	4830      	ldr	r0, [pc, #192]	@ (8003b14 <main+0x224>)
 8003a54:	f006 fdaa 	bl	800a5ac <HAL_TIM_Base_Start_IT>
  EKF_Init(&ekf, mpu.gyro_offset[0], mpu.gyro_offset[1]);
 8003a58:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad0 <main+0x1e0>)
 8003a5a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad0 <main+0x1e0>)
 8003a60:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003a64:	eef0 0a47 	vmov.f32	s1, s14
 8003a68:	eeb0 0a67 	vmov.f32	s0, s15
 8003a6c:	482a      	ldr	r0, [pc, #168]	@ (8003b18 <main+0x228>)
 8003a6e:	f7fe fb83 	bl	8002178 <EKF_Init>
  t_prev = micros();
 8003a72:	f002 f905 	bl	8005c80 <micros>
 8003a76:	4603      	mov	r3, r0
 8003a78:	4a28      	ldr	r2, [pc, #160]	@ (8003b1c <main+0x22c>)
 8003a7a:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (drone_system_state == SYSTEM_STATE_FLY_MODE){
 8003a7c:	4b28      	ldr	r3, [pc, #160]	@ (8003b20 <main+0x230>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1fa      	bne.n	8003a7c <main+0x18c>
		  if (ScaledControllerOutput[CH_ARM] < 1500){
 8003a86:	4b27      	ldr	r3, [pc, #156]	@ (8003b24 <main+0x234>)
 8003a88:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a8c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003b28 <main+0x238>
 8003a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a98:	d548      	bpl.n	8003b2c <main+0x23c>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8003a9a:	4912      	ldr	r1, [pc, #72]	@ (8003ae4 <main+0x1f4>)
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	f7fd ff99 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 8003aa2:	4911      	ldr	r1, [pc, #68]	@ (8003ae8 <main+0x1f8>)
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f7fd ff95 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8003aaa:	4910      	ldr	r1, [pc, #64]	@ (8003aec <main+0x1fc>)
 8003aac:	2000      	movs	r0, #0
 8003aae:	f7fd ff91 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8003ab2:	490f      	ldr	r1, [pc, #60]	@ (8003af0 <main+0x200>)
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f7fd ff8d 	bl	80019d4 <Dshot_PrepareFrame>
 8003aba:	e067      	b.n	8003b8c <main+0x29c>
 8003abc:	3e3b15b5 	.word	0x3e3b15b5
 8003ac0:	3f227525 	.word	0x3f227525
 8003ac4:	200005e4 	.word	0x200005e4
 8003ac8:	200005b4 	.word	0x200005b4
 8003acc:	20000b68 	.word	0x20000b68
 8003ad0:	20000558 	.word	0x20000558
 8003ad4:	20000654 	.word	0x20000654
 8003ad8:	20000714 	.word	0x20000714
 8003adc:	200007d4 	.word	0x200007d4
 8003ae0:	20000894 	.word	0x20000894
 8003ae4:	20000614 	.word	0x20000614
 8003ae8:	200006d4 	.word	0x200006d4
 8003aec:	20000794 	.word	0x20000794
 8003af0:	20000854 	.word	0x20000854
 8003af4:	20000e14 	.word	0x20000e14
 8003af8:	20000d84 	.word	0x20000d84
 8003afc:	20000960 	.word	0x20000960
 8003b00:	20000fdc 	.word	0x20000fdc
 8003b04:	20000d3c 	.word	0x20000d3c
 8003b08:	40020400 	.word	0x40020400
 8003b0c:	200009f4 	.word	0x200009f4
 8003b10:	2000034c 	.word	0x2000034c
 8003b14:	20000dcc 	.word	0x20000dcc
 8003b18:	20000a0c 	.word	0x20000a0c
 8003b1c:	20000a08 	.word	0x20000a08
 8003b20:	200009ed 	.word	0x200009ed
 8003b24:	2000094c 	.word	0x2000094c
 8003b28:	44bb8000 	.word	0x44bb8000

		  }
		  else{
			  //0 <= m1, m2, m3, m4 <= 1999
			  Dshot_PrepareFrame(m1, DShot_MemoryBufferMotor1);
 8003b2c:	4bb2      	ldr	r3, [pc, #712]	@ (8003df8 <main+0x508>)
 8003b2e:	edd3 7a00 	vldr	s15, [r3]
 8003b32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b36:	ee17 3a90 	vmov	r3, s15
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	49af      	ldr	r1, [pc, #700]	@ (8003dfc <main+0x50c>)
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd ff48 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m2, DShot_MemoryBufferMotor2);
 8003b44:	4bae      	ldr	r3, [pc, #696]	@ (8003e00 <main+0x510>)
 8003b46:	edd3 7a00 	vldr	s15, [r3]
 8003b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b4e:	ee17 3a90 	vmov	r3, s15
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	49ab      	ldr	r1, [pc, #684]	@ (8003e04 <main+0x514>)
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fd ff3c 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m3, DShot_MemoryBufferMotor3);
 8003b5c:	4baa      	ldr	r3, [pc, #680]	@ (8003e08 <main+0x518>)
 8003b5e:	edd3 7a00 	vldr	s15, [r3]
 8003b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b66:	ee17 3a90 	vmov	r3, s15
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	49a7      	ldr	r1, [pc, #668]	@ (8003e0c <main+0x51c>)
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fd ff30 	bl	80019d4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m4, DShot_MemoryBufferMotor4);
 8003b74:	4ba6      	ldr	r3, [pc, #664]	@ (8003e10 <main+0x520>)
 8003b76:	edd3 7a00 	vldr	s15, [r3]
 8003b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b7e:	ee17 3a90 	vmov	r3, s15
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	49a3      	ldr	r1, [pc, #652]	@ (8003e14 <main+0x524>)
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fd ff24 	bl	80019d4 <Dshot_PrepareFrame>
		  }

		  if (mpu.state==2){
 8003b8c:	4ba2      	ldr	r3, [pc, #648]	@ (8003e18 <main+0x528>)
 8003b8e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	f47f af71 	bne.w	8003a7c <main+0x18c>
			  MPU6000_Process_DMA(&mpu);
 8003b9a:	489f      	ldr	r0, [pc, #636]	@ (8003e18 <main+0x528>)
 8003b9c:	f000 fc7e 	bl	800449c <MPU6000_Process_DMA>
			  mpu.state = 0;
 8003ba0:	4b9d      	ldr	r3, [pc, #628]	@ (8003e18 <main+0x528>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			  #if SENSOR_FUSION_MODE ==  EKF_MODE
			  //EKF filter
			  // IIR_Filter_3D_Update(&acc_filtered, mpu.acc[0], mpu.acc[1], mpu.acc[2], &acc_x, &acc_y, &acc_z);
			  acc_x = mpu.acc[0];
 8003ba8:	4b9b      	ldr	r3, [pc, #620]	@ (8003e18 <main+0x528>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	4a9b      	ldr	r2, [pc, #620]	@ (8003e1c <main+0x52c>)
 8003bae:	6013      	str	r3, [r2, #0]
			  acc_y = mpu.acc[1];
 8003bb0:	4b99      	ldr	r3, [pc, #612]	@ (8003e18 <main+0x528>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	4a9a      	ldr	r2, [pc, #616]	@ (8003e20 <main+0x530>)
 8003bb6:	6013      	str	r3, [r2, #0]
			  acc_z = mpu.acc[2];
 8003bb8:	4b97      	ldr	r3, [pc, #604]	@ (8003e18 <main+0x528>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	4a99      	ldr	r2, [pc, #612]	@ (8003e24 <main+0x534>)
 8003bbe:	6013      	str	r3, [r2, #0]
			  mpu.gyro[0] += mpu.gyro_offset[0];
 8003bc0:	4b95      	ldr	r3, [pc, #596]	@ (8003e18 <main+0x528>)
 8003bc2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003bc6:	4b94      	ldr	r3, [pc, #592]	@ (8003e18 <main+0x528>)
 8003bc8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bd0:	4b91      	ldr	r3, [pc, #580]	@ (8003e18 <main+0x528>)
 8003bd2:	edc3 7a04 	vstr	s15, [r3, #16]
			  mpu.gyro[1] += mpu.gyro_offset[1];
 8003bd6:	4b90      	ldr	r3, [pc, #576]	@ (8003e18 <main+0x528>)
 8003bd8:	ed93 7a05 	vldr	s14, [r3, #20]
 8003bdc:	4b8e      	ldr	r3, [pc, #568]	@ (8003e18 <main+0x528>)
 8003bde:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003be6:	4b8c      	ldr	r3, [pc, #560]	@ (8003e18 <main+0x528>)
 8003be8:	edc3 7a05 	vstr	s15, [r3, #20]


			  IIR_Filter_3D_Update(&gyro_filtered_ekf, mpu.gyro[0], mpu.gyro[1], mpu.gyro[2], &gyro_p, &gyro_q, &gyro_r);
 8003bec:	4b8a      	ldr	r3, [pc, #552]	@ (8003e18 <main+0x528>)
 8003bee:	edd3 7a04 	vldr	s15, [r3, #16]
 8003bf2:	4b89      	ldr	r3, [pc, #548]	@ (8003e18 <main+0x528>)
 8003bf4:	ed93 7a05 	vldr	s14, [r3, #20]
 8003bf8:	4b87      	ldr	r3, [pc, #540]	@ (8003e18 <main+0x528>)
 8003bfa:	edd3 6a06 	vldr	s13, [r3, #24]
 8003bfe:	4b8a      	ldr	r3, [pc, #552]	@ (8003e28 <main+0x538>)
 8003c00:	4a8a      	ldr	r2, [pc, #552]	@ (8003e2c <main+0x53c>)
 8003c02:	498b      	ldr	r1, [pc, #556]	@ (8003e30 <main+0x540>)
 8003c04:	eeb0 1a66 	vmov.f32	s2, s13
 8003c08:	eef0 0a47 	vmov.f32	s1, s14
 8003c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c10:	4888      	ldr	r0, [pc, #544]	@ (8003e34 <main+0x544>)
 8003c12:	f7ff fbb4 	bl	800337e <IIR_Filter_3D_Update>

			  float gyro_rad_s[3];
			  gyro_rad_s[0] = gyro_p * M_PI / 180.0f;
 8003c16:	4b86      	ldr	r3, [pc, #536]	@ (8003e30 <main+0x540>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fc fca4 	bl	8000568 <__aeabi_f2d>
 8003c20:	a371      	add	r3, pc, #452	@ (adr r3, 8003de8 <main+0x4f8>)
 8003c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c26:	f7fc fcf7 	bl	8000618 <__aeabi_dmul>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4610      	mov	r0, r2
 8003c30:	4619      	mov	r1, r3
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	4b80      	ldr	r3, [pc, #512]	@ (8003e38 <main+0x548>)
 8003c38:	f7fc fe18 	bl	800086c <__aeabi_ddiv>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4610      	mov	r0, r2
 8003c42:	4619      	mov	r1, r3
 8003c44:	f7fc ffc0 	bl	8000bc8 <__aeabi_d2f>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	60fb      	str	r3, [r7, #12]
			  gyro_rad_s[1] = gyro_q * M_PI / 180.0f;
 8003c4c:	4b77      	ldr	r3, [pc, #476]	@ (8003e2c <main+0x53c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fc fc89 	bl	8000568 <__aeabi_f2d>
 8003c56:	a364      	add	r3, pc, #400	@ (adr r3, 8003de8 <main+0x4f8>)
 8003c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5c:	f7fc fcdc 	bl	8000618 <__aeabi_dmul>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4610      	mov	r0, r2
 8003c66:	4619      	mov	r1, r3
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	4b72      	ldr	r3, [pc, #456]	@ (8003e38 <main+0x548>)
 8003c6e:	f7fc fdfd 	bl	800086c <__aeabi_ddiv>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4610      	mov	r0, r2
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f7fc ffa5 	bl	8000bc8 <__aeabi_d2f>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	613b      	str	r3, [r7, #16]
			  gyro_rad_s[2] = gyro_r * M_PI / 180.0f;
 8003c82:	4b69      	ldr	r3, [pc, #420]	@ (8003e28 <main+0x538>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc fc6e 	bl	8000568 <__aeabi_f2d>
 8003c8c:	a356      	add	r3, pc, #344	@ (adr r3, 8003de8 <main+0x4f8>)
 8003c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c92:	f7fc fcc1 	bl	8000618 <__aeabi_dmul>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	f04f 0200 	mov.w	r2, #0
 8003ca2:	4b65      	ldr	r3, [pc, #404]	@ (8003e38 <main+0x548>)
 8003ca4:	f7fc fde2 	bl	800086c <__aeabi_ddiv>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	f7fc ff8a 	bl	8000bc8 <__aeabi_d2f>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	617b      	str	r3, [r7, #20]

			  float acc_m_s2[3];
			  acc_m_s2[0] = acc_x * 9.81f;
 8003cb8:	4b58      	ldr	r3, [pc, #352]	@ (8003e1c <main+0x52c>)
 8003cba:	edd3 7a00 	vldr	s15, [r3]
 8003cbe:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8003e3c <main+0x54c>
 8003cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cc6:	edc7 7a00 	vstr	s15, [r7]
			  acc_m_s2[1] = acc_y * 9.81f;
 8003cca:	4b55      	ldr	r3, [pc, #340]	@ (8003e20 <main+0x530>)
 8003ccc:	edd3 7a00 	vldr	s15, [r3]
 8003cd0:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8003e3c <main+0x54c>
 8003cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cd8:	edc7 7a01 	vstr	s15, [r7, #4]
			  acc_m_s2[2] = acc_z * 9.81f;
 8003cdc:	4b51      	ldr	r3, [pc, #324]	@ (8003e24 <main+0x534>)
 8003cde:	edd3 7a00 	vldr	s15, [r3]
 8003ce2:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8003e3c <main+0x54c>
 8003ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cea:	edc7 7a02 	vstr	s15, [r7, #8]
			  float yawDot = gyro_r;
 8003cee:	4b4e      	ldr	r3, [pc, #312]	@ (8003e28 <main+0x538>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	623b      	str	r3, [r7, #32]
			  t = micros();
 8003cf4:	f001 ffc4 	bl	8005c80 <micros>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	4a51      	ldr	r2, [pc, #324]	@ (8003e40 <main+0x550>)
 8003cfc:	6013      	str	r3, [r2, #0]
			  dt = (t - t_prev) / 1000000.0f;
 8003cfe:	4b50      	ldr	r3, [pc, #320]	@ (8003e40 <main+0x550>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b50      	ldr	r3, [pc, #320]	@ (8003e44 <main+0x554>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	ee07 3a90 	vmov	s15, r3
 8003d0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d10:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8003e48 <main+0x558>
 8003d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d18:	4b4c      	ldr	r3, [pc, #304]	@ (8003e4c <main+0x55c>)
 8003d1a:	edc3 7a00 	vstr	s15, [r3]

			  EKF_Predict(&ekf, gyro_rad_s, dt);
 8003d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e4c <main+0x55c>)
 8003d20:	edd3 7a00 	vldr	s15, [r3]
 8003d24:	f107 030c 	add.w	r3, r7, #12
 8003d28:	eeb0 0a67 	vmov.f32	s0, s15
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4848      	ldr	r0, [pc, #288]	@ (8003e50 <main+0x560>)
 8003d30:	f7fe fc0a 	bl	8002548 <EKF_Predict>
			  EKF_UpdateAccel(&ekf, acc_m_s2);
 8003d34:	463b      	mov	r3, r7
 8003d36:	4619      	mov	r1, r3
 8003d38:	4845      	ldr	r0, [pc, #276]	@ (8003e50 <main+0x560>)
 8003d3a:	f7fe fe2f 	bl	800299c <EKF_UpdateAccel>

			  t_prev = t;
 8003d3e:	4b40      	ldr	r3, [pc, #256]	@ (8003e40 <main+0x550>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a40      	ldr	r2, [pc, #256]	@ (8003e44 <main+0x554>)
 8003d44:	6013      	str	r3, [r2, #0]
			  quad_to_euler(&ekf, &roll_rad_ekf, &pitch_rad);
 8003d46:	4a43      	ldr	r2, [pc, #268]	@ (8003e54 <main+0x564>)
 8003d48:	4943      	ldr	r1, [pc, #268]	@ (8003e58 <main+0x568>)
 8003d4a:	4841      	ldr	r0, [pc, #260]	@ (8003e50 <main+0x560>)
 8003d4c:	f7ff fa48 	bl	80031e0 <quad_to_euler>

			  roll = roll_rad_ekf * (180.0f / M_PI);
 8003d50:	4b41      	ldr	r3, [pc, #260]	@ (8003e58 <main+0x568>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fc fc07 	bl	8000568 <__aeabi_f2d>
 8003d5a:	a325      	add	r3, pc, #148	@ (adr r3, 8003df0 <main+0x500>)
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f7fc fc5a 	bl	8000618 <__aeabi_dmul>
 8003d64:	4602      	mov	r2, r0
 8003d66:	460b      	mov	r3, r1
 8003d68:	4610      	mov	r0, r2
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	f7fc ff2c 	bl	8000bc8 <__aeabi_d2f>
 8003d70:	4603      	mov	r3, r0
 8003d72:	4a3a      	ldr	r2, [pc, #232]	@ (8003e5c <main+0x56c>)
 8003d74:	6013      	str	r3, [r2, #0]
			  pitch = pitch_rad * (180.0f / M_PI);
 8003d76:	4b37      	ldr	r3, [pc, #220]	@ (8003e54 <main+0x564>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fc fbf4 	bl	8000568 <__aeabi_f2d>
 8003d80:	a31b      	add	r3, pc, #108	@ (adr r3, 8003df0 <main+0x500>)
 8003d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d86:	f7fc fc47 	bl	8000618 <__aeabi_dmul>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4610      	mov	r0, r2
 8003d90:	4619      	mov	r1, r3
 8003d92:	f7fc ff19 	bl	8000bc8 <__aeabi_d2f>
 8003d96:	4603      	mov	r3, r0
 8003d98:	4a31      	ldr	r2, [pc, #196]	@ (8003e60 <main+0x570>)
 8003d9a:	6013      	str	r3, [r2, #0]
			  yaw = yaw + yawDot * dt;
 8003d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003e4c <main+0x55c>)
 8003d9e:	ed93 7a00 	vldr	s14, [r3]
 8003da2:	edd7 7a08 	vldr	s15, [r7, #32]
 8003da6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003daa:	4b2e      	ldr	r3, [pc, #184]	@ (8003e64 <main+0x574>)
 8003dac:	edd3 7a00 	vldr	s15, [r3]
 8003db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003db4:	4b2b      	ldr	r3, [pc, #172]	@ (8003e64 <main+0x574>)
 8003db6:	edc3 7a00 	vstr	s15, [r3]
			  while (yaw>= 360.0f) yaw -= 360.0f;
 8003dba:	e009      	b.n	8003dd0 <main+0x4e0>
 8003dbc:	4b29      	ldr	r3, [pc, #164]	@ (8003e64 <main+0x574>)
 8003dbe:	edd3 7a00 	vldr	s15, [r3]
 8003dc2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003e68 <main+0x578>
 8003dc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dca:	4b26      	ldr	r3, [pc, #152]	@ (8003e64 <main+0x574>)
 8003dcc:	edc3 7a00 	vstr	s15, [r3]
 8003dd0:	4b24      	ldr	r3, [pc, #144]	@ (8003e64 <main+0x574>)
 8003dd2:	edd3 7a00 	vldr	s15, [r3]
 8003dd6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003e68 <main+0x578>
 8003dda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de2:	daeb      	bge.n	8003dbc <main+0x4cc>
			  while (yaw < 0.0f)         yaw += 360.0f;
 8003de4:	e04c      	b.n	8003e80 <main+0x590>
 8003de6:	bf00      	nop
 8003de8:	54442d18 	.word	0x54442d18
 8003dec:	400921fb 	.word	0x400921fb
 8003df0:	1a63c1f8 	.word	0x1a63c1f8
 8003df4:	404ca5dc 	.word	0x404ca5dc
 8003df8:	20000920 	.word	0x20000920
 8003dfc:	20000614 	.word	0x20000614
 8003e00:	20000924 	.word	0x20000924
 8003e04:	200006d4 	.word	0x200006d4
 8003e08:	20000928 	.word	0x20000928
 8003e0c:	20000794 	.word	0x20000794
 8003e10:	2000092c 	.word	0x2000092c
 8003e14:	20000854 	.word	0x20000854
 8003e18:	20000558 	.word	0x20000558
 8003e1c:	200003f4 	.word	0x200003f4
 8003e20:	200003f8 	.word	0x200003f8
 8003e24:	200003fc 	.word	0x200003fc
 8003e28:	20000408 	.word	0x20000408
 8003e2c:	20000404 	.word	0x20000404
 8003e30:	20000400 	.word	0x20000400
 8003e34:	200005b4 	.word	0x200005b4
 8003e38:	40668000 	.word	0x40668000
 8003e3c:	411cf5c3 	.word	0x411cf5c3
 8003e40:	20000a04 	.word	0x20000a04
 8003e44:	20000a08 	.word	0x20000a08
 8003e48:	49742400 	.word	0x49742400
 8003e4c:	20000000 	.word	0x20000000
 8003e50:	20000a0c 	.word	0x20000a0c
 8003e54:	20000418 	.word	0x20000418
 8003e58:	2000041c 	.word	0x2000041c
 8003e5c:	20000410 	.word	0x20000410
 8003e60:	2000040c 	.word	0x2000040c
 8003e64:	20000414 	.word	0x20000414
 8003e68:	43b40000 	.word	0x43b40000
 8003e6c:	4bb0      	ldr	r3, [pc, #704]	@ (8004130 <main+0x840>)
 8003e6e:	edd3 7a00 	vldr	s15, [r3]
 8003e72:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8004134 <main+0x844>
 8003e76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e7a:	4bad      	ldr	r3, [pc, #692]	@ (8004130 <main+0x840>)
 8003e7c:	edc3 7a00 	vstr	s15, [r3]
 8003e80:	4bab      	ldr	r3, [pc, #684]	@ (8004130 <main+0x840>)
 8003e82:	edd3 7a00 	vldr	s15, [r3]
 8003e86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8e:	d4ed      	bmi.n	8003e6c <main+0x57c>
			  while (yaw>= 360.0f) yaw -= 360.0f;
			  while (yaw < 0.0f)         yaw += 360.0f;
			  #endif


			  global_counter++;
 8003e90:	4ba9      	ldr	r3, [pc, #676]	@ (8004138 <main+0x848>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	3301      	adds	r3, #1
 8003e96:	4aa8      	ldr	r2, [pc, #672]	@ (8004138 <main+0x848>)
 8003e98:	6013      	str	r3, [r2, #0]
			  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
 8003e9a:	4ba7      	ldr	r3, [pc, #668]	@ (8004138 <main+0x848>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	bf0c      	ite	eq
 8003ea6:	2301      	moveq	r3, #1
 8003ea8:	2300      	movne	r3, #0
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	4ba3      	ldr	r3, [pc, #652]	@ (800413c <main+0x84c>)
 8003eae:	701a      	strb	r2, [r3, #0]

			  float roll_target = (ScaledControllerOutput[CH_ROLL]- 1500.0f) * 0.08f;
 8003eb0:	4ba3      	ldr	r3, [pc, #652]	@ (8004140 <main+0x850>)
 8003eb2:	edd3 7a00 	vldr	s15, [r3]
 8003eb6:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8004144 <main+0x854>
 8003eba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ebe:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8004148 <main+0x858>
 8003ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ec6:	edc7 7a07 	vstr	s15, [r7, #28]
			  float pitch_target = (ScaledControllerOutput[CH_PITCH]- 1500.0f) * -0.08f;
 8003eca:	4b9d      	ldr	r3, [pc, #628]	@ (8004140 <main+0x850>)
 8003ecc:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ed0:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8004144 <main+0x854>
 8003ed4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ed8:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 800414c <main+0x85c>
 8003edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ee0:	edc7 7a06 	vstr	s15, [r7, #24]
			  roll_out = PID_Double_Calculation(&PID_Controller_Roll, roll_target, roll, rollDot, dt);
 8003ee4:	4b9a      	ldr	r3, [pc, #616]	@ (8004150 <main+0x860>)
 8003ee6:	edd3 7a00 	vldr	s15, [r3]
 8003eea:	4b9a      	ldr	r3, [pc, #616]	@ (8004154 <main+0x864>)
 8003eec:	ed93 7a00 	vldr	s14, [r3]
 8003ef0:	4b99      	ldr	r3, [pc, #612]	@ (8004158 <main+0x868>)
 8003ef2:	edd3 6a00 	vldr	s13, [r3]
 8003ef6:	eef0 1a66 	vmov.f32	s3, s13
 8003efa:	eeb0 1a47 	vmov.f32	s2, s14
 8003efe:	eef0 0a67 	vmov.f32	s1, s15
 8003f02:	ed97 0a07 	vldr	s0, [r7, #28]
 8003f06:	4895      	ldr	r0, [pc, #596]	@ (800415c <main+0x86c>)
 8003f08:	f000 fda2 	bl	8004a50 <PID_Double_Calculation>
 8003f0c:	eef0 7a40 	vmov.f32	s15, s0
 8003f10:	4b93      	ldr	r3, [pc, #588]	@ (8004160 <main+0x870>)
 8003f12:	edc3 7a00 	vstr	s15, [r3]
			  pitch_out = PID_Double_Calculation(&PID_Controller_Pitch, pitch_target, pitch, pitchDot, dt);
 8003f16:	4b93      	ldr	r3, [pc, #588]	@ (8004164 <main+0x874>)
 8003f18:	edd3 7a00 	vldr	s15, [r3]
 8003f1c:	4b92      	ldr	r3, [pc, #584]	@ (8004168 <main+0x878>)
 8003f1e:	ed93 7a00 	vldr	s14, [r3]
 8003f22:	4b8d      	ldr	r3, [pc, #564]	@ (8004158 <main+0x868>)
 8003f24:	edd3 6a00 	vldr	s13, [r3]
 8003f28:	eef0 1a66 	vmov.f32	s3, s13
 8003f2c:	eeb0 1a47 	vmov.f32	s2, s14
 8003f30:	eef0 0a67 	vmov.f32	s1, s15
 8003f34:	ed97 0a06 	vldr	s0, [r7, #24]
 8003f38:	488c      	ldr	r0, [pc, #560]	@ (800416c <main+0x87c>)
 8003f3a:	f000 fd89 	bl	8004a50 <PID_Double_Calculation>
 8003f3e:	eef0 7a40 	vmov.f32	s15, s0
 8003f42:	4b8b      	ldr	r3, [pc, #556]	@ (8004170 <main+0x880>)
 8003f44:	edc3 7a00 	vstr	s15, [r3]

			  if (ScaledControllerOutput[CH_YAW] < 1485 || ScaledControllerOutput[CH_YAW] > 1515){
 8003f48:	4b7d      	ldr	r3, [pc, #500]	@ (8004140 <main+0x850>)
 8003f4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f4e:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8004174 <main+0x884>
 8003f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f5a:	d409      	bmi.n	8003f70 <main+0x680>
 8003f5c:	4b78      	ldr	r3, [pc, #480]	@ (8004140 <main+0x850>)
 8003f5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f62:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8004178 <main+0x888>
 8003f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6e:	dd20      	ble.n	8003fb2 <main+0x6c2>
				  yaw_heading_reference = yaw;
 8003f70:	4b6f      	ldr	r3, [pc, #444]	@ (8004130 <main+0x840>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a81      	ldr	r2, [pc, #516]	@ (800417c <main+0x88c>)
 8003f76:	6013      	str	r3, [r2, #0]
				  yaw_out = PID_Yaw_Rate_Calculation(&PID_Controller_Yaw_Rate, (ScaledControllerOutput[CH_YAW] - 1500.0f) * 0.08f , yawDot, dt);
 8003f78:	4b71      	ldr	r3, [pc, #452]	@ (8004140 <main+0x850>)
 8003f7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f7e:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8004144 <main+0x854>
 8003f82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f86:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8004148 <main+0x858>
 8003f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f8e:	4b72      	ldr	r3, [pc, #456]	@ (8004158 <main+0x868>)
 8003f90:	ed93 7a00 	vldr	s14, [r3]
 8003f94:	eeb0 1a47 	vmov.f32	s2, s14
 8003f98:	edd7 0a08 	vldr	s1, [r7, #32]
 8003f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8003fa0:	4877      	ldr	r0, [pc, #476]	@ (8004180 <main+0x890>)
 8003fa2:	f000 ff09 	bl	8004db8 <PID_Yaw_Rate_Calculation>
 8003fa6:	eef0 7a40 	vmov.f32	s15, s0
 8003faa:	4b76      	ldr	r3, [pc, #472]	@ (8004184 <main+0x894>)
 8003fac:	edc3 7a00 	vstr	s15, [r3]
 8003fb0:	e018      	b.n	8003fe4 <main+0x6f4>
			  }
			  else{
				  yaw_out = PID_Yaw_Angle_Calculation(&PID_Controller_Yaw, yaw_heading_reference , yaw, yawDot, dt);
 8003fb2:	4b72      	ldr	r3, [pc, #456]	@ (800417c <main+0x88c>)
 8003fb4:	edd3 7a00 	vldr	s15, [r3]
 8003fb8:	4b5d      	ldr	r3, [pc, #372]	@ (8004130 <main+0x840>)
 8003fba:	ed93 7a00 	vldr	s14, [r3]
 8003fbe:	4b66      	ldr	r3, [pc, #408]	@ (8004158 <main+0x868>)
 8003fc0:	edd3 6a00 	vldr	s13, [r3]
 8003fc4:	eef0 1a66 	vmov.f32	s3, s13
 8003fc8:	ed97 1a08 	vldr	s2, [r7, #32]
 8003fcc:	eef0 0a47 	vmov.f32	s1, s14
 8003fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8003fd4:	486c      	ldr	r0, [pc, #432]	@ (8004188 <main+0x898>)
 8003fd6:	f000 fe63 	bl	8004ca0 <PID_Yaw_Angle_Calculation>
 8003fda:	eef0 7a40 	vmov.f32	s15, s0
 8003fde:	4b69      	ldr	r3, [pc, #420]	@ (8004184 <main+0x894>)
 8003fe0:	edc3 7a00 	vstr	s15, [r3]
		//		  roll_out  = constrain(roll_out,  -max_correction, max_correction);
		//		  pitch_out = constrain(pitch_out, -max_correction, max_correction);
		//		  yaw_out   = constrain(yaw_out,   -max_correction, max_correction);

			  // Motor mix
			  m1 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out - roll_out + yaw_out;
 8003fe4:	4b56      	ldr	r3, [pc, #344]	@ (8004140 <main+0x850>)
 8003fe6:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fea:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800418c <main+0x89c>
 8003fee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ff2:	4b5f      	ldr	r3, [pc, #380]	@ (8004170 <main+0x880>)
 8003ff4:	edd3 7a00 	vldr	s15, [r3]
 8003ff8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ffc:	4b58      	ldr	r3, [pc, #352]	@ (8004160 <main+0x870>)
 8003ffe:	edd3 7a00 	vldr	s15, [r3]
 8004002:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004006:	4b5f      	ldr	r3, [pc, #380]	@ (8004184 <main+0x894>)
 8004008:	edd3 7a00 	vldr	s15, [r3]
 800400c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004010:	4b5f      	ldr	r3, [pc, #380]	@ (8004190 <main+0x8a0>)
 8004012:	edc3 7a00 	vstr	s15, [r3]
			  m2 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out - roll_out - yaw_out;
 8004016:	4b4a      	ldr	r3, [pc, #296]	@ (8004140 <main+0x850>)
 8004018:	edd3 7a01 	vldr	s15, [r3, #4]
 800401c:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 800418c <main+0x89c>
 8004020:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004024:	4b52      	ldr	r3, [pc, #328]	@ (8004170 <main+0x880>)
 8004026:	edd3 7a00 	vldr	s15, [r3]
 800402a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800402e:	4b4c      	ldr	r3, [pc, #304]	@ (8004160 <main+0x870>)
 8004030:	edd3 7a00 	vldr	s15, [r3]
 8004034:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004038:	4b52      	ldr	r3, [pc, #328]	@ (8004184 <main+0x894>)
 800403a:	edd3 7a00 	vldr	s15, [r3]
 800403e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004042:	4b54      	ldr	r3, [pc, #336]	@ (8004194 <main+0x8a4>)
 8004044:	edc3 7a00 	vstr	s15, [r3]
			  m3 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out + roll_out - yaw_out;
 8004048:	4b3d      	ldr	r3, [pc, #244]	@ (8004140 <main+0x850>)
 800404a:	edd3 7a01 	vldr	s15, [r3, #4]
 800404e:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800418c <main+0x89c>
 8004052:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004056:	4b46      	ldr	r3, [pc, #280]	@ (8004170 <main+0x880>)
 8004058:	edd3 7a00 	vldr	s15, [r3]
 800405c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004060:	4b3f      	ldr	r3, [pc, #252]	@ (8004160 <main+0x870>)
 8004062:	edd3 7a00 	vldr	s15, [r3]
 8004066:	ee37 7a27 	vadd.f32	s14, s14, s15
 800406a:	4b46      	ldr	r3, [pc, #280]	@ (8004184 <main+0x894>)
 800406c:	edd3 7a00 	vldr	s15, [r3]
 8004070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004074:	4b48      	ldr	r3, [pc, #288]	@ (8004198 <main+0x8a8>)
 8004076:	edc3 7a00 	vstr	s15, [r3]
			  m4 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out + roll_out + yaw_out;
 800407a:	4b31      	ldr	r3, [pc, #196]	@ (8004140 <main+0x850>)
 800407c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004080:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800418c <main+0x89c>
 8004084:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004088:	4b39      	ldr	r3, [pc, #228]	@ (8004170 <main+0x880>)
 800408a:	edd3 7a00 	vldr	s15, [r3]
 800408e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004092:	4b33      	ldr	r3, [pc, #204]	@ (8004160 <main+0x870>)
 8004094:	edd3 7a00 	vldr	s15, [r3]
 8004098:	ee37 7a27 	vadd.f32	s14, s14, s15
 800409c:	4b39      	ldr	r3, [pc, #228]	@ (8004184 <main+0x894>)
 800409e:	edd3 7a00 	vldr	s15, [r3]
 80040a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040a6:	4b3d      	ldr	r3, [pc, #244]	@ (800419c <main+0x8ac>)
 80040a8:	edc3 7a00 	vstr	s15, [r3]

			  // Clamp final motor values
			  m1 = constrain(m1, 0, 1999);
 80040ac:	4b38      	ldr	r3, [pc, #224]	@ (8004190 <main+0x8a0>)
 80040ae:	edd3 7a00 	vldr	s15, [r3]
 80040b2:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 80041a0 <main+0x8b0>
 80040b6:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 80041a4 <main+0x8b4>
 80040ba:	eeb0 0a67 	vmov.f32	s0, s15
 80040be:	f7ff fb19 	bl	80036f4 <constrain>
 80040c2:	eef0 7a40 	vmov.f32	s15, s0
 80040c6:	4b32      	ldr	r3, [pc, #200]	@ (8004190 <main+0x8a0>)
 80040c8:	edc3 7a00 	vstr	s15, [r3]
			  m2 = constrain(m2, 0, 1999);
 80040cc:	4b31      	ldr	r3, [pc, #196]	@ (8004194 <main+0x8a4>)
 80040ce:	edd3 7a00 	vldr	s15, [r3]
 80040d2:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 80041a0 <main+0x8b0>
 80040d6:	eddf 0a33 	vldr	s1, [pc, #204]	@ 80041a4 <main+0x8b4>
 80040da:	eeb0 0a67 	vmov.f32	s0, s15
 80040de:	f7ff fb09 	bl	80036f4 <constrain>
 80040e2:	eef0 7a40 	vmov.f32	s15, s0
 80040e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004194 <main+0x8a4>)
 80040e8:	edc3 7a00 	vstr	s15, [r3]
			  m3 = constrain(m3, 0, 1999);
 80040ec:	4b2a      	ldr	r3, [pc, #168]	@ (8004198 <main+0x8a8>)
 80040ee:	edd3 7a00 	vldr	s15, [r3]
 80040f2:	ed9f 1a2b 	vldr	s2, [pc, #172]	@ 80041a0 <main+0x8b0>
 80040f6:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 80041a4 <main+0x8b4>
 80040fa:	eeb0 0a67 	vmov.f32	s0, s15
 80040fe:	f7ff faf9 	bl	80036f4 <constrain>
 8004102:	eef0 7a40 	vmov.f32	s15, s0
 8004106:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <main+0x8a8>)
 8004108:	edc3 7a00 	vstr	s15, [r3]
			  m4 = constrain(m4, 0, 1999);
 800410c:	4b23      	ldr	r3, [pc, #140]	@ (800419c <main+0x8ac>)
 800410e:	edd3 7a00 	vldr	s15, [r3]
 8004112:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 80041a0 <main+0x8b0>
 8004116:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80041a4 <main+0x8b4>
 800411a:	eeb0 0a67 	vmov.f32	s0, s15
 800411e:	f7ff fae9 	bl	80036f4 <constrain>
 8004122:	eef0 7a40 	vmov.f32	s15, s0
 8004126:	4b1d      	ldr	r3, [pc, #116]	@ (800419c <main+0x8ac>)
 8004128:	edc3 7a00 	vstr	s15, [r3]
	  if (drone_system_state == SYSTEM_STATE_FLY_MODE){
 800412c:	e4a6      	b.n	8003a7c <main+0x18c>
 800412e:	bf00      	nop
 8004130:	20000414 	.word	0x20000414
 8004134:	43b40000 	.word	0x43b40000
 8004138:	200009e8 	.word	0x200009e8
 800413c:	200009ec 	.word	0x200009ec
 8004140:	2000094c 	.word	0x2000094c
 8004144:	44bb8000 	.word	0x44bb8000
 8004148:	3da3d70a 	.word	0x3da3d70a
 800414c:	bda3d70a 	.word	0xbda3d70a
 8004150:	20000410 	.word	0x20000410
 8004154:	200009fc 	.word	0x200009fc
 8004158:	20000000 	.word	0x20000000
 800415c:	20000420 	.word	0x20000420
 8004160:	20000914 	.word	0x20000914
 8004164:	2000040c 	.word	0x2000040c
 8004168:	20000a00 	.word	0x20000a00
 800416c:	20000488 	.word	0x20000488
 8004170:	20000918 	.word	0x20000918
 8004174:	44b9a000 	.word	0x44b9a000
 8004178:	44bd6000 	.word	0x44bd6000
 800417c:	200009e4 	.word	0x200009e4
 8004180:	20000524 	.word	0x20000524
 8004184:	2000091c 	.word	0x2000091c
 8004188:	200004f0 	.word	0x200004f0
 800418c:	42c80000 	.word	0x42c80000
 8004190:	20000920 	.word	0x20000920
 8004194:	20000924 	.word	0x20000924
 8004198:	20000928 	.word	0x20000928
 800419c:	2000092c 	.word	0x2000092c
 80041a0:	44f9e000 	.word	0x44f9e000
 80041a4:	00000000 	.word	0x00000000

080041a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b094      	sub	sp, #80	@ 0x50
 80041ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041ae:	f107 0320 	add.w	r3, r7, #32
 80041b2:	2230      	movs	r2, #48	@ 0x30
 80041b4:	2100      	movs	r1, #0
 80041b6:	4618      	mov	r0, r3
 80041b8:	f00d faf1 	bl	801179e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041bc:	f107 030c 	add.w	r3, r7, #12
 80041c0:	2200      	movs	r2, #0
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	605a      	str	r2, [r3, #4]
 80041c6:	609a      	str	r2, [r3, #8]
 80041c8:	60da      	str	r2, [r3, #12]
 80041ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
 80041d0:	4b28      	ldr	r3, [pc, #160]	@ (8004274 <SystemClock_Config+0xcc>)
 80041d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d4:	4a27      	ldr	r2, [pc, #156]	@ (8004274 <SystemClock_Config+0xcc>)
 80041d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041da:	6413      	str	r3, [r2, #64]	@ 0x40
 80041dc:	4b25      	ldr	r3, [pc, #148]	@ (8004274 <SystemClock_Config+0xcc>)
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041e8:	2300      	movs	r3, #0
 80041ea:	607b      	str	r3, [r7, #4]
 80041ec:	4b22      	ldr	r3, [pc, #136]	@ (8004278 <SystemClock_Config+0xd0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a21      	ldr	r2, [pc, #132]	@ (8004278 <SystemClock_Config+0xd0>)
 80041f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041f6:	6013      	str	r3, [r2, #0]
 80041f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004278 <SystemClock_Config+0xd0>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004200:	607b      	str	r3, [r7, #4]
 8004202:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004204:	2301      	movs	r3, #1
 8004206:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004208:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800420c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800420e:	2302      	movs	r3, #2
 8004210:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004212:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004216:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004218:	2304      	movs	r3, #4
 800421a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800421c:	23a8      	movs	r3, #168	@ 0xa8
 800421e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004220:	2302      	movs	r3, #2
 8004222:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004224:	2307      	movs	r3, #7
 8004226:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004228:	f107 0320 	add.w	r3, r7, #32
 800422c:	4618      	mov	r0, r3
 800422e:	f004 fd0d 	bl	8008c4c <HAL_RCC_OscConfig>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d001      	beq.n	800423c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004238:	f000 f820 	bl	800427c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800423c:	230f      	movs	r3, #15
 800423e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004240:	2302      	movs	r3, #2
 8004242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004248:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800424c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800424e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004252:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004254:	f107 030c 	add.w	r3, r7, #12
 8004258:	2105      	movs	r1, #5
 800425a:	4618      	mov	r0, r3
 800425c:	f004 ff6e 	bl	800913c <HAL_RCC_ClockConfig>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004266:	f000 f809 	bl	800427c <Error_Handler>
  }
}
 800426a:	bf00      	nop
 800426c:	3750      	adds	r7, #80	@ 0x50
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40023800 	.word	0x40023800
 8004278:	40007000 	.word	0x40007000

0800427c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004280:	b672      	cpsid	i
}
 8004282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004284:	bf00      	nop
 8004286:	e7fd      	b.n	8004284 <Error_Handler+0x8>

08004288 <MPU6000_Read>:
#include "mpu6000.h"
uint16_t MPU6000_Read(MPU6000 *dev, uint8_t reg) {
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af02      	add	r7, sp, #8
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[2] = {reg | 0x80, 0x00}; // reg addr + dummy
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800429a:	b2db      	uxtb	r3, r3
 800429c:	733b      	strb	r3, [r7, #12]
 800429e:	2300      	movs	r3, #0
 80042a0:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = {0};
 80042a2:	2300      	movs	r3, #0
 80042a4:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 80042a6:	2200      	movs	r2, #0
 80042a8:	2110      	movs	r1, #16
 80042aa:	480c      	ldr	r0, [pc, #48]	@ (80042dc <MPU6000_Read+0x54>)
 80042ac:	f003 fa62 	bl	8007774 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	f107 0208 	add.w	r2, r7, #8
 80042b8:	f107 010c 	add.w	r1, r7, #12
 80042bc:	f04f 33ff 	mov.w	r3, #4294967295
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	2302      	movs	r3, #2
 80042c4:	f005 fb27 	bl	8009916 <HAL_SPI_TransmitReceive>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80042c8:	2201      	movs	r2, #1
 80042ca:	2110      	movs	r1, #16
 80042cc:	4803      	ldr	r0, [pc, #12]	@ (80042dc <MPU6000_Read+0x54>)
 80042ce:	f003 fa51 	bl	8007774 <HAL_GPIO_WritePin>

    return rx[1]; // the second byte is the register value
 80042d2:	7a7b      	ldrb	r3, [r7, #9]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40020000 	.word	0x40020000

080042e0 <MPU6000_Write>:

void MPU6000_Write(MPU6000 *dev, uint8_t reg, uint8_t data) {
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	70fb      	strb	r3, [r7, #3]
 80042ec:	4613      	mov	r3, r2
 80042ee:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg & 0x7F, data};
 80042f0:	78fb      	ldrb	r3, [r7, #3]
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	733b      	strb	r3, [r7, #12]
 80042fa:	78bb      	ldrb	r3, [r7, #2]
 80042fc:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 80042fe:	2200      	movs	r2, #0
 8004300:	2110      	movs	r1, #16
 8004302:	480a      	ldr	r0, [pc, #40]	@ (800432c <MPU6000_Write+0x4c>)
 8004304:	f003 fa36 	bl	8007774 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6818      	ldr	r0, [r3, #0]
 800430c:	f107 010c 	add.w	r1, r7, #12
 8004310:	f04f 33ff 	mov.w	r3, #4294967295
 8004314:	2202      	movs	r2, #2
 8004316:	f005 f9ba 	bl	800968e <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800431a:	2201      	movs	r2, #1
 800431c:	2110      	movs	r1, #16
 800431e:	4803      	ldr	r0, [pc, #12]	@ (800432c <MPU6000_Write+0x4c>)
 8004320:	f003 fa28 	bl	8007774 <HAL_GPIO_WritePin>
}
 8004324:	bf00      	nop
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40020000 	.word	0x40020000

08004330 <MPU6000_Init>:

void MPU6000_Init(MPU6000 *dev, SPI_HandleTypeDef *hspi) {
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004340:	2201      	movs	r2, #1
 8004342:	2110      	movs	r1, #16
 8004344:	481f      	ldr	r0, [pc, #124]	@ (80043c4 <MPU6000_Init+0x94>)
 8004346:	f003 fa15 	bl	8007774 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800434a:	2064      	movs	r0, #100	@ 0x64
 800434c:	f001 fe0e 	bl	8005f6c <HAL_Delay>

    // Reset device
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x80);
 8004350:	2280      	movs	r2, #128	@ 0x80
 8004352:	216b      	movs	r1, #107	@ 0x6b
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff ffc3 	bl	80042e0 <MPU6000_Write>
    HAL_Delay(100);
 800435a:	2064      	movs	r0, #100	@ 0x64
 800435c:	f001 fe06 	bl	8005f6c <HAL_Delay>

    // Wake up with PLL
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x01);
 8004360:	2201      	movs	r2, #1
 8004362:	216b      	movs	r1, #107	@ 0x6b
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ffbb 	bl	80042e0 <MPU6000_Write>
    HAL_Delay(10);
 800436a:	200a      	movs	r0, #10
 800436c:	f001 fdfe 	bl	8005f6c <HAL_Delay>

    uint8_t reg = MPU6000_Read(dev, MPU6000_GYRO_CONFIG);
 8004370:	211b      	movs	r1, #27
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7ff ff88 	bl	8004288 <MPU6000_Read>
 8004378:	4603      	mov	r3, r0
 800437a:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear FS_SEL
 800437c:	7bfb      	ldrb	r3, [r7, #15]
 800437e:	f023 0318 	bic.w	r3, r3, #24
 8004382:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_GYRO_CONFIG, reg);
 8004384:	7bfb      	ldrb	r3, [r7, #15]
 8004386:	461a      	mov	r2, r3
 8004388:	211b      	movs	r1, #27
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7ff ffa8 	bl	80042e0 <MPU6000_Write>

    reg = MPU6000_Read(dev, MPU6000_ACCEL_CONFIG);
 8004390:	211c      	movs	r1, #28
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff ff78 	bl	8004288 <MPU6000_Read>
 8004398:	4603      	mov	r3, r0
 800439a:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear AFS_SEL
 800439c:	7bfb      	ldrb	r3, [r7, #15]
 800439e:	f023 0318 	bic.w	r3, r3, #24
 80043a2:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_ACCEL_CONFIG, reg);
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	461a      	mov	r2, r3
 80043a8:	211c      	movs	r1, #28
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff ff98 	bl	80042e0 <MPU6000_Write>

    // Verify WHO_AM_I
    uint8_t whoami = MPU6000_Read(dev, MPU6000_WHO_AM_I);
 80043b0:	2175      	movs	r1, #117	@ 0x75
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7ff ff68 	bl	8004288 <MPU6000_Read>
 80043b8:	4603      	mov	r3, r0
 80043ba:	73bb      	strb	r3, [r7, #14]
    if (whoami != 0x68) {
        // handle error
    }
}
 80043bc:	bf00      	nop
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40020000 	.word	0x40020000

080043c8 <MPU6000_Start_DMA>:



void MPU6000_Start_DMA(MPU6000 *dev) {
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
    // Prepare TX buffer: [reg|0x80, dummy...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	22bb      	movs	r2, #187	@ 0xbb
 80043d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 80043d8:	2301      	movs	r3, #1
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	e008      	b.n	80043f0 <MPU6000_Start_DMA+0x28>
        dev->tx_buffer[i] = 0xFF; // dummy bytes
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	3338      	adds	r3, #56	@ 0x38
 80043e6:	22ff      	movs	r2, #255	@ 0xff
 80043e8:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	3301      	adds	r3, #1
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b0e      	cmp	r3, #14
 80043f4:	ddf3      	ble.n	80043de <MPU6000_Start_DMA+0x16>
    }

    // Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 80043f6:	2200      	movs	r2, #0
 80043f8:	2110      	movs	r1, #16
 80043fa:	480d      	ldr	r0, [pc, #52]	@ (8004430 <MPU6000_Start_DMA+0x68>)
 80043fc:	f003 f9ba 	bl	8007774 <HAL_GPIO_WritePin>

    // Start DMA (15 bytes total: 1 addr + 14 data)
    if (HAL_SPI_TransmitReceive_DMA(dev->hspi, dev->tx_buffer, dev->dma_buffer, 15) != HAL_OK) {
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8004410:	230f      	movs	r3, #15
 8004412:	f005 fc29 	bl	8009c68 <HAL_SPI_TransmitReceive_DMA>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d004      	beq.n	8004426 <MPU6000_Start_DMA+0x5e>
        // Handle error if needed
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800441c:	2201      	movs	r2, #1
 800441e:	2110      	movs	r1, #16
 8004420:	4803      	ldr	r0, [pc, #12]	@ (8004430 <MPU6000_Start_DMA+0x68>)
 8004422:	f003 f9a7 	bl	8007774 <HAL_GPIO_WritePin>
    }
}
 8004426:	bf00      	nop
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40020000 	.word	0x40020000

08004434 <MPU6000_Read_Blocking>:

void MPU6000_Read_Blocking(MPU6000 *dev, uint8_t *spi_rx_buffer) {
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af02      	add	r7, sp, #8
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
    // 1. Prepare TX buffer: [register address, dummy bytes...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H | Read bit (0x80)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	22bb      	movs	r2, #187	@ 0xbb
 8004442:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8004446:	2301      	movs	r3, #1
 8004448:	60fb      	str	r3, [r7, #12]
 800444a:	e008      	b.n	800445e <MPU6000_Read_Blocking+0x2a>
        dev->tx_buffer[i] = 0xFF; // dummy bytes for clocking out data
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	4413      	add	r3, r2
 8004452:	3338      	adds	r3, #56	@ 0x38
 8004454:	22ff      	movs	r2, #255	@ 0xff
 8004456:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	3301      	adds	r3, #1
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b0e      	cmp	r3, #14
 8004462:	ddf3      	ble.n	800444c <MPU6000_Read_Blocking+0x18>
    }

    // 2. Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8004464:	2200      	movs	r2, #0
 8004466:	2110      	movs	r1, #16
 8004468:	480b      	ldr	r0, [pc, #44]	@ (8004498 <MPU6000_Read_Blocking+0x64>)
 800446a:	f003 f983 	bl	8007774 <HAL_GPIO_WritePin>

    // 3. Blocking SPI Transfer (Replaces DMA)
    // The task will block (halt) here until the transfer of 15 bytes is complete.
    if (HAL_SPI_TransmitReceive(dev->hspi,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
                                dev->tx_buffer,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f103 0138 	add.w	r1, r3, #56	@ 0x38
    if (HAL_SPI_TransmitReceive(dev->hspi,
 8004478:	f04f 33ff 	mov.w	r3, #4294967295
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	230f      	movs	r3, #15
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	f005 fa48 	bl	8009916 <HAL_SPI_TransmitReceive>
    {
        // Handle SPI error here (e.g., logging, infinite loop, or return)
    }

    // 4. Pull CS high after transfer is complete
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004486:	2201      	movs	r2, #1
 8004488:	2110      	movs	r1, #16
 800448a:	4803      	ldr	r0, [pc, #12]	@ (8004498 <MPU6000_Read_Blocking+0x64>)
 800448c:	f003 f972 	bl	8007774 <HAL_GPIO_WritePin>
}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40020000 	.word	0x40020000

0800449c <MPU6000_Process_DMA>:


void MPU6000_Process_DMA(MPU6000 *dev) {
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
    int16_t raw_acc_x = (dev->dma_buffer[1] << 8) | dev->dma_buffer[2];
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80044aa:	b21b      	sxth	r3, r3
 80044ac:	021b      	lsls	r3, r3, #8
 80044ae:	b21a      	sxth	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80044b6:	b21b      	sxth	r3, r3
 80044b8:	4313      	orrs	r3, r2
 80044ba:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_y = (dev->dma_buffer[3] << 8) | dev->dma_buffer[4];
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 80044c2:	b21b      	sxth	r3, r3
 80044c4:	021b      	lsls	r3, r3, #8
 80044c6:	b21a      	sxth	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	4313      	orrs	r3, r2
 80044d2:	827b      	strh	r3, [r7, #18]
    int16_t raw_acc_z = (dev->dma_buffer[5] << 8) | dev->dma_buffer[6];
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80044da:	b21b      	sxth	r3, r3
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	b21a      	sxth	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80044e6:	b21b      	sxth	r3, r3
 80044e8:	4313      	orrs	r3, r2
 80044ea:	823b      	strh	r3, [r7, #16]

    int16_t raw_temp  = (dev->dma_buffer[7] << 8) | dev->dma_buffer[8];
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80044f2:	b21b      	sxth	r3, r3
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	b21a      	sxth	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80044fe:	b21b      	sxth	r3, r3
 8004500:	4313      	orrs	r3, r2
 8004502:	81fb      	strh	r3, [r7, #14]

    int16_t raw_gyro_x = (dev->dma_buffer[9] << 8) | dev->dma_buffer[10];
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800450a:	b21b      	sxth	r3, r3
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	b21a      	sxth	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8004516:	b21b      	sxth	r3, r3
 8004518:	4313      	orrs	r3, r2
 800451a:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_y = (dev->dma_buffer[11] << 8) | dev->dma_buffer[12];
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8004522:	b21b      	sxth	r3, r3
 8004524:	021b      	lsls	r3, r3, #8
 8004526:	b21a      	sxth	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800452e:	b21b      	sxth	r3, r3
 8004530:	4313      	orrs	r3, r2
 8004532:	817b      	strh	r3, [r7, #10]
    int16_t raw_gyro_z = (dev->dma_buffer[13] << 8) | dev->dma_buffer[14];
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800453a:	b21b      	sxth	r3, r3
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	b21a      	sxth	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004546:	b21b      	sxth	r3, r3
 8004548:	4313      	orrs	r3, r2
 800454a:	813b      	strh	r3, [r7, #8]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 800454c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004550:	ee07 3a90 	vmov	s15, r3
 8004554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004558:	eddf 6a50 	vldr	s13, [pc, #320]	@ 800469c <MPU6000_Process_DMA+0x200>
 800455c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8004566:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800456a:	ee07 3a90 	vmov	s15, r3
 800456e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004572:	eeb1 7a67 	vneg.f32	s14, s15
 8004576:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800469c <MPU6000_Process_DMA+0x200>
 800457a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 8004584:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004588:	ee07 3a90 	vmov	s15, r3
 800458c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004590:	eddf 6a42 	vldr	s13, [pc, #264]	@ 800469c <MPU6000_Process_DMA+0x200>
 8004594:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 800459e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045aa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80046a0 <MPU6000_Process_DMA+0x204>
 80045ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045b2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80046a4 <MPU6000_Process_DMA+0x208>
 80045b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 80045c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80045c4:	ee07 3a90 	vmov	s15, r3
 80045c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045cc:	eeb1 7a67 	vneg.f32	s14, s15
 80045d0:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80046a8 <MPU6000_Process_DMA+0x20c>
 80045d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 80045de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045ea:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80046a8 <MPU6000_Process_DMA+0x20c>
 80045ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 80045f8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80045fc:	ee07 3a90 	vmov	s15, r3
 8004600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004604:	eeb1 7a67 	vneg.f32	s14, s15
 8004608:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80046a8 <MPU6000_Process_DMA+0x20c>
 800460c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	edc3 7a06 	vstr	s15, [r3, #24]

    if (dev->calibrated){
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800461c:	2b00      	cmp	r3, #0
 800461e:	d037      	beq.n	8004690 <MPU6000_Process_DMA+0x1f4>
        for (uint8_t i = 0; i < 3; i++){
 8004620:	2300      	movs	r3, #0
 8004622:	75fb      	strb	r3, [r7, #23]
 8004624:	e031      	b.n	800468a <MPU6000_Process_DMA+0x1ee>
        	dev->acc[i] -= dev->acc_offset[i];
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	3304      	adds	r3, #4
 8004630:	ed93 7a00 	vldr	s14, [r3]
 8004634:	7dfb      	ldrb	r3, [r7, #23]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	3306      	adds	r3, #6
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	3304      	adds	r3, #4
 8004640:	edd3 7a00 	vldr	s15, [r3]
 8004644:	7dfb      	ldrb	r3, [r7, #23]
 8004646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	3304      	adds	r3, #4
 8004652:	edc3 7a00 	vstr	s15, [r3]
        	dev->gyro[i] -= dev->gyro_offset[i];
 8004656:	7dfb      	ldrb	r3, [r7, #23]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	3304      	adds	r3, #4
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	ed93 7a00 	vldr	s14, [r3]
 8004664:	7dfb      	ldrb	r3, [r7, #23]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	330a      	adds	r3, #10
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	edd3 7a00 	vldr	s15, [r3]
 8004672:	7dfb      	ldrb	r3, [r7, #23]
 8004674:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	3304      	adds	r3, #4
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4413      	add	r3, r2
 8004680:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t i = 0; i < 3; i++){
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	3301      	adds	r3, #1
 8004688:	75fb      	strb	r3, [r7, #23]
 800468a:	7dfb      	ldrb	r3, [r7, #23]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d9ca      	bls.n	8004626 <MPU6000_Process_DMA+0x18a>
        }
    }
}
 8004690:	bf00      	nop
 8004692:	371c      	adds	r7, #28
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	46800000 	.word	0x46800000
 80046a0:	43aa0000 	.word	0x43aa0000
 80046a4:	42121eb8 	.word	0x42121eb8
 80046a8:	43030000 	.word	0x43030000

080046ac <MPU6000_Process>:

void MPU6000_Process(MPU6000 *dev, uint8_t* spi_rx_buffer) {
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
    int16_t raw_acc_x = (spi_rx_buffer[1] << 8) | spi_rx_buffer[2];
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	3301      	adds	r3, #1
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	b21b      	sxth	r3, r3
 80046be:	021b      	lsls	r3, r3, #8
 80046c0:	b21a      	sxth	r2, r3
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	3302      	adds	r3, #2
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	b21b      	sxth	r3, r3
 80046ca:	4313      	orrs	r3, r2
 80046cc:	82fb      	strh	r3, [r7, #22]
    int16_t raw_acc_y = (spi_rx_buffer[3] << 8) | spi_rx_buffer[4];
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	3303      	adds	r3, #3
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	b21b      	sxth	r3, r3
 80046d6:	021b      	lsls	r3, r3, #8
 80046d8:	b21a      	sxth	r2, r3
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	3304      	adds	r3, #4
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b21b      	sxth	r3, r3
 80046e2:	4313      	orrs	r3, r2
 80046e4:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_z = (spi_rx_buffer[5] << 8) | spi_rx_buffer[6];
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	3305      	adds	r3, #5
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	021b      	lsls	r3, r3, #8
 80046f0:	b21a      	sxth	r2, r3
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	3306      	adds	r3, #6
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	b21b      	sxth	r3, r3
 80046fa:	4313      	orrs	r3, r2
 80046fc:	827b      	strh	r3, [r7, #18]

    int16_t raw_temp  = (spi_rx_buffer[7] << 8) | spi_rx_buffer[8];
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	3307      	adds	r3, #7
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	b21b      	sxth	r3, r3
 8004706:	021b      	lsls	r3, r3, #8
 8004708:	b21a      	sxth	r2, r3
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	3308      	adds	r3, #8
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	b21b      	sxth	r3, r3
 8004712:	4313      	orrs	r3, r2
 8004714:	823b      	strh	r3, [r7, #16]

    int16_t raw_gyro_x = (spi_rx_buffer[9] << 8) | spi_rx_buffer[10];
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	3309      	adds	r3, #9
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	b21b      	sxth	r3, r3
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	b21a      	sxth	r2, r3
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	330a      	adds	r3, #10
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	b21b      	sxth	r3, r3
 800472a:	4313      	orrs	r3, r2
 800472c:	81fb      	strh	r3, [r7, #14]
    int16_t raw_gyro_y = (spi_rx_buffer[11] << 8) | spi_rx_buffer[12];
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	330b      	adds	r3, #11
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	b21b      	sxth	r3, r3
 8004736:	021b      	lsls	r3, r3, #8
 8004738:	b21a      	sxth	r2, r3
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	330c      	adds	r3, #12
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	b21b      	sxth	r3, r3
 8004742:	4313      	orrs	r3, r2
 8004744:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_z = (spi_rx_buffer[13] << 8) | spi_rx_buffer[14];
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	330d      	adds	r3, #13
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	b21b      	sxth	r3, r3
 800474e:	021b      	lsls	r3, r3, #8
 8004750:	b21a      	sxth	r2, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	330e      	adds	r3, #14
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	b21b      	sxth	r3, r3
 800475a:	4313      	orrs	r3, r2
 800475c:	817b      	strh	r3, [r7, #10]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 800475e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800476a:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004834 <MPU6000_Process+0x188>
 800476e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8004778:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800477c:	ee07 3a90 	vmov	s15, r3
 8004780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004784:	eeb1 7a67 	vneg.f32	s14, s15
 8004788:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8004834 <MPU6000_Process+0x188>
 800478c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 8004796:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047a2:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8004834 <MPU6000_Process+0x188>
 80047a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 80047b0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80047b4:	ee07 3a90 	vmov	s15, r3
 80047b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047bc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8004838 <MPU6000_Process+0x18c>
 80047c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047c4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800483c <MPU6000_Process+0x190>
 80047c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 80047d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047de:	eeb1 7a67 	vneg.f32	s14, s15
 80047e2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004840 <MPU6000_Process+0x194>
 80047e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 80047f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80047f4:	ee07 3a90 	vmov	s15, r3
 80047f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047fc:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8004840 <MPU6000_Process+0x194>
 8004800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 800480a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800480e:	ee07 3a90 	vmov	s15, r3
 8004812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004816:	eeb1 7a67 	vneg.f32	s14, s15
 800481a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004840 <MPU6000_Process+0x194>
 800481e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	edc3 7a06 	vstr	s15, [r3, #24]

}
 8004828:	bf00      	nop
 800482a:	371c      	adds	r7, #28
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr
 8004834:	46800000 	.word	0x46800000
 8004838:	43aa0000 	.word	0x43aa0000
 800483c:	42121eb8 	.word	0x42121eb8
 8004840:	43030000 	.word	0x43030000

08004844 <MPU6000_Calibrate>:

void MPU6000_Calibrate(MPU6000 *dev) {
 8004844:	b580      	push	{r7, lr}
 8004846:	b08c      	sub	sp, #48	@ 0x30
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
    const uint16_t samples = 3000;
 800484c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8004850:	857b      	strh	r3, [r7, #42]	@ 0x2a
    float acc_sum[3] = {0}, gyro_sum[3] = {0};
 8004852:	f107 031c 	add.w	r3, r7, #28
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	605a      	str	r2, [r3, #4]
 800485c:	609a      	str	r2, [r3, #8]
 800485e:	f107 0310 	add.w	r3, r7, #16
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	605a      	str	r2, [r3, #4]
 8004868:	609a      	str	r2, [r3, #8]

    dev->calibrated = false;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    uint8_t spi_rx_buffer[8];

    for (uint16_t i = 0; i < samples; i++) {
 8004872:	2300      	movs	r3, #0
 8004874:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004876:	e052      	b.n	800491e <MPU6000_Calibrate+0xda>
        // Start a DMA read
        MPU6000_Read_Blocking(dev, spi_rx_buffer);
 8004878:	f107 0308 	add.w	r3, r7, #8
 800487c:	4619      	mov	r1, r3
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7ff fdd8 	bl	8004434 <MPU6000_Read_Blocking>
        // Process latest sample
        MPU6000_Process(dev, spi_rx_buffer);
 8004884:	f107 0308 	add.w	r3, r7, #8
 8004888:	4619      	mov	r1, r3
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7ff ff0e 	bl	80046ac <MPU6000_Process>

        for (uint8_t axis = 0; axis < 3; axis++) {
 8004890:	2300      	movs	r3, #0
 8004892:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8004896:	e038      	b.n	800490a <MPU6000_Calibrate+0xc6>
            acc_sum[axis]  += dev->acc[axis];
 8004898:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	3330      	adds	r3, #48	@ 0x30
 80048a0:	443b      	add	r3, r7
 80048a2:	3b14      	subs	r3, #20
 80048a4:	ed93 7a00 	vldr	s14, [r3]
 80048a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	3304      	adds	r3, #4
 80048b4:	edd3 7a00 	vldr	s15, [r3]
 80048b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	3330      	adds	r3, #48	@ 0x30
 80048c4:	443b      	add	r3, r7
 80048c6:	3b14      	subs	r3, #20
 80048c8:	edc3 7a00 	vstr	s15, [r3]
            gyro_sum[axis] += dev->gyro[axis];
 80048cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	3330      	adds	r3, #48	@ 0x30
 80048d4:	443b      	add	r3, r7
 80048d6:	3b20      	subs	r3, #32
 80048d8:	ed93 7a00 	vldr	s14, [r3]
 80048dc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	3304      	adds	r3, #4
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	edd3 7a00 	vldr	s15, [r3]
 80048ec:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	3330      	adds	r3, #48	@ 0x30
 80048f8:	443b      	add	r3, r7
 80048fa:	3b20      	subs	r3, #32
 80048fc:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t axis = 0; axis < 3; axis++) {
 8004900:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004904:	3301      	adds	r3, #1
 8004906:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800490a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800490e:	2b02      	cmp	r3, #2
 8004910:	d9c2      	bls.n	8004898 <MPU6000_Calibrate+0x54>

        }

        HAL_Delay(1); // ~1 kHz sample rate
 8004912:	2001      	movs	r0, #1
 8004914:	f001 fb2a 	bl	8005f6c <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 8004918:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800491a:	3301      	adds	r3, #1
 800491c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800491e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004920:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004922:	429a      	cmp	r2, r3
 8004924:	d3a8      	bcc.n	8004878 <MPU6000_Calibrate+0x34>
    }

    for (uint8_t axis = 0; axis < 3; axis++) {
 8004926:	2300      	movs	r3, #0
 8004928:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800492c:	e033      	b.n	8004996 <MPU6000_Calibrate+0x152>
        dev->acc_offset[axis]  = acc_sum[axis] / samples;
 800492e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	3330      	adds	r3, #48	@ 0x30
 8004936:	443b      	add	r3, r7
 8004938:	3b14      	subs	r3, #20
 800493a:	edd3 6a00 	vldr	s13, [r3]
 800493e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004940:	ee07 3a90 	vmov	s15, r3
 8004944:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004948:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800494c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	3306      	adds	r3, #6
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	3304      	adds	r3, #4
 800495a:	edc3 7a00 	vstr	s15, [r3]
        dev->gyro_offset[axis] = gyro_sum[axis] / samples;
 800495e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	3330      	adds	r3, #48	@ 0x30
 8004966:	443b      	add	r3, r7
 8004968:	3b20      	subs	r3, #32
 800496a:	edd3 6a00 	vldr	s13, [r3]
 800496e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004970:	ee07 3a90 	vmov	s15, r3
 8004974:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004978:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800497c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	330a      	adds	r3, #10
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t axis = 0; axis < 3; axis++) {
 800498c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004990:	3301      	adds	r3, #1
 8004992:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8004996:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800499a:	2b02      	cmp	r3, #2
 800499c:	d9c7      	bls.n	800492e <MPU6000_Calibrate+0xea>
    }

    // Subtract gravity on Z axis
    dev->acc_offset[2] -= 1;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80049a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    dev->state = 0;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    dev->calibrated = true;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80049c2:	bf00      	nop
 80049c4:	3730      	adds	r7, #48	@ 0x30
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float output_limit, float integral_limit)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b087      	sub	sp, #28
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6178      	str	r0, [r7, #20]
 80049d2:	ed87 0a04 	vstr	s0, [r7, #16]
 80049d6:	edc7 0a03 	vstr	s1, [r7, #12]
 80049da:	ed87 1a02 	vstr	s2, [r7, #8]
 80049de:	edc7 1a01 	vstr	s3, [r7, #4]
 80049e2:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	693a      	ldr	r2, [r7, #16]
 80049ea:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	609a      	str	r2, [r3, #8]

    pid->target_value = 0.0f;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	60da      	str	r2, [r3, #12]
    pid->measured_value = 0.0f;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f04f 0200 	mov.w	r2, #0
 8004a06:	611a      	str	r2, [r3, #16]
    pid->measured_value_prev = 0.0f;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	615a      	str	r2, [r3, #20]

    pid->error = 0.0f;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	619a      	str	r2, [r3, #24]
    pid->error_sum = 0.0f;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f04f 0200 	mov.w	r2, #0
 8004a1e:	61da      	str	r2, [r3, #28]
    pid->error_deriv = 0.0f;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	621a      	str	r2, [r3, #32]
    pid->error_deriv_filtered = 0.0f;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	625a      	str	r2, [r3, #36]	@ 0x24

    pid->output = 0.0f;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->output_limit = output_limit;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_limit = integral_limit;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004a44:	bf00      	nop
 8004a46:	371c      	adds	r7, #28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <PID_Double_Calculation>:
        pid->output = -pid->output_limit;

    return pid->output;
}

float PID_Double_Calculation(Double_PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6178      	str	r0, [r7, #20]
 8004a58:	ed87 0a04 	vstr	s0, [r7, #16]
 8004a5c:	edc7 0a03 	vstr	s1, [r7, #12]
 8004a60:	ed87 1a02 	vstr	s2, [r7, #8]
 8004a64:	edc7 1a01 	vstr	s3, [r7, #4]
	/*Double PID outer loop calculation */
	if (PID_outer_loop_activation_flag){
 8004a68:	4b8c      	ldr	r3, [pc, #560]	@ (8004c9c <PID_Double_Calculation+0x24c>)
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8090 	beq.w	8004b92 <PID_Double_Calculation+0x142>
		axis->outer_loop.target_value = target_angle;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	60da      	str	r2, [r3, #12]
		axis->outer_loop.measured_value = measured_angle;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	611a      	str	r2, [r3, #16]

		axis->outer_loop.error = axis->outer_loop.target_value - axis->outer_loop.measured_value;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	ed93 7a03 	vldr	s14, [r3, #12]
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	edd3 7a04 	vldr	s15, [r3, #16]
 8004a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	edc3 7a06 	vstr	s15, [r3, #24]
		axis->outer_loop.error_sum += axis->outer_loop.error * dt;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	ed93 7a07 	vldr	s14, [r3, #28]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	edd3 6a06 	vldr	s13, [r3, #24]
 8004aa0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	edc3 7a07 	vstr	s15, [r3, #28]

		if (axis->outer_loop.error_sum > axis->outer_loop.integral_limit) axis->outer_loop.error_sum = axis->outer_loop.integral_limit;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	ed93 7a07 	vldr	s14, [r3, #28]
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004abe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac6:	dd04      	ble.n	8004ad2 <PID_Double_Calculation+0x82>
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	61da      	str	r2, [r3, #28]
 8004ad0:	e014      	b.n	8004afc <PID_Double_Calculation+0xac>
		else if (axis->outer_loop.error_sum < -axis->outer_loop.integral_limit) axis->outer_loop.error_sum = -axis->outer_loop.integral_limit;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	ed93 7a07 	vldr	s14, [r3, #28]
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004ade:	eef1 7a67 	vneg.f32	s15, s15
 8004ae2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aea:	d507      	bpl.n	8004afc <PID_Double_Calculation+0xac>
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004af2:	eef1 7a67 	vneg.f32	s15, s15
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	edc3 7a07 	vstr	s15, [r3, #28]

		axis->outer_loop.error_deriv = -measured_rate;
 8004afc:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b00:	eef1 7a67 	vneg.f32	s15, s15
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	edc3 7a08 	vstr	s15, [r3, #32]

		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	ed93 7a00 	vldr	s14, [r3]
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	edd3 7a06 	vldr	s15, [r3, #24]
 8004b16:	ee27 7a27 	vmul.f32	s14, s14, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	edd3 6a01 	vldr	s13, [r3, #4]
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	edd3 7a07 	vldr	s15, [r3, #28]
 8004b26:	ee66 7aa7 	vmul.f32	s15, s13, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b2a:	ee37 7a27 	vadd.f32	s14, s14, s15
								  axis->outer_loop.Kd * axis->outer_loop.error_deriv;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	edd3 6a02 	vldr	s13, [r3, #8]
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	edd3 7a08 	vldr	s15, [r3, #32]
 8004b3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
//								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
//								  axis->outer_loop.Kd * axis->outer_loop.error_deriv_filtered;


	if (axis->outer_loop.output > axis->outer_loop.output_limit) axis->outer_loop.output = axis->outer_loop.output_limit;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5c:	dd04      	ble.n	8004b68 <PID_Double_Calculation+0x118>
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b66:	e014      	b.n	8004b92 <PID_Double_Calculation+0x142>
	else if (axis->outer_loop.output < -axis->outer_loop.output_limit) axis->outer_loop.output = -axis->outer_loop.output_limit;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b74:	eef1 7a67 	vneg.f32	s15, s15
 8004b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b80:	d507      	bpl.n	8004b92 <PID_Double_Calculation+0x142>
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b88:	eef1 7a67 	vneg.f32	s15, s15
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	}

	/*Double PID inner loop calculation*/
	axis->inner_loop.target_value = axis->outer_loop.output;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	641a      	str	r2, [r3, #64]	@ 0x40
	axis->inner_loop.measured_value = measured_rate;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	645a      	str	r2, [r3, #68]	@ 0x44

	axis->inner_loop.error = axis->inner_loop.target_value - axis->inner_loop.measured_value;
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004bac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	axis->inner_loop.error_sum += axis->inner_loop.error * dt;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	if (axis->inner_loop.error_sum > axis->inner_loop.integral_limit) axis->inner_loop.error_sum = axis->inner_loop.integral_limit;
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be8:	dd04      	ble.n	8004bf4 <PID_Double_Calculation+0x1a4>
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bf2:	e014      	b.n	8004c1e <PID_Double_Calculation+0x1ce>
	else if (axis->inner_loop.error_sum < -axis->inner_loop.integral_limit) axis->inner_loop.error_sum = -axis->inner_loop.integral_limit;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c00:	eef1 7a67 	vneg.f32	s15, s15
 8004c04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c0c:	d507      	bpl.n	8004c1e <PID_Double_Calculation+0x1ce>
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c14:	eef1 7a67 	vneg.f32	s15, s15
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	axis->inner_loop.error_deriv = -(axis->inner_loop.measured_value - axis->inner_loop.measured_value_prev) / dt;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c2e:	eef1 6a67 	vneg.f32	s13, s15
 8004c32:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	axis->inner_loop.measured_value_prev = axis->inner_loop.measured_value;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	649a      	str	r2, [r3, #72]	@ 0x48
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8004c54:	ee27 7a27 	vmul.f32	s14, s14, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004c64:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c68:	ee37 7a27 	vadd.f32	s14, s14, s15
							  axis->inner_loop.Kd * axis->inner_loop.error_deriv;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004c78:	ee66 7aa7 	vmul.f32	s15, s13, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004c7c:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
//	axis->inner_loop.error_deriv_filtered = (1 - INNER_DERIVATIVE_FILTER_ALPHA)*axis->inner_loop.error_deriv_filtered + INNER_DERIVATIVE_FILTER_ALPHA*axis->inner_loop.error_deriv;
//	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
//							  axis->inner_loop.Ki * axis->inner_loop.error_sum +
//							  axis->inner_loop.Kd * axis->inner_loop.error_deriv_filtered;

	return axis->inner_loop.output;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c8a:	ee07 3a90 	vmov	s15, r3
}
 8004c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c92:	371c      	adds	r7, #28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	200009ec 	.word	0x200009ec

08004ca0 <PID_Yaw_Angle_Calculation>:

/*
 * Yaw angle duoc dung khi throttle chinh yaw duoc giu nguyen -> giu cho heading khong thay doi
 * Yaw rate duoc dung khi throttle di chuyen -> dung pid dieu chinh toc do
 */
float PID_Yaw_Angle_Calculation(PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6178      	str	r0, [r7, #20]
 8004ca8:	ed87 0a04 	vstr	s0, [r7, #16]
 8004cac:	edc7 0a03 	vstr	s1, [r7, #12]
 8004cb0:	ed87 1a02 	vstr	s2, [r7, #8]
 8004cb4:	edc7 1a01 	vstr	s3, [r7, #4]
	axis->target_value = target_angle;
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_angle;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	ed93 7a03 	vldr	s14, [r3, #12]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	edd3 7a04 	vldr	s15, [r3, #16]
 8004cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	edc3 7a06 	vstr	s15, [r3, #24]
	//Deal voi truong hop di tu 10 do quay sang 350 do chang han
	if (axis->error > 180.f) axis->error -= 360.f;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ce0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004dac <PID_Yaw_Angle_Calculation+0x10c>
 8004ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cec:	dd0a      	ble.n	8004d04 <PID_Yaw_Angle_Calculation+0x64>
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	edd3 7a06 	vldr	s15, [r3, #24]
 8004cf4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004db0 <PID_Yaw_Angle_Calculation+0x110>
 8004cf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	edc3 7a06 	vstr	s15, [r3, #24]
 8004d02:	e013      	b.n	8004d2c <PID_Yaw_Angle_Calculation+0x8c>
	else if (axis->error < -180.f) axis->error += 360.f;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d0a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004db4 <PID_Yaw_Angle_Calculation+0x114>
 8004d0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d16:	d509      	bpl.n	8004d2c <PID_Yaw_Angle_Calculation+0x8c>
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d1e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004db0 <PID_Yaw_Angle_Calculation+0x110>
 8004d22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	ed93 7a07 	vldr	s14, [r3, #28]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	edd3 6a06 	vldr	s13, [r3, #24]
 8004d38:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -measured_rate;
 8004d4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d4e:	eef1 7a67 	vneg.f32	s15, s15
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	edc3 7a08 	vstr	s15, [r3, #32]

	axis->output = axis->Kp * axis->error +
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	ed93 7a00 	vldr	s14, [r3]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d64:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	edd3 6a01 	vldr	s13, [r3, #4]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	edd3 7a07 	vldr	s15, [r3, #28]
 8004d74:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004d78:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	edd3 7a08 	vldr	s15, [r3, #32]
 8004d88:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	return axis->output;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9a:	ee07 3a90 	vmov	s15, r3
}
 8004d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	43340000 	.word	0x43340000
 8004db0:	43b40000 	.word	0x43b40000
 8004db4:	c3340000 	.word	0xc3340000

08004db8 <PID_Yaw_Rate_Calculation>:

float PID_Yaw_Rate_Calculation(PID_Controller *axis, float target_rate, float measured_rate, float dt){
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004dc4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004dc8:	ed87 1a00 	vstr	s2, [r7]
	axis->target_value = target_rate;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_rate;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	ed93 7a03 	vldr	s14, [r3, #12]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	edd3 7a04 	vldr	s15, [r3, #16]
 8004de4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	ed93 7a07 	vldr	s14, [r3, #28]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	edd3 6a06 	vldr	s13, [r3, #24]
 8004dfa:	edd7 7a00 	vldr	s15, [r7]
 8004dfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -(axis->measured_value - axis->measured_value_prev) / dt;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	ed93 7a04 	vldr	s14, [r3, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	edd3 7a05 	vldr	s15, [r3, #20]
 8004e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e1c:	eef1 6a67 	vneg.f32	s13, s15
 8004e20:	ed97 7a00 	vldr	s14, [r7]
 8004e24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->measured_value_prev = axis->measured_value;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	691a      	ldr	r2, [r3, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	615a      	str	r2, [r3, #20]

	axis->output = axis->Kp * axis->error +
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	ed93 7a00 	vldr	s14, [r3]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e42:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	edd3 6a01 	vldr	s13, [r3, #4]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004e56:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	edd3 7a08 	vldr	s15, [r3, #32]
 8004e66:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004e6a:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return axis->output;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e78:	ee07 3a90 	vmov	s15, r3
}
 8004e7c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004e90:	4b17      	ldr	r3, [pc, #92]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004e92:	4a18      	ldr	r2, [pc, #96]	@ (8004ef4 <MX_SPI1_Init+0x68>)
 8004e94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004e96:	4b16      	ldr	r3, [pc, #88]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004e98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004e9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004e9e:	4b14      	ldr	r3, [pc, #80]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ea4:	4b12      	ldr	r3, [pc, #72]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eaa:	4b11      	ldr	r3, [pc, #68]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004eb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ebc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ec0:	2210      	movs	r2, #16
 8004ec2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004eca:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ed0:	4b07      	ldr	r3, [pc, #28]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ed6:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ed8:	220a      	movs	r2, #10
 8004eda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004edc:	4804      	ldr	r0, [pc, #16]	@ (8004ef0 <MX_SPI1_Init+0x64>)
 8004ede:	f004 fb4d 	bl	800957c <HAL_SPI_Init>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004ee8:	f7ff f9c8 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004eec:	bf00      	nop
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	20000b68 	.word	0x20000b68
 8004ef4:	40013000 	.word	0x40013000

08004ef8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004efc:	4b17      	ldr	r3, [pc, #92]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004efe:	4a18      	ldr	r2, [pc, #96]	@ (8004f60 <MX_SPI3_Init+0x68>)
 8004f00:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004f02:	4b16      	ldr	r3, [pc, #88]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004f08:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004f0a:	4b14      	ldr	r3, [pc, #80]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f10:	4b12      	ldr	r3, [pc, #72]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f16:	4b11      	ldr	r3, [pc, #68]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004f22:	4b0e      	ldr	r3, [pc, #56]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f28:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f2c:	2210      	movs	r2, #16
 8004f2e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f30:	4b0a      	ldr	r3, [pc, #40]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f36:	4b09      	ldr	r3, [pc, #36]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f3c:	4b07      	ldr	r3, [pc, #28]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004f42:	4b06      	ldr	r3, [pc, #24]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f44:	220a      	movs	r2, #10
 8004f46:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004f48:	4804      	ldr	r0, [pc, #16]	@ (8004f5c <MX_SPI3_Init+0x64>)
 8004f4a:	f004 fb17 	bl	800957c <HAL_SPI_Init>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004f54:	f7ff f992 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000bc0 	.word	0x20000bc0
 8004f60:	40003c00 	.word	0x40003c00

08004f64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08c      	sub	sp, #48	@ 0x30
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 031c 	add.w	r3, r7, #28
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a81      	ldr	r2, [pc, #516]	@ (8005188 <HAL_SPI_MspInit+0x224>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	f040 8093 	bne.w	80050ae <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f88:	2300      	movs	r3, #0
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	4b7f      	ldr	r3, [pc, #508]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f90:	4a7e      	ldr	r2, [pc, #504]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004f92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f96:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f98:	4b7c      	ldr	r3, [pc, #496]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	4b78      	ldr	r3, [pc, #480]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fac:	4a77      	ldr	r2, [pc, #476]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004fae:	f043 0301 	orr.w	r3, r3, #1
 8004fb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fb4:	4b75      	ldr	r3, [pc, #468]	@ (800518c <HAL_SPI_MspInit+0x228>)
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004fc0:	23e0      	movs	r3, #224	@ 0xe0
 8004fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fd0:	2305      	movs	r3, #5
 8004fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd4:	f107 031c 	add.w	r3, r7, #28
 8004fd8:	4619      	mov	r1, r3
 8004fda:	486d      	ldr	r0, [pc, #436]	@ (8005190 <HAL_SPI_MspInit+0x22c>)
 8004fdc:	f002 fa2e 	bl	800743c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8004fe0:	4b6c      	ldr	r3, [pc, #432]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8004fe2:	4a6d      	ldr	r2, [pc, #436]	@ (8005198 <HAL_SPI_MspInit+0x234>)
 8004fe4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004fe6:	4b6b      	ldr	r3, [pc, #428]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8004fe8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004fec:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fee:	4b69      	ldr	r3, [pc, #420]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ff4:	4b67      	ldr	r3, [pc, #412]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ffa:	4b66      	ldr	r3, [pc, #408]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8004ffc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005000:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005002:	4b64      	ldr	r3, [pc, #400]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8005004:	2200      	movs	r2, #0
 8005006:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005008:	4b62      	ldr	r3, [pc, #392]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 800500a:	2200      	movs	r2, #0
 800500c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800500e:	4b61      	ldr	r3, [pc, #388]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8005010:	2200      	movs	r2, #0
 8005012:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005014:	4b5f      	ldr	r3, [pc, #380]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8005016:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800501a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800501c:	4b5d      	ldr	r3, [pc, #372]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 800501e:	2200      	movs	r2, #0
 8005020:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005022:	485c      	ldr	r0, [pc, #368]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8005024:	f001 fe08 	bl	8006c38 <HAL_DMA_Init>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800502e:	f7ff f925 	bl	800427c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a57      	ldr	r2, [pc, #348]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 8005036:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005038:	4a56      	ldr	r2, [pc, #344]	@ (8005194 <HAL_SPI_MspInit+0x230>)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800503e:	4b57      	ldr	r3, [pc, #348]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005040:	4a57      	ldr	r2, [pc, #348]	@ (80051a0 <HAL_SPI_MspInit+0x23c>)
 8005042:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8005044:	4b55      	ldr	r3, [pc, #340]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005046:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800504a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800504c:	4b53      	ldr	r3, [pc, #332]	@ (800519c <HAL_SPI_MspInit+0x238>)
 800504e:	2240      	movs	r2, #64	@ 0x40
 8005050:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005052:	4b52      	ldr	r3, [pc, #328]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005054:	2200      	movs	r2, #0
 8005056:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005058:	4b50      	ldr	r3, [pc, #320]	@ (800519c <HAL_SPI_MspInit+0x238>)
 800505a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800505e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005060:	4b4e      	ldr	r3, [pc, #312]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005062:	2200      	movs	r2, #0
 8005064:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005066:	4b4d      	ldr	r3, [pc, #308]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005068:	2200      	movs	r2, #0
 800506a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800506c:	4b4b      	ldr	r3, [pc, #300]	@ (800519c <HAL_SPI_MspInit+0x238>)
 800506e:	2200      	movs	r2, #0
 8005070:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005072:	4b4a      	ldr	r3, [pc, #296]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005074:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005078:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800507a:	4b48      	ldr	r3, [pc, #288]	@ (800519c <HAL_SPI_MspInit+0x238>)
 800507c:	2200      	movs	r2, #0
 800507e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005080:	4846      	ldr	r0, [pc, #280]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005082:	f001 fdd9 	bl	8006c38 <HAL_DMA_Init>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d001      	beq.n	8005090 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 800508c:	f7ff f8f6 	bl	800427c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a42      	ldr	r2, [pc, #264]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005094:	649a      	str	r2, [r3, #72]	@ 0x48
 8005096:	4a41      	ldr	r2, [pc, #260]	@ (800519c <HAL_SPI_MspInit+0x238>)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 800509c:	2200      	movs	r2, #0
 800509e:	2106      	movs	r1, #6
 80050a0:	2023      	movs	r0, #35	@ 0x23
 80050a2:	f001 fd92 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80050a6:	2023      	movs	r0, #35	@ 0x23
 80050a8:	f001 fdab 	bl	8006c02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80050ac:	e067      	b.n	800517e <HAL_SPI_MspInit+0x21a>
  else if(spiHandle->Instance==SPI3)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a3c      	ldr	r2, [pc, #240]	@ (80051a4 <HAL_SPI_MspInit+0x240>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d162      	bne.n	800517e <HAL_SPI_MspInit+0x21a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80050b8:	2300      	movs	r3, #0
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	4b33      	ldr	r3, [pc, #204]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	4a32      	ldr	r2, [pc, #200]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80050c8:	4b30      	ldr	r3, [pc, #192]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050d4:	2300      	movs	r3, #0
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	4b2c      	ldr	r3, [pc, #176]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050dc:	4a2b      	ldr	r2, [pc, #172]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050de:	f043 0304 	orr.w	r3, r3, #4
 80050e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80050e4:	4b29      	ldr	r3, [pc, #164]	@ (800518c <HAL_SPI_MspInit+0x228>)
 80050e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e8:	f003 0304 	and.w	r3, r3, #4
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80050f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80050f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050f6:	2302      	movs	r3, #2
 80050f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050fa:	2300      	movs	r3, #0
 80050fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050fe:	2303      	movs	r3, #3
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005102:	2306      	movs	r3, #6
 8005104:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005106:	f107 031c 	add.w	r3, r7, #28
 800510a:	4619      	mov	r1, r3
 800510c:	4826      	ldr	r0, [pc, #152]	@ (80051a8 <HAL_SPI_MspInit+0x244>)
 800510e:	f002 f995 	bl	800743c <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8005112:	4b26      	ldr	r3, [pc, #152]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005114:	4a26      	ldr	r2, [pc, #152]	@ (80051b0 <HAL_SPI_MspInit+0x24c>)
 8005116:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005118:	4b24      	ldr	r3, [pc, #144]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 800511a:	2200      	movs	r2, #0
 800511c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800511e:	4b23      	ldr	r3, [pc, #140]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005120:	2240      	movs	r2, #64	@ 0x40
 8005122:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005124:	4b21      	ldr	r3, [pc, #132]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005126:	2200      	movs	r2, #0
 8005128:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800512a:	4b20      	ldr	r3, [pc, #128]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 800512c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005130:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005132:	4b1e      	ldr	r3, [pc, #120]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005134:	2200      	movs	r2, #0
 8005136:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005138:	4b1c      	ldr	r3, [pc, #112]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 800513a:	2200      	movs	r2, #0
 800513c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800513e:	4b1b      	ldr	r3, [pc, #108]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005140:	2200      	movs	r2, #0
 8005142:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005144:	4b19      	ldr	r3, [pc, #100]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005146:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800514a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800514c:	4b17      	ldr	r3, [pc, #92]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 800514e:	2200      	movs	r2, #0
 8005150:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005152:	4816      	ldr	r0, [pc, #88]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005154:	f001 fd70 	bl	8006c38 <HAL_DMA_Init>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_SPI_MspInit+0x1fe>
      Error_Handler();
 800515e:	f7ff f88d 	bl	800427c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a11      	ldr	r2, [pc, #68]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 8005166:	649a      	str	r2, [r3, #72]	@ 0x48
 8005168:	4a10      	ldr	r2, [pc, #64]	@ (80051ac <HAL_SPI_MspInit+0x248>)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 8, 0);
 800516e:	2200      	movs	r2, #0
 8005170:	2108      	movs	r1, #8
 8005172:	2033      	movs	r0, #51	@ 0x33
 8005174:	f001 fd29 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005178:	2033      	movs	r0, #51	@ 0x33
 800517a:	f001 fd42 	bl	8006c02 <HAL_NVIC_EnableIRQ>
}
 800517e:	bf00      	nop
 8005180:	3730      	adds	r7, #48	@ 0x30
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40013000 	.word	0x40013000
 800518c:	40023800 	.word	0x40023800
 8005190:	40020000 	.word	0x40020000
 8005194:	20000c18 	.word	0x20000c18
 8005198:	40026410 	.word	0x40026410
 800519c:	20000c78 	.word	0x20000c78
 80051a0:	40026458 	.word	0x40026458
 80051a4:	40003c00 	.word	0x40003c00
 80051a8:	40020800 	.word	0x40020800
 80051ac:	20000cd8 	.word	0x20000cd8
 80051b0:	40026088 	.word	0x40026088

080051b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ba:	2300      	movs	r3, #0
 80051bc:	607b      	str	r3, [r7, #4]
 80051be:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <HAL_MspInit+0x4c>)
 80051c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c2:	4a0f      	ldr	r2, [pc, #60]	@ (8005200 <HAL_MspInit+0x4c>)
 80051c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80051ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005200 <HAL_MspInit+0x4c>)
 80051cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051d2:	607b      	str	r3, [r7, #4]
 80051d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051d6:	2300      	movs	r3, #0
 80051d8:	603b      	str	r3, [r7, #0]
 80051da:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <HAL_MspInit+0x4c>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051de:	4a08      	ldr	r2, [pc, #32]	@ (8005200 <HAL_MspInit+0x4c>)
 80051e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80051e6:	4b06      	ldr	r3, [pc, #24]	@ (8005200 <HAL_MspInit+0x4c>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ee:	603b      	str	r3, [r7, #0]
 80051f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800

08005204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005208:	bf00      	nop
 800520a:	e7fd      	b.n	8005208 <NMI_Handler+0x4>

0800520c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005210:	bf00      	nop
 8005212:	e7fd      	b.n	8005210 <HardFault_Handler+0x4>

08005214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <MemManage_Handler+0x4>

0800521c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005220:	bf00      	nop
 8005222:	e7fd      	b.n	8005220 <BusFault_Handler+0x4>

08005224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <UsageFault_Handler+0x4>

0800522c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005230:	bf00      	nop
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800523a:	b480      	push	{r7}
 800523c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800524c:	bf00      	nop
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800525a:	f000 fe67 	bl	8005f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800525e:	bf00      	nop
 8005260:	bd80      	pop	{r7, pc}
	...

08005264 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8005268:	4802      	ldr	r0, [pc, #8]	@ (8005274 <DMA1_Stream0_IRQHandler+0x10>)
 800526a:	f001 fe7d 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800526e:	bf00      	nop
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	20000f1c 	.word	0x20000f1c

08005278 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 800527c:	4802      	ldr	r0, [pc, #8]	@ (8005288 <DMA1_Stream1_IRQHandler+0x10>)
 800527e:	f001 fe73 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20000f7c 	.word	0x20000f7c

0800528c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8005290:	4802      	ldr	r0, [pc, #8]	@ (800529c <DMA1_Stream2_IRQHandler+0x10>)
 8005292:	f001 fe69 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005296:	bf00      	nop
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	20000e5c 	.word	0x20000e5c

080052a0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80052a4:	4802      	ldr	r0, [pc, #8]	@ (80052b0 <DMA1_Stream5_IRQHandler+0x10>)
 80052a6:	f001 fe5f 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80052aa:	bf00      	nop
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000cd8 	.word	0x20000cd8

080052b4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80052b8:	4802      	ldr	r0, [pc, #8]	@ (80052c4 <ADC_IRQHandler+0x10>)
 80052ba:	f000 febe 	bl	800603a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	2000034c 	.word	0x2000034c

080052c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80052cc:	4802      	ldr	r0, [pc, #8]	@ (80052d8 <TIM2_IRQHandler+0x10>)
 80052ce:	f005 fbff 	bl	800aad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80052d2:	bf00      	nop
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	20000d3c 	.word	0x20000d3c

080052dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80052e0:	4802      	ldr	r0, [pc, #8]	@ (80052ec <TIM4_IRQHandler+0x10>)
 80052e2:	f005 fbf5 	bl	800aad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80052e6:	bf00      	nop
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	20000dcc 	.word	0x20000dcc

080052f0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80052f4:	4802      	ldr	r0, [pc, #8]	@ (8005300 <SPI1_IRQHandler+0x10>)
 80052f6:	f004 fdb3 	bl	8009e60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80052fa:	bf00      	nop
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000b68 	.word	0x20000b68

08005304 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8005308:	4802      	ldr	r0, [pc, #8]	@ (8005314 <DMA1_Stream7_IRQHandler+0x10>)
 800530a:	f001 fe2d 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800530e:	bf00      	nop
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	20000ebc 	.word	0x20000ebc

08005318 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800531c:	4802      	ldr	r0, [pc, #8]	@ (8005328 <SPI3_IRQHandler+0x10>)
 800531e:	f004 fd9f 	bl	8009e60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8005322:	bf00      	nop
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	20000bc0 	.word	0x20000bc0

0800532c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005330:	4802      	ldr	r0, [pc, #8]	@ (800533c <DMA2_Stream0_IRQHandler+0x10>)
 8005332:	f001 fe19 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005336:	bf00      	nop
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20000c18 	.word	0x20000c18

08005340 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005344:	4802      	ldr	r0, [pc, #8]	@ (8005350 <DMA2_Stream1_IRQHandler+0x10>)
 8005346:	f001 fe0f 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800534a:	bf00      	nop
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	20001024 	.word	0x20001024

08005354 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005358:	4802      	ldr	r0, [pc, #8]	@ (8005364 <DMA2_Stream3_IRQHandler+0x10>)
 800535a:	f001 fe05 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800535e:	bf00      	nop
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	20000c78 	.word	0x20000c78

08005368 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800536c:	4802      	ldr	r0, [pc, #8]	@ (8005378 <DMA2_Stream4_IRQHandler+0x10>)
 800536e:	f001 fdfb 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8005372:	bf00      	nop
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	20000394 	.word	0x20000394

0800537c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005380:	4802      	ldr	r0, [pc, #8]	@ (800538c <OTG_FS_IRQHandler+0x10>)
 8005382:	f002 fb54 	bl	8007a2e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005386:	bf00      	nop
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	200025ac 	.word	0x200025ac

08005390 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8005396:	4b0d      	ldr	r3, [pc, #52]	@ (80053cc <USART6_IRQHandler+0x3c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0310 	and.w	r3, r3, #16
 80053a0:	2b10      	cmp	r3, #16
 80053a2:	d10c      	bne.n	80053be <USART6_IRQHandler+0x2e>
        __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 80053a4:	2300      	movs	r3, #0
 80053a6:	607b      	str	r3, [r7, #4]
 80053a8:	4b08      	ldr	r3, [pc, #32]	@ (80053cc <USART6_IRQHandler+0x3c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	607b      	str	r3, [r7, #4]
 80053b0:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <USART6_IRQHandler+0x3c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	687b      	ldr	r3, [r7, #4]
        CRSF_IdleHandler();   // calls your parser
 80053ba:	f7fe fa33 	bl	8003824 <CRSF_IdleHandler>
    }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80053be:	4803      	ldr	r0, [pc, #12]	@ (80053cc <USART6_IRQHandler+0x3c>)
 80053c0:	f006 fb1e 	bl	800ba00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80053c4:	bf00      	nop
 80053c6:	3708      	adds	r7, #8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	20000fdc 	.word	0x20000fdc

080053d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return 1;
 80053d4:	2301      	movs	r3, #1
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <_kill>:

int _kill(int pid, int sig)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80053ea:	f00c fa2b 	bl	8011844 <__errno>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2216      	movs	r2, #22
 80053f2:	601a      	str	r2, [r3, #0]
  return -1;
 80053f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3708      	adds	r7, #8
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <_exit>:

void _exit (int status)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005408:	f04f 31ff 	mov.w	r1, #4294967295
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f7ff ffe7 	bl	80053e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005412:	bf00      	nop
 8005414:	e7fd      	b.n	8005412 <_exit+0x12>

08005416 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b086      	sub	sp, #24
 800541a:	af00      	add	r7, sp, #0
 800541c:	60f8      	str	r0, [r7, #12]
 800541e:	60b9      	str	r1, [r7, #8]
 8005420:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
 8005426:	e00a      	b.n	800543e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005428:	f3af 8000 	nop.w
 800542c:	4601      	mov	r1, r0
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	1c5a      	adds	r2, r3, #1
 8005432:	60ba      	str	r2, [r7, #8]
 8005434:	b2ca      	uxtb	r2, r1
 8005436:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	3301      	adds	r3, #1
 800543c:	617b      	str	r3, [r7, #20]
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	429a      	cmp	r2, r3
 8005444:	dbf0      	blt.n	8005428 <_read+0x12>
  }

  return len;
 8005446:	687b      	ldr	r3, [r7, #4]
}
 8005448:	4618      	mov	r0, r3
 800544a:	3718      	adds	r7, #24
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800545c:	2300      	movs	r3, #0
 800545e:	617b      	str	r3, [r7, #20]
 8005460:	e009      	b.n	8005476 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	60ba      	str	r2, [r7, #8]
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	3301      	adds	r3, #1
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	429a      	cmp	r2, r3
 800547c:	dbf1      	blt.n	8005462 <_write+0x12>
  }
  return len;
 800547e:	687b      	ldr	r3, [r7, #4]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <_close>:

int _close(int file)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005494:	4618      	mov	r0, r3
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054b0:	605a      	str	r2, [r3, #4]
  return 0;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <_isatty>:

int _isatty(int file)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054c8:	2301      	movs	r3, #1
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b085      	sub	sp, #20
 80054da:	af00      	add	r7, sp, #0
 80054dc:	60f8      	str	r0, [r7, #12]
 80054de:	60b9      	str	r1, [r7, #8]
 80054e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80054f8:	4a14      	ldr	r2, [pc, #80]	@ (800554c <_sbrk+0x5c>)
 80054fa:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <_sbrk+0x60>)
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005504:	4b13      	ldr	r3, [pc, #76]	@ (8005554 <_sbrk+0x64>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d102      	bne.n	8005512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800550c:	4b11      	ldr	r3, [pc, #68]	@ (8005554 <_sbrk+0x64>)
 800550e:	4a12      	ldr	r2, [pc, #72]	@ (8005558 <_sbrk+0x68>)
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005512:	4b10      	ldr	r3, [pc, #64]	@ (8005554 <_sbrk+0x64>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4413      	add	r3, r2
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	429a      	cmp	r2, r3
 800551e:	d207      	bcs.n	8005530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005520:	f00c f990 	bl	8011844 <__errno>
 8005524:	4603      	mov	r3, r0
 8005526:	220c      	movs	r2, #12
 8005528:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800552a:	f04f 33ff 	mov.w	r3, #4294967295
 800552e:	e009      	b.n	8005544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005530:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <_sbrk+0x64>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005536:	4b07      	ldr	r3, [pc, #28]	@ (8005554 <_sbrk+0x64>)
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4413      	add	r3, r2
 800553e:	4a05      	ldr	r2, [pc, #20]	@ (8005554 <_sbrk+0x64>)
 8005540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005542:	68fb      	ldr	r3, [r7, #12]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3718      	adds	r7, #24
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20020000 	.word	0x20020000
 8005550:	00000400 	.word	0x00000400
 8005554:	20000d38 	.word	0x20000d38
 8005558:	20002e00 	.word	0x20002e00

0800555c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005560:	4b06      	ldr	r3, [pc, #24]	@ (800557c <SystemInit+0x20>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <SystemInit+0x20>)
 8005568:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800556c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005570:	bf00      	nop
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	e000ed00 	.word	0xe000ed00

08005580 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch3_up;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005586:	f107 0308 	add.w	r3, r7, #8
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	605a      	str	r2, [r3, #4]
 8005590:	609a      	str	r2, [r3, #8]
 8005592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005594:	463b      	mov	r3, r7
 8005596:	2200      	movs	r2, #0
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800559c:	4b1d      	ldr	r3, [pc, #116]	@ (8005614 <MX_TIM2_Init+0x94>)
 800559e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80055a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80055a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055a6:	2253      	movs	r2, #83	@ 0x53
 80055a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80055b0:	4b18      	ldr	r3, [pc, #96]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80055b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055b8:	4b16      	ldr	r3, [pc, #88]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055be:	4b15      	ldr	r3, [pc, #84]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80055c4:	4813      	ldr	r0, [pc, #76]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055c6:	f004 ffa1 	bl	800a50c <HAL_TIM_Base_Init>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80055d0:	f7fe fe54 	bl	800427c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80055d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80055da:	f107 0308 	add.w	r3, r7, #8
 80055de:	4619      	mov	r1, r3
 80055e0:	480c      	ldr	r0, [pc, #48]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055e2:	f005 fc27 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80055ec:	f7fe fe46 	bl	800427c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055f0:	2300      	movs	r3, #0
 80055f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055f4:	2300      	movs	r3, #0
 80055f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80055f8:	463b      	mov	r3, r7
 80055fa:	4619      	mov	r1, r3
 80055fc:	4805      	ldr	r0, [pc, #20]	@ (8005614 <MX_TIM2_Init+0x94>)
 80055fe:	f006 f8f9 	bl	800b7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005608:	f7fe fe38 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800560c:	bf00      	nop
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	20000d3c 	.word	0x20000d3c

08005618 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b08e      	sub	sp, #56	@ 0x38
 800561c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800561e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	605a      	str	r2, [r3, #4]
 8005628:	609a      	str	r2, [r3, #8]
 800562a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800562c:	f107 0320 	add.w	r3, r7, #32
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005636:	1d3b      	adds	r3, r7, #4
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
 800563c:	605a      	str	r2, [r3, #4]
 800563e:	609a      	str	r2, [r3, #8]
 8005640:	60da      	str	r2, [r3, #12]
 8005642:	611a      	str	r2, [r3, #16]
 8005644:	615a      	str	r2, [r3, #20]
 8005646:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005648:	4b31      	ldr	r3, [pc, #196]	@ (8005710 <MX_TIM3_Init+0xf8>)
 800564a:	4a32      	ldr	r2, [pc, #200]	@ (8005714 <MX_TIM3_Init+0xfc>)
 800564c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800564e:	4b30      	ldr	r3, [pc, #192]	@ (8005710 <MX_TIM3_Init+0xf8>)
 8005650:	2200      	movs	r2, #0
 8005652:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005654:	4b2e      	ldr	r3, [pc, #184]	@ (8005710 <MX_TIM3_Init+0xf8>)
 8005656:	2200      	movs	r2, #0
 8005658:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 179;
 800565a:	4b2d      	ldr	r3, [pc, #180]	@ (8005710 <MX_TIM3_Init+0xf8>)
 800565c:	22b3      	movs	r2, #179	@ 0xb3
 800565e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005660:	4b2b      	ldr	r3, [pc, #172]	@ (8005710 <MX_TIM3_Init+0xf8>)
 8005662:	2200      	movs	r2, #0
 8005664:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005666:	4b2a      	ldr	r3, [pc, #168]	@ (8005710 <MX_TIM3_Init+0xf8>)
 8005668:	2200      	movs	r2, #0
 800566a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800566c:	4828      	ldr	r0, [pc, #160]	@ (8005710 <MX_TIM3_Init+0xf8>)
 800566e:	f004 ff4d 	bl	800a50c <HAL_TIM_Base_Init>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8005678:	f7fe fe00 	bl	800427c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800567c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005680:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005682:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005686:	4619      	mov	r1, r3
 8005688:	4821      	ldr	r0, [pc, #132]	@ (8005710 <MX_TIM3_Init+0xf8>)
 800568a:	f005 fbd3 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8005694:	f7fe fdf2 	bl	800427c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005698:	481d      	ldr	r0, [pc, #116]	@ (8005710 <MX_TIM3_Init+0xf8>)
 800569a:	f004 fff7 	bl	800a68c <HAL_TIM_PWM_Init>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80056a4:	f7fe fdea 	bl	800427c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056a8:	2300      	movs	r3, #0
 80056aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056ac:	2300      	movs	r3, #0
 80056ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80056b0:	f107 0320 	add.w	r3, r7, #32
 80056b4:	4619      	mov	r1, r3
 80056b6:	4816      	ldr	r0, [pc, #88]	@ (8005710 <MX_TIM3_Init+0xf8>)
 80056b8:	f006 f89c 	bl	800b7f4 <HAL_TIMEx_MasterConfigSynchronization>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80056c2:	f7fe fddb 	bl	800427c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056c6:	2360      	movs	r3, #96	@ 0x60
 80056c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 80056ca:	2369      	movs	r3, #105	@ 0x69
 80056cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056ce:	2300      	movs	r3, #0
 80056d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80056d2:	2304      	movs	r3, #4
 80056d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80056d6:	1d3b      	adds	r3, r7, #4
 80056d8:	2208      	movs	r2, #8
 80056da:	4619      	mov	r1, r3
 80056dc:	480c      	ldr	r0, [pc, #48]	@ (8005710 <MX_TIM3_Init+0xf8>)
 80056de:	f005 fae7 	bl	800acb0 <HAL_TIM_PWM_ConfigChannel>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80056e8:	f7fe fdc8 	bl	800427c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80056ec:	1d3b      	adds	r3, r7, #4
 80056ee:	220c      	movs	r2, #12
 80056f0:	4619      	mov	r1, r3
 80056f2:	4807      	ldr	r0, [pc, #28]	@ (8005710 <MX_TIM3_Init+0xf8>)
 80056f4:	f005 fadc 	bl	800acb0 <HAL_TIM_PWM_ConfigChannel>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 80056fe:	f7fe fdbd 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005702:	4803      	ldr	r0, [pc, #12]	@ (8005710 <MX_TIM3_Init+0xf8>)
 8005704:	f000 fa5a 	bl	8005bbc <HAL_TIM_MspPostInit>

}
 8005708:	bf00      	nop
 800570a:	3738      	adds	r7, #56	@ 0x38
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	20000d84 	.word	0x20000d84
 8005714:	40000400 	.word	0x40000400

08005718 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800571e:	f107 0308 	add.w	r3, r7, #8
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	605a      	str	r2, [r3, #4]
 8005728:	609a      	str	r2, [r3, #8]
 800572a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800572c:	463b      	mov	r3, r7
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005734:	4b1d      	ldr	r3, [pc, #116]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005736:	4a1e      	ldr	r2, [pc, #120]	@ (80057b0 <MX_TIM4_Init+0x98>)
 8005738:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800573a:	4b1c      	ldr	r3, [pc, #112]	@ (80057ac <MX_TIM4_Init+0x94>)
 800573c:	2253      	movs	r2, #83	@ 0x53
 800573e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005740:	4b1a      	ldr	r3, [pc, #104]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005742:	2200      	movs	r2, #0
 8005744:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8005746:	4b19      	ldr	r3, [pc, #100]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005748:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800574c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800574e:	4b17      	ldr	r3, [pc, #92]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005750:	2200      	movs	r2, #0
 8005752:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005754:	4b15      	ldr	r3, [pc, #84]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005756:	2200      	movs	r2, #0
 8005758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800575a:	4814      	ldr	r0, [pc, #80]	@ (80057ac <MX_TIM4_Init+0x94>)
 800575c:	f004 fed6 	bl	800a50c <HAL_TIM_Base_Init>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8005766:	f7fe fd89 	bl	800427c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800576a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800576e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005770:	f107 0308 	add.w	r3, r7, #8
 8005774:	4619      	mov	r1, r3
 8005776:	480d      	ldr	r0, [pc, #52]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005778:	f005 fb5c 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d001      	beq.n	8005786 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8005782:	f7fe fd7b 	bl	800427c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005786:	2300      	movs	r3, #0
 8005788:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800578a:	2300      	movs	r3, #0
 800578c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800578e:	463b      	mov	r3, r7
 8005790:	4619      	mov	r1, r3
 8005792:	4806      	ldr	r0, [pc, #24]	@ (80057ac <MX_TIM4_Init+0x94>)
 8005794:	f006 f82e 	bl	800b7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800579e:	f7fe fd6d 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80057a2:	bf00      	nop
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20000dcc 	.word	0x20000dcc
 80057b0:	40000800 	.word	0x40000800

080057b4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08e      	sub	sp, #56	@ 0x38
 80057b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80057be:	2200      	movs	r2, #0
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	605a      	str	r2, [r3, #4]
 80057c4:	609a      	str	r2, [r3, #8]
 80057c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057c8:	f107 0320 	add.w	r3, r7, #32
 80057cc:	2200      	movs	r2, #0
 80057ce:	601a      	str	r2, [r3, #0]
 80057d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057d2:	1d3b      	adds	r3, r7, #4
 80057d4:	2200      	movs	r2, #0
 80057d6:	601a      	str	r2, [r3, #0]
 80057d8:	605a      	str	r2, [r3, #4]
 80057da:	609a      	str	r2, [r3, #8]
 80057dc:	60da      	str	r2, [r3, #12]
 80057de:	611a      	str	r2, [r3, #16]
 80057e0:	615a      	str	r2, [r3, #20]
 80057e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80057e4:	4b32      	ldr	r3, [pc, #200]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 80057e6:	4a33      	ldr	r2, [pc, #204]	@ (80058b4 <MX_TIM5_Init+0x100>)
 80057e8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80057ea:	4b31      	ldr	r3, [pc, #196]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057f0:	4b2f      	ldr	r3, [pc, #188]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 280-1;
 80057f6:	4b2e      	ldr	r3, [pc, #184]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 80057f8:	f240 1217 	movw	r2, #279	@ 0x117
 80057fc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057fe:	4b2c      	ldr	r3, [pc, #176]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005800:	2200      	movs	r2, #0
 8005802:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005804:	4b2a      	ldr	r3, [pc, #168]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005806:	2200      	movs	r2, #0
 8005808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800580a:	4829      	ldr	r0, [pc, #164]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 800580c:	f004 fe7e 	bl	800a50c <HAL_TIM_Base_Init>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005816:	f7fe fd31 	bl	800427c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800581a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800581e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005820:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005824:	4619      	mov	r1, r3
 8005826:	4822      	ldr	r0, [pc, #136]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005828:	f005 fb04 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005832:	f7fe fd23 	bl	800427c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005836:	481e      	ldr	r0, [pc, #120]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005838:	f004 ff28 	bl	800a68c <HAL_TIM_PWM_Init>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005842:	f7fe fd1b 	bl	800427c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005846:	2300      	movs	r3, #0
 8005848:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800584a:	2300      	movs	r3, #0
 800584c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800584e:	f107 0320 	add.w	r3, r7, #32
 8005852:	4619      	mov	r1, r3
 8005854:	4816      	ldr	r0, [pc, #88]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005856:	f005 ffcd 	bl	800b7f4 <HAL_TIMEx_MasterConfigSynchronization>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005860:	f7fe fd0c 	bl	800427c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005864:	2360      	movs	r3, #96	@ 0x60
 8005866:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 8005868:	2369      	movs	r3, #105	@ 0x69
 800586a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005870:	2304      	movs	r3, #4
 8005872:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005874:	1d3b      	adds	r3, r7, #4
 8005876:	2208      	movs	r2, #8
 8005878:	4619      	mov	r1, r3
 800587a:	480d      	ldr	r0, [pc, #52]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 800587c:	f005 fa18 	bl	800acb0 <HAL_TIM_PWM_ConfigChannel>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005886:	f7fe fcf9 	bl	800427c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800588a:	1d3b      	adds	r3, r7, #4
 800588c:	220c      	movs	r2, #12
 800588e:	4619      	mov	r1, r3
 8005890:	4807      	ldr	r0, [pc, #28]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 8005892:	f005 fa0d 	bl	800acb0 <HAL_TIM_PWM_ConfigChannel>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d001      	beq.n	80058a0 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 800589c:	f7fe fcee 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80058a0:	4803      	ldr	r0, [pc, #12]	@ (80058b0 <MX_TIM5_Init+0xfc>)
 80058a2:	f000 f98b 	bl	8005bbc <HAL_TIM_MspPostInit>

}
 80058a6:	bf00      	nop
 80058a8:	3738      	adds	r7, #56	@ 0x38
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000e14 	.word	0x20000e14
 80058b4:	40000c00 	.word	0x40000c00

080058b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c8:	d116      	bne.n	80058f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80058ca:	2300      	movs	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	4b61      	ldr	r3, [pc, #388]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 80058d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d2:	4a60      	ldr	r2, [pc, #384]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 80058d4:	f043 0301 	orr.w	r3, r3, #1
 80058d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80058da:	4b5e      	ldr	r3, [pc, #376]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 80058dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80058e6:	2200      	movs	r2, #0
 80058e8:	210a      	movs	r1, #10
 80058ea:	201c      	movs	r0, #28
 80058ec:	f001 f96d 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80058f0:	201c      	movs	r0, #28
 80058f2:	f001 f986 	bl	8006c02 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80058f6:	e151      	b.n	8005b9c <HAL_TIM_Base_MspInit+0x2e4>
  else if(tim_baseHandle->Instance==TIM3)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a56      	ldr	r2, [pc, #344]	@ (8005a58 <HAL_TIM_Base_MspInit+0x1a0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	f040 808b 	bne.w	8005a1a <HAL_TIM_Base_MspInit+0x162>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005904:	2300      	movs	r3, #0
 8005906:	613b      	str	r3, [r7, #16]
 8005908:	4b52      	ldr	r3, [pc, #328]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 800590a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590c:	4a51      	ldr	r2, [pc, #324]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 800590e:	f043 0302 	orr.w	r3, r3, #2
 8005912:	6413      	str	r3, [r2, #64]	@ 0x40
 8005914:	4b4f      	ldr	r3, [pc, #316]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 8005916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	613b      	str	r3, [r7, #16]
 800591e:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8005920:	4b4e      	ldr	r3, [pc, #312]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005922:	4a4f      	ldr	r2, [pc, #316]	@ (8005a60 <HAL_TIM_Base_MspInit+0x1a8>)
 8005924:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8005926:	4b4d      	ldr	r3, [pc, #308]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005928:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800592c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800592e:	4b4b      	ldr	r3, [pc, #300]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005930:	2240      	movs	r2, #64	@ 0x40
 8005932:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005934:	4b49      	ldr	r3, [pc, #292]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005936:	2200      	movs	r2, #0
 8005938:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 800593a:	4b48      	ldr	r3, [pc, #288]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800593c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005940:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005942:	4b46      	ldr	r3, [pc, #280]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005944:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005948:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800594a:	4b44      	ldr	r3, [pc, #272]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800594c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005950:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8005952:	4b42      	ldr	r3, [pc, #264]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005954:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005958:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800595a:	4b40      	ldr	r3, [pc, #256]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800595c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005960:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005962:	4b3e      	ldr	r3, [pc, #248]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005964:	2204      	movs	r2, #4
 8005966:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005968:	4b3c      	ldr	r3, [pc, #240]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800596a:	2203      	movs	r2, #3
 800596c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 800596e:	4b3b      	ldr	r3, [pc, #236]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005970:	2200      	movs	r2, #0
 8005972:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005974:	4b39      	ldr	r3, [pc, #228]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005976:	2200      	movs	r2, #0
 8005978:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 800597a:	4838      	ldr	r0, [pc, #224]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800597c:	f001 f95c 	bl	8006c38 <HAL_DMA_Init>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d001      	beq.n	800598a <HAL_TIM_Base_MspInit+0xd2>
      Error_Handler();
 8005986:	f7fe fc79 	bl	800427c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a33      	ldr	r2, [pc, #204]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800598e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005990:	4a32      	ldr	r2, [pc, #200]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a30      	ldr	r2, [pc, #192]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800599a:	621a      	str	r2, [r3, #32]
 800599c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a5c <HAL_TIM_Base_MspInit+0x1a4>)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 80059a2:	4b30      	ldr	r3, [pc, #192]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059a4:	4a30      	ldr	r2, [pc, #192]	@ (8005a68 <HAL_TIM_Base_MspInit+0x1b0>)
 80059a6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 80059a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059aa:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80059ae:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059b2:	2240      	movs	r2, #64	@ 0x40
 80059b4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80059b6:	4b2b      	ldr	r3, [pc, #172]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80059bc:	4b29      	ldr	r3, [pc, #164]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059c2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059c4:	4b27      	ldr	r3, [pc, #156]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059ca:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80059cc:	4b25      	ldr	r3, [pc, #148]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059d2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80059d4:	4b23      	ldr	r3, [pc, #140]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059da:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80059dc:	4b21      	ldr	r3, [pc, #132]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059de:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80059e2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80059e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059e6:	2204      	movs	r2, #4
 80059e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80059ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059ec:	2203      	movs	r2, #3
 80059ee:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 80059f0:	4b1c      	ldr	r3, [pc, #112]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80059f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80059fc:	4819      	ldr	r0, [pc, #100]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 80059fe:	f001 f91b 	bl	8006c38 <HAL_DMA_Init>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <HAL_TIM_Base_MspInit+0x154>
      Error_Handler();
 8005a08:	f7fe fc38 	bl	800427c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a15      	ldr	r2, [pc, #84]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005a12:	4a14      	ldr	r2, [pc, #80]	@ (8005a64 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005a18:	e0c0      	b.n	8005b9c <HAL_TIM_Base_MspInit+0x2e4>
  else if(tim_baseHandle->Instance==TIM4)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a13      	ldr	r2, [pc, #76]	@ (8005a6c <HAL_TIM_Base_MspInit+0x1b4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d125      	bne.n	8005a70 <HAL_TIM_Base_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	4b0a      	ldr	r3, [pc, #40]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 8005a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2c:	4a09      	ldr	r2, [pc, #36]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 8005a2e:	f043 0304 	orr.w	r3, r3, #4
 8005a32:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a34:	4b07      	ldr	r3, [pc, #28]	@ (8005a54 <HAL_TIM_Base_MspInit+0x19c>)
 8005a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a38:	f003 0304 	and.w	r3, r3, #4
 8005a3c:	60fb      	str	r3, [r7, #12]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005a40:	2200      	movs	r2, #0
 8005a42:	2100      	movs	r1, #0
 8005a44:	201e      	movs	r0, #30
 8005a46:	f001 f8c0 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005a4a:	201e      	movs	r0, #30
 8005a4c:	f001 f8d9 	bl	8006c02 <HAL_NVIC_EnableIRQ>
}
 8005a50:	e0a4      	b.n	8005b9c <HAL_TIM_Base_MspInit+0x2e4>
 8005a52:	bf00      	nop
 8005a54:	40023800 	.word	0x40023800
 8005a58:	40000400 	.word	0x40000400
 8005a5c:	20000e5c 	.word	0x20000e5c
 8005a60:	40026040 	.word	0x40026040
 8005a64:	20000ebc 	.word	0x20000ebc
 8005a68:	400260b8 	.word	0x400260b8
 8005a6c:	40000800 	.word	0x40000800
  else if(tim_baseHandle->Instance==TIM5)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a4b      	ldr	r2, [pc, #300]	@ (8005ba4 <HAL_TIM_Base_MspInit+0x2ec>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	f040 8090 	bne.w	8005b9c <HAL_TIM_Base_MspInit+0x2e4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	60bb      	str	r3, [r7, #8]
 8005a80:	4b49      	ldr	r3, [pc, #292]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x2f0>)
 8005a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a84:	4a48      	ldr	r2, [pc, #288]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x2f0>)
 8005a86:	f043 0308 	orr.w	r3, r3, #8
 8005a8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a8c:	4b46      	ldr	r3, [pc, #280]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x2f0>)
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	60bb      	str	r3, [r7, #8]
 8005a96:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 8005a98:	4b44      	ldr	r3, [pc, #272]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005a9a:	4a45      	ldr	r2, [pc, #276]	@ (8005bb0 <HAL_TIM_Base_MspInit+0x2f8>)
 8005a9c:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 8005a9e:	4b43      	ldr	r3, [pc, #268]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005aa0:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8005aa4:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005aa6:	4b41      	ldr	r3, [pc, #260]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005aa8:	2240      	movs	r2, #64	@ 0x40
 8005aaa:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005aac:	4b3f      	ldr	r3, [pc, #252]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8005ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005ab4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ab8:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005aba:	4b3c      	ldr	r3, [pc, #240]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005abc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005ac0:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005ac4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005ac8:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 8005aca:	4b38      	ldr	r3, [pc, #224]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005acc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ad0:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005ad2:	4b36      	ldr	r3, [pc, #216]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005ad4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005ad8:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005ada:	4b34      	ldr	r3, [pc, #208]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005adc:	2204      	movs	r2, #4
 8005ade:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005ae0:	4b32      	ldr	r3, [pc, #200]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005ae2:	2203      	movs	r2, #3
 8005ae4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8005ae6:	4b31      	ldr	r3, [pc, #196]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005aec:	4b2f      	ldr	r3, [pc, #188]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8005af2:	482e      	ldr	r0, [pc, #184]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005af4:	f001 f8a0 	bl	8006c38 <HAL_DMA_Init>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_TIM_Base_MspInit+0x24a>
      Error_Handler();
 8005afe:	f7fe fbbd 	bl	800427c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a29      	ldr	r2, [pc, #164]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005b06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005b08:	4a28      	ldr	r2, [pc, #160]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a26      	ldr	r2, [pc, #152]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005b12:	621a      	str	r2, [r3, #32]
 8005b14:	4a25      	ldr	r2, [pc, #148]	@ (8005bac <HAL_TIM_Base_MspInit+0x2f4>)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream1;
 8005b1a:	4b26      	ldr	r3, [pc, #152]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b1c:	4a26      	ldr	r2, [pc, #152]	@ (8005bb8 <HAL_TIM_Base_MspInit+0x300>)
 8005b1e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8005b20:	4b24      	ldr	r3, [pc, #144]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b22:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8005b26:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b28:	4b22      	ldr	r3, [pc, #136]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b2a:	2240      	movs	r2, #64	@ 0x40
 8005b2c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b2e:	4b21      	ldr	r3, [pc, #132]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b30:	2200      	movs	r2, #0
 8005b32:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8005b34:	4b1f      	ldr	r3, [pc, #124]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b3a:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b3e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005b42:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005b44:	4b1b      	ldr	r3, [pc, #108]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005b4a:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_CIRCULAR;
 8005b4c:	4b19      	ldr	r3, [pc, #100]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b52:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005b54:	4b17      	ldr	r3, [pc, #92]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b56:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005b5a:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005b5c:	4b15      	ldr	r3, [pc, #84]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b5e:	2204      	movs	r2, #4
 8005b60:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005b62:	4b14      	ldr	r3, [pc, #80]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b64:	2203      	movs	r2, #3
 8005b66:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 8005b68:	4b12      	ldr	r3, [pc, #72]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005b6e:	4b11      	ldr	r3, [pc, #68]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8005b74:	480f      	ldr	r0, [pc, #60]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b76:	f001 f85f 	bl	8006c38 <HAL_DMA_Init>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d001      	beq.n	8005b84 <HAL_TIM_Base_MspInit+0x2cc>
      Error_Handler();
 8005b80:	f7fe fb7c 	bl	800427c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a0b      	ldr	r2, [pc, #44]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b88:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a08      	ldr	r2, [pc, #32]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b94:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b96:	4a07      	ldr	r2, [pc, #28]	@ (8005bb4 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005b9c:	bf00      	nop
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40000c00 	.word	0x40000c00
 8005ba8:	40023800 	.word	0x40023800
 8005bac:	20000f1c 	.word	0x20000f1c
 8005bb0:	40026010 	.word	0x40026010
 8005bb4:	20000f7c 	.word	0x20000f7c
 8005bb8:	40026028 	.word	0x40026028

08005bbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b08a      	sub	sp, #40	@ 0x28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bc4:	f107 0314 	add.w	r3, r7, #20
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	605a      	str	r2, [r3, #4]
 8005bce:	609a      	str	r2, [r3, #8]
 8005bd0:	60da      	str	r2, [r3, #12]
 8005bd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a24      	ldr	r2, [pc, #144]	@ (8005c6c <HAL_TIM_MspPostInit+0xb0>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d11e      	bne.n	8005c1c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bde:	2300      	movs	r3, #0
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	4b23      	ldr	r3, [pc, #140]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be6:	4a22      	ldr	r2, [pc, #136]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005be8:	f043 0302 	orr.w	r3, r3, #2
 8005bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8005bee:	4b20      	ldr	r3, [pc, #128]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	613b      	str	r3, [r7, #16]
 8005bf8:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bfe:	2302      	movs	r3, #2
 8005c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c02:	2300      	movs	r3, #0
 8005c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c06:	2300      	movs	r3, #0
 8005c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005c0a:	2302      	movs	r3, #2
 8005c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c0e:	f107 0314 	add.w	r3, r7, #20
 8005c12:	4619      	mov	r1, r3
 8005c14:	4817      	ldr	r0, [pc, #92]	@ (8005c74 <HAL_TIM_MspPostInit+0xb8>)
 8005c16:	f001 fc11 	bl	800743c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005c1a:	e022      	b.n	8005c62 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a15      	ldr	r2, [pc, #84]	@ (8005c78 <HAL_TIM_MspPostInit+0xbc>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d11d      	bne.n	8005c62 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c26:	2300      	movs	r3, #0
 8005c28:	60fb      	str	r3, [r7, #12]
 8005c2a:	4b11      	ldr	r3, [pc, #68]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2e:	4a10      	ldr	r2, [pc, #64]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c36:	4b0e      	ldr	r3, [pc, #56]	@ (8005c70 <HAL_TIM_MspPostInit+0xb4>)
 8005c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005c42:	230c      	movs	r3, #12
 8005c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c46:	2302      	movs	r3, #2
 8005c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005c52:	2302      	movs	r3, #2
 8005c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c56:	f107 0314 	add.w	r3, r7, #20
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4807      	ldr	r0, [pc, #28]	@ (8005c7c <HAL_TIM_MspPostInit+0xc0>)
 8005c5e:	f001 fbed 	bl	800743c <HAL_GPIO_Init>
}
 8005c62:	bf00      	nop
 8005c64:	3728      	adds	r7, #40	@ 0x28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40000400 	.word	0x40000400
 8005c70:	40023800 	.word	0x40023800
 8005c74:	40020400 	.word	0x40020400
 8005c78:	40000c00 	.word	0x40000c00
 8005c7c:	40020000 	.word	0x40020000

08005c80 <micros>:
 */
#include "timer_logging.h"

extern volatile uint32_t timer_overflow;
extern TIM_HandleTypeDef htim4;
uint32_t micros(void) {
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005c86:	b672      	cpsid	i
}
 8005c88:	bf00      	nop
    uint32_t overflow;
    uint32_t cnt;

    __disable_irq();
    overflow = timer_overflow;
 8005c8a:	4b10      	ldr	r3, [pc, #64]	@ (8005ccc <micros+0x4c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	607b      	str	r3, [r7, #4]
    cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8005c90:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd0 <micros+0x50>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c96:	603b      	str	r3, [r7, #0]
    // If CNT overflowed while reading, increment overflow
    if (__HAL_TIM_GET_FLAG(&htim4, TIM_FLAG_UPDATE)) {
 8005c98:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <micros+0x50>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d106      	bne.n	8005cb4 <micros+0x34>
        overflow++;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	607b      	str	r3, [r7, #4]
        cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8005cac:	4b08      	ldr	r3, [pc, #32]	@ (8005cd0 <micros+0x50>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb2:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005cb4:	b662      	cpsie	i
}
 8005cb6:	bf00      	nop
    }
    __enable_irq();

    return (overflow << 16) | cnt;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	041a      	lsls	r2, r3, #16
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	4313      	orrs	r3, r2
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	200009f8 	.word	0x200009f8
 8005cd0:	20000dcc 	.word	0x20000dcc

08005cd4 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005cd8:	4b11      	ldr	r3, [pc, #68]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005cda:	4a12      	ldr	r2, [pc, #72]	@ (8005d24 <MX_USART6_UART_Init+0x50>)
 8005cdc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 420000;
 8005cde:	4b10      	ldr	r3, [pc, #64]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005ce0:	4a11      	ldr	r2, [pc, #68]	@ (8005d28 <MX_USART6_UART_Init+0x54>)
 8005ce2:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005cea:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005cf8:	220c      	movs	r2, #12
 8005cfa:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cfc:	4b08      	ldr	r3, [pc, #32]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8005d02:	4b07      	ldr	r3, [pc, #28]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005d04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005d08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005d0a:	4805      	ldr	r0, [pc, #20]	@ (8005d20 <MX_USART6_UART_Init+0x4c>)
 8005d0c:	f005 fe02 	bl	800b914 <HAL_UART_Init>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005d16:	f7fe fab1 	bl	800427c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005d1a:	bf00      	nop
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	20000fdc 	.word	0x20000fdc
 8005d24:	40011400 	.word	0x40011400
 8005d28:	000668a0 	.word	0x000668a0

08005d2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08a      	sub	sp, #40	@ 0x28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d34:	f107 0314 	add.w	r3, r7, #20
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	605a      	str	r2, [r3, #4]
 8005d3e:	609a      	str	r2, [r3, #8]
 8005d40:	60da      	str	r2, [r3, #12]
 8005d42:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a35      	ldr	r2, [pc, #212]	@ (8005e20 <HAL_UART_MspInit+0xf4>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d163      	bne.n	8005e16 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d4e:	2300      	movs	r3, #0
 8005d50:	613b      	str	r3, [r7, #16]
 8005d52:	4b34      	ldr	r3, [pc, #208]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d56:	4a33      	ldr	r2, [pc, #204]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d58:	f043 0320 	orr.w	r3, r3, #32
 8005d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d5e:	4b31      	ldr	r3, [pc, #196]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60fb      	str	r3, [r7, #12]
 8005d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d72:	4a2c      	ldr	r2, [pc, #176]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d74:	f043 0304 	orr.w	r3, r3, #4
 8005d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d7a:	4b2a      	ldr	r3, [pc, #168]	@ (8005e24 <HAL_UART_MspInit+0xf8>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d86:	23c0      	movs	r3, #192	@ 0xc0
 8005d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d92:	2303      	movs	r3, #3
 8005d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d96:	2308      	movs	r3, #8
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d9a:	f107 0314 	add.w	r3, r7, #20
 8005d9e:	4619      	mov	r1, r3
 8005da0:	4821      	ldr	r0, [pc, #132]	@ (8005e28 <HAL_UART_MspInit+0xfc>)
 8005da2:	f001 fb4b 	bl	800743c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005da6:	4b21      	ldr	r3, [pc, #132]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005da8:	4a21      	ldr	r2, [pc, #132]	@ (8005e30 <HAL_UART_MspInit+0x104>)
 8005daa:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005dac:	4b1f      	ldr	r3, [pc, #124]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dae:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005db2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005db4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dba:	4b1c      	ldr	r3, [pc, #112]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dc2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005dc6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005dc8:	4b18      	ldr	r3, [pc, #96]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dce:	4b17      	ldr	r3, [pc, #92]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005dd4:	4b15      	ldr	r3, [pc, #84]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005dda:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005ddc:	4b13      	ldr	r3, [pc, #76]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dde:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005de2:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005de4:	4b11      	ldr	r3, [pc, #68]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005dea:	4810      	ldr	r0, [pc, #64]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dec:	f000 ff24 	bl	8006c38 <HAL_DMA_Init>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8005df6:	f7fe fa41 	bl	800427c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005dfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e00:	4a0a      	ldr	r2, [pc, #40]	@ (8005e2c <HAL_UART_MspInit+0x100>)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8005e06:	2200      	movs	r2, #0
 8005e08:	2105      	movs	r1, #5
 8005e0a:	2047      	movs	r0, #71	@ 0x47
 8005e0c:	f000 fedd 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005e10:	2047      	movs	r0, #71	@ 0x47
 8005e12:	f000 fef6 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005e16:	bf00      	nop
 8005e18:	3728      	adds	r7, #40	@ 0x28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	40011400 	.word	0x40011400
 8005e24:	40023800 	.word	0x40023800
 8005e28:	40020800 	.word	0x40020800
 8005e2c:	20001024 	.word	0x20001024
 8005e30:	40026428 	.word	0x40026428

08005e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005e38:	f7ff fb90 	bl	800555c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e3c:	480c      	ldr	r0, [pc, #48]	@ (8005e70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e3e:	490d      	ldr	r1, [pc, #52]	@ (8005e74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e40:	4a0d      	ldr	r2, [pc, #52]	@ (8005e78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e44:	e002      	b.n	8005e4c <LoopCopyDataInit>

08005e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e4a:	3304      	adds	r3, #4

08005e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e50:	d3f9      	bcc.n	8005e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e52:	4a0a      	ldr	r2, [pc, #40]	@ (8005e7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e54:	4c0a      	ldr	r4, [pc, #40]	@ (8005e80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e58:	e001      	b.n	8005e5e <LoopFillZerobss>

08005e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e5c:	3204      	adds	r2, #4

08005e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e60:	d3fb      	bcc.n	8005e5a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005e62:	f00b fcf5 	bl	8011850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e66:	f7fd fd43 	bl	80038f0 <main>
  bx  lr    
 8005e6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005e6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e74:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8005e78:	08013fd4 	.word	0x08013fd4
  ldr r2, =_sbss
 8005e7c:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8005e80:	20002dfc 	.word	0x20002dfc

08005e84 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e84:	e7fe      	b.n	8005e84 <CAN1_RX0_IRQHandler>
	...

08005e88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec8 <HAL_Init+0x40>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a0d      	ldr	r2, [pc, #52]	@ (8005ec8 <HAL_Init+0x40>)
 8005e92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005e98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec8 <HAL_Init+0x40>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec8 <HAL_Init+0x40>)
 8005e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ea2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ea4:	4b08      	ldr	r3, [pc, #32]	@ (8005ec8 <HAL_Init+0x40>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a07      	ldr	r2, [pc, #28]	@ (8005ec8 <HAL_Init+0x40>)
 8005eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005eb0:	2003      	movs	r0, #3
 8005eb2:	f000 fe7f 	bl	8006bb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005eb6:	200f      	movs	r0, #15
 8005eb8:	f000 f808 	bl	8005ecc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005ebc:	f7ff f97a 	bl	80051b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40023c00 	.word	0x40023c00

08005ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ed4:	4b12      	ldr	r3, [pc, #72]	@ (8005f20 <HAL_InitTick+0x54>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	4b12      	ldr	r3, [pc, #72]	@ (8005f24 <HAL_InitTick+0x58>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	4619      	mov	r1, r3
 8005ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fe97 	bl	8006c1e <HAL_SYSTICK_Config>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e00e      	b.n	8005f18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2b0f      	cmp	r3, #15
 8005efe:	d80a      	bhi.n	8005f16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f00:	2200      	movs	r2, #0
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295
 8005f08:	f000 fe5f 	bl	8006bca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f0c:	4a06      	ldr	r2, [pc, #24]	@ (8005f28 <HAL_InitTick+0x5c>)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
 8005f14:	e000      	b.n	8005f18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3708      	adds	r7, #8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	20000008 	.word	0x20000008
 8005f24:	20000010 	.word	0x20000010
 8005f28:	2000000c 	.word	0x2000000c

08005f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f30:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <HAL_IncTick+0x20>)
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	4b06      	ldr	r3, [pc, #24]	@ (8005f50 <HAL_IncTick+0x24>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	4a04      	ldr	r2, [pc, #16]	@ (8005f50 <HAL_IncTick+0x24>)
 8005f3e:	6013      	str	r3, [r2, #0]
}
 8005f40:	bf00      	nop
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	20000010 	.word	0x20000010
 8005f50:	20001084 	.word	0x20001084

08005f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f54:	b480      	push	{r7}
 8005f56:	af00      	add	r7, sp, #0
  return uwTick;
 8005f58:	4b03      	ldr	r3, [pc, #12]	@ (8005f68 <HAL_GetTick+0x14>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	20001084 	.word	0x20001084

08005f6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f74:	f7ff ffee 	bl	8005f54 <HAL_GetTick>
 8005f78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f84:	d005      	beq.n	8005f92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f86:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb0 <HAL_Delay+0x44>)
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4413      	add	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005f92:	bf00      	nop
 8005f94:	f7ff ffde 	bl	8005f54 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d8f7      	bhi.n	8005f94 <HAL_Delay+0x28>
  {
  }
}
 8005fa4:	bf00      	nop
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000010 	.word	0x20000010

08005fb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e033      	b.n	8006032 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d109      	bne.n	8005fe6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7fb fb90 	bl	80016f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fea:	f003 0310 	and.w	r3, r3, #16
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d118      	bne.n	8006024 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005ffa:	f023 0302 	bic.w	r3, r3, #2
 8005ffe:	f043 0202 	orr.w	r2, r3, #2
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fb7c 	bl	8006704 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	f043 0201 	orr.w	r2, r3, #1
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	641a      	str	r2, [r3, #64]	@ 0x40
 8006022:	e001      	b.n	8006028 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006030:	7bfb      	ldrb	r3, [r7, #15]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b086      	sub	sp, #24
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]
 8006046:	2300      	movs	r3, #0
 8006048:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	f003 0320 	and.w	r3, r3, #32
 8006068:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d049      	beq.n	8006104 <HAL_ADC_IRQHandler+0xca>
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d046      	beq.n	8006104 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607a:	f003 0310 	and.w	r3, r3, #16
 800607e:	2b00      	cmp	r3, #0
 8006080:	d105      	bne.n	800608e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006086:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d12b      	bne.n	80060f4 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d127      	bne.n	80060f4 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d006      	beq.n	80060c0 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d119      	bne.n	80060f4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 0220 	bic.w	r2, r2, #32
 80060ce:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d105      	bne.n	80060f4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ec:	f043 0201 	orr.w	r2, r3, #1
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7fd fa27 	bl	8003548 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f06f 0212 	mvn.w	r2, #18
 8006102:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006112:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d057      	beq.n	80061ca <HAL_ADC_IRQHandler+0x190>
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d054      	beq.n	80061ca <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006124:	f003 0310 	and.w	r3, r3, #16
 8006128:	2b00      	cmp	r3, #0
 800612a:	d105      	bne.n	8006138 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006130:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d139      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006150:	2b00      	cmp	r3, #0
 8006152:	d006      	beq.n	8006162 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800615e:	2b00      	cmp	r3, #0
 8006160:	d12b      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800616c:	2b00      	cmp	r3, #0
 800616e:	d124      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800617a:	2b00      	cmp	r3, #0
 800617c:	d11d      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006182:	2b00      	cmp	r3, #0
 8006184:	d119      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006194:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d105      	bne.n	80061ba <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b2:	f043 0201 	orr.w	r2, r3, #1
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fc20 	bl	8006a00 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f06f 020c 	mvn.w	r2, #12
 80061c8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d017      	beq.n	8006210 <HAL_ADC_IRQHandler+0x1d6>
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d014      	beq.n	8006210 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d10d      	bne.n	8006210 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f949 	bl	8006498 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f06f 0201 	mvn.w	r2, #1
 800620e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800621e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d015      	beq.n	8006252 <HAL_ADC_IRQHandler+0x218>
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d012      	beq.n	8006252 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006230:	f043 0202 	orr.w	r2, r3, #2
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f06f 0220 	mvn.w	r2, #32
 8006240:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f932 	bl	80064ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f06f 0220 	mvn.w	r2, #32
 8006250:	601a      	str	r2, [r3, #0]
  }
}
 8006252:	bf00      	nop
 8006254:	3718      	adds	r7, #24
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
	...

0800625c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b088      	sub	sp, #32
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006268:	2300      	movs	r3, #0
 800626a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800626c:	2300      	movs	r3, #0
 800626e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006276:	2b01      	cmp	r3, #1
 8006278:	d101      	bne.n	800627e <HAL_ADC_Start_DMA+0x22>
 800627a:	2302      	movs	r3, #2
 800627c:	e0eb      	b.n	8006456 <HAL_ADC_Start_DMA+0x1fa>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	2b01      	cmp	r3, #1
 8006292:	d018      	beq.n	80062c6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	689a      	ldr	r2, [r3, #8]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0201 	orr.w	r2, r2, #1
 80062a2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80062a4:	4b6e      	ldr	r3, [pc, #440]	@ (8006460 <HAL_ADC_Start_DMA+0x204>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a6e      	ldr	r2, [pc, #440]	@ (8006464 <HAL_ADC_Start_DMA+0x208>)
 80062aa:	fba2 2303 	umull	r2, r3, r2, r3
 80062ae:	0c9a      	lsrs	r2, r3, #18
 80062b0:	4613      	mov	r3, r2
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	4413      	add	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80062b8:	e002      	b.n	80062c0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	3b01      	subs	r3, #1
 80062be:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1f9      	bne.n	80062ba <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062d4:	d107      	bne.n	80062e6 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062e4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	f040 80a3 	bne.w	800643c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fa:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80062fe:	f023 0301 	bic.w	r3, r3, #1
 8006302:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006314:	2b00      	cmp	r3, #0
 8006316:	d007      	beq.n	8006328 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006320:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006334:	d106      	bne.n	8006344 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	f023 0206 	bic.w	r2, r3, #6
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	645a      	str	r2, [r3, #68]	@ 0x44
 8006342:	e002      	b.n	800634a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006352:	4b45      	ldr	r3, [pc, #276]	@ (8006468 <HAL_ADC_Start_DMA+0x20c>)
 8006354:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800635a:	4a44      	ldr	r2, [pc, #272]	@ (800646c <HAL_ADC_Start_DMA+0x210>)
 800635c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006362:	4a43      	ldr	r2, [pc, #268]	@ (8006470 <HAL_ADC_Start_DMA+0x214>)
 8006364:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	4a42      	ldr	r2, [pc, #264]	@ (8006474 <HAL_ADC_Start_DMA+0x218>)
 800636c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006376:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006386:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	689a      	ldr	r2, [r3, #8]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006396:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	334c      	adds	r3, #76	@ 0x4c
 80063a2:	4619      	mov	r1, r3
 80063a4:	68ba      	ldr	r2, [r7, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f000 fcf4 	bl	8006d94 <HAL_DMA_Start_IT>
 80063ac:	4603      	mov	r3, r0
 80063ae:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f003 031f 	and.w	r3, r3, #31
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d12a      	bne.n	8006412 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006478 <HAL_ADC_Start_DMA+0x21c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d015      	beq.n	80063f2 <HAL_ADC_Start_DMA+0x196>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a2c      	ldr	r2, [pc, #176]	@ (800647c <HAL_ADC_Start_DMA+0x220>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d105      	bne.n	80063dc <HAL_ADC_Start_DMA+0x180>
 80063d0:	4b25      	ldr	r3, [pc, #148]	@ (8006468 <HAL_ADC_Start_DMA+0x20c>)
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f003 031f 	and.w	r3, r3, #31
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00a      	beq.n	80063f2 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a27      	ldr	r2, [pc, #156]	@ (8006480 <HAL_ADC_Start_DMA+0x224>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d136      	bne.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
 80063e6:	4b20      	ldr	r3, [pc, #128]	@ (8006468 <HAL_ADC_Start_DMA+0x20c>)
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d130      	bne.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d129      	bne.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800640e:	609a      	str	r2, [r3, #8]
 8006410:	e020      	b.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a18      	ldr	r2, [pc, #96]	@ (8006478 <HAL_ADC_Start_DMA+0x21c>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d11b      	bne.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d114      	bne.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006438:	609a      	str	r2, [r3, #8]
 800643a:	e00b      	b.n	8006454 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006440:	f043 0210 	orr.w	r2, r3, #16
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644c:	f043 0201 	orr.w	r2, r3, #1
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8006454:	7ffb      	ldrb	r3, [r7, #31]
}
 8006456:	4618      	mov	r0, r3
 8006458:	3720      	adds	r7, #32
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000008 	.word	0x20000008
 8006464:	431bde83 	.word	0x431bde83
 8006468:	40012300 	.word	0x40012300
 800646c:	080068fd 	.word	0x080068fd
 8006470:	080069b7 	.word	0x080069b7
 8006474:	080069d3 	.word	0x080069d3
 8006478:	40012000 	.word	0x40012000
 800647c:	40012100 	.word	0x40012100
 8006480:	40012200 	.word	0x40012200

08006484 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80064ca:	2300      	movs	r3, #0
 80064cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d101      	bne.n	80064dc <HAL_ADC_ConfigChannel+0x1c>
 80064d8:	2302      	movs	r3, #2
 80064da:	e105      	b.n	80066e8 <HAL_ADC_ConfigChannel+0x228>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b09      	cmp	r3, #9
 80064ea:	d925      	bls.n	8006538 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68d9      	ldr	r1, [r3, #12]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	4613      	mov	r3, r2
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	4413      	add	r3, r2
 8006500:	3b1e      	subs	r3, #30
 8006502:	2207      	movs	r2, #7
 8006504:	fa02 f303 	lsl.w	r3, r2, r3
 8006508:	43da      	mvns	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	400a      	ands	r2, r1
 8006510:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68d9      	ldr	r1, [r3, #12]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	b29b      	uxth	r3, r3
 8006522:	4618      	mov	r0, r3
 8006524:	4603      	mov	r3, r0
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	4403      	add	r3, r0
 800652a:	3b1e      	subs	r3, #30
 800652c:	409a      	lsls	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	430a      	orrs	r2, r1
 8006534:	60da      	str	r2, [r3, #12]
 8006536:	e022      	b.n	800657e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6919      	ldr	r1, [r3, #16]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	b29b      	uxth	r3, r3
 8006544:	461a      	mov	r2, r3
 8006546:	4613      	mov	r3, r2
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	4413      	add	r3, r2
 800654c:	2207      	movs	r2, #7
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	43da      	mvns	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	400a      	ands	r2, r1
 800655a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6919      	ldr	r1, [r3, #16]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	b29b      	uxth	r3, r3
 800656c:	4618      	mov	r0, r3
 800656e:	4603      	mov	r3, r0
 8006570:	005b      	lsls	r3, r3, #1
 8006572:	4403      	add	r3, r0
 8006574:	409a      	lsls	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	2b06      	cmp	r3, #6
 8006584:	d824      	bhi.n	80065d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	685a      	ldr	r2, [r3, #4]
 8006590:	4613      	mov	r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4413      	add	r3, r2
 8006596:	3b05      	subs	r3, #5
 8006598:	221f      	movs	r2, #31
 800659a:	fa02 f303 	lsl.w	r3, r2, r3
 800659e:	43da      	mvns	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	400a      	ands	r2, r1
 80065a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	4618      	mov	r0, r3
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	3b05      	subs	r3, #5
 80065c2:	fa00 f203 	lsl.w	r2, r0, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80065ce:	e04c      	b.n	800666a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2b0c      	cmp	r3, #12
 80065d6:	d824      	bhi.n	8006622 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	4613      	mov	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	3b23      	subs	r3, #35	@ 0x23
 80065ea:	221f      	movs	r2, #31
 80065ec:	fa02 f303 	lsl.w	r3, r2, r3
 80065f0:	43da      	mvns	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	400a      	ands	r2, r1
 80065f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	b29b      	uxth	r3, r3
 8006606:	4618      	mov	r0, r3
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	4613      	mov	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	3b23      	subs	r3, #35	@ 0x23
 8006614:	fa00 f203 	lsl.w	r2, r0, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006620:	e023      	b.n	800666a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	4613      	mov	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	3b41      	subs	r3, #65	@ 0x41
 8006634:	221f      	movs	r2, #31
 8006636:	fa02 f303 	lsl.w	r3, r2, r3
 800663a:	43da      	mvns	r2, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	400a      	ands	r2, r1
 8006642:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	b29b      	uxth	r3, r3
 8006650:	4618      	mov	r0, r3
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	4413      	add	r3, r2
 800665c:	3b41      	subs	r3, #65	@ 0x41
 800665e:	fa00 f203 	lsl.w	r2, r0, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800666a:	4b22      	ldr	r3, [pc, #136]	@ (80066f4 <HAL_ADC_ConfigChannel+0x234>)
 800666c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a21      	ldr	r2, [pc, #132]	@ (80066f8 <HAL_ADC_ConfigChannel+0x238>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d109      	bne.n	800668c <HAL_ADC_ConfigChannel+0x1cc>
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2b12      	cmp	r3, #18
 800667e:	d105      	bne.n	800668c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a19      	ldr	r2, [pc, #100]	@ (80066f8 <HAL_ADC_ConfigChannel+0x238>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d123      	bne.n	80066de <HAL_ADC_ConfigChannel+0x21e>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b10      	cmp	r3, #16
 800669c:	d003      	beq.n	80066a6 <HAL_ADC_ConfigChannel+0x1e6>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2b11      	cmp	r3, #17
 80066a4:	d11b      	bne.n	80066de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b10      	cmp	r3, #16
 80066b8:	d111      	bne.n	80066de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80066ba:	4b10      	ldr	r3, [pc, #64]	@ (80066fc <HAL_ADC_ConfigChannel+0x23c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a10      	ldr	r2, [pc, #64]	@ (8006700 <HAL_ADC_ConfigChannel+0x240>)
 80066c0:	fba2 2303 	umull	r2, r3, r2, r3
 80066c4:	0c9a      	lsrs	r2, r3, #18
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80066d0:	e002      	b.n	80066d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	3b01      	subs	r3, #1
 80066d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1f9      	bne.n	80066d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	40012300 	.word	0x40012300
 80066f8:	40012000 	.word	0x40012000
 80066fc:	20000008 	.word	0x20000008
 8006700:	431bde83 	.word	0x431bde83

08006704 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800670c:	4b79      	ldr	r3, [pc, #484]	@ (80068f4 <ADC_Init+0x1f0>)
 800670e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	431a      	orrs	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006738:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6859      	ldr	r1, [r3, #4]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	691b      	ldr	r3, [r3, #16]
 8006744:	021a      	lsls	r2, r3, #8
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800675c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6859      	ldr	r1, [r3, #4]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689a      	ldr	r2, [r3, #8]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800677e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6899      	ldr	r1, [r3, #8]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68da      	ldr	r2, [r3, #12]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006796:	4a58      	ldr	r2, [pc, #352]	@ (80068f8 <ADC_Init+0x1f4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d022      	beq.n	80067e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689a      	ldr	r2, [r3, #8]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80067aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6899      	ldr	r1, [r3, #8]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80067cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6899      	ldr	r1, [r3, #8]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	609a      	str	r2, [r3, #8]
 80067e0:	e00f      	b.n	8006802 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80067f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006800:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0202 	bic.w	r2, r2, #2
 8006810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	6899      	ldr	r1, [r3, #8]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	7e1b      	ldrb	r3, [r3, #24]
 800681c:	005a      	lsls	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d01b      	beq.n	8006868 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800683e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800684e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6859      	ldr	r1, [r3, #4]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	3b01      	subs	r3, #1
 800685c:	035a      	lsls	r2, r3, #13
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	430a      	orrs	r2, r1
 8006864:	605a      	str	r2, [r3, #4]
 8006866:	e007      	b.n	8006878 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006876:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006886:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	3b01      	subs	r3, #1
 8006894:	051a      	lsls	r2, r3, #20
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	430a      	orrs	r2, r1
 800689c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80068ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6899      	ldr	r1, [r3, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068ba:	025a      	lsls	r2, r3, #9
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689a      	ldr	r2, [r3, #8]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6899      	ldr	r1, [r3, #8]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	029a      	lsls	r2, r3, #10
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	609a      	str	r2, [r3, #8]
}
 80068e8:	bf00      	nop
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	40012300 	.word	0x40012300
 80068f8:	0f000001 	.word	0x0f000001

080068fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006912:	2b00      	cmp	r3, #0
 8006914:	d13c      	bne.n	8006990 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d12b      	bne.n	8006988 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006934:	2b00      	cmp	r3, #0
 8006936:	d127      	bne.n	8006988 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006942:	2b00      	cmp	r3, #0
 8006944:	d006      	beq.n	8006954 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006950:	2b00      	cmp	r3, #0
 8006952:	d119      	bne.n	8006988 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0220 	bic.w	r2, r2, #32
 8006962:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006968:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006974:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d105      	bne.n	8006988 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006980:	f043 0201 	orr.w	r2, r3, #1
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f7fc fddd 	bl	8003548 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800698e:	e00e      	b.n	80069ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006994:	f003 0310 	and.w	r3, r3, #16
 8006998:	2b00      	cmp	r3, #0
 800699a:	d003      	beq.n	80069a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7ff fd85 	bl	80064ac <HAL_ADC_ErrorCallback>
}
 80069a2:	e004      	b.n	80069ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	4798      	blx	r3
}
 80069ae:	bf00      	nop
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b084      	sub	sp, #16
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f7ff fd5d 	bl	8006484 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80069ca:	bf00      	nop
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b084      	sub	sp, #16
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069de:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2240      	movs	r2, #64	@ 0x40
 80069e4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ea:	f043 0204 	orr.w	r2, r3, #4
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f7ff fd5a 	bl	80064ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80069f8:	bf00      	nop
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f003 0307 	and.w	r3, r3, #7
 8006a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a24:	4b0c      	ldr	r3, [pc, #48]	@ (8006a58 <__NVIC_SetPriorityGrouping+0x44>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a30:	4013      	ands	r3, r2
 8006a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a46:	4a04      	ldr	r2, [pc, #16]	@ (8006a58 <__NVIC_SetPriorityGrouping+0x44>)
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	60d3      	str	r3, [r2, #12]
}
 8006a4c:	bf00      	nop
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr
 8006a58:	e000ed00 	.word	0xe000ed00

08006a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a60:	4b04      	ldr	r3, [pc, #16]	@ (8006a74 <__NVIC_GetPriorityGrouping+0x18>)
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	0a1b      	lsrs	r3, r3, #8
 8006a66:	f003 0307 	and.w	r3, r3, #7
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	e000ed00 	.word	0xe000ed00

08006a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	db0b      	blt.n	8006aa2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a8a:	79fb      	ldrb	r3, [r7, #7]
 8006a8c:	f003 021f 	and.w	r2, r3, #31
 8006a90:	4907      	ldr	r1, [pc, #28]	@ (8006ab0 <__NVIC_EnableIRQ+0x38>)
 8006a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a96:	095b      	lsrs	r3, r3, #5
 8006a98:	2001      	movs	r0, #1
 8006a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8006a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	e000e100 	.word	0xe000e100

08006ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	4603      	mov	r3, r0
 8006abc:	6039      	str	r1, [r7, #0]
 8006abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	db0a      	blt.n	8006ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	490c      	ldr	r1, [pc, #48]	@ (8006b00 <__NVIC_SetPriority+0x4c>)
 8006ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad2:	0112      	lsls	r2, r2, #4
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006adc:	e00a      	b.n	8006af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	4908      	ldr	r1, [pc, #32]	@ (8006b04 <__NVIC_SetPriority+0x50>)
 8006ae4:	79fb      	ldrb	r3, [r7, #7]
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	3b04      	subs	r3, #4
 8006aec:	0112      	lsls	r2, r2, #4
 8006aee:	b2d2      	uxtb	r2, r2
 8006af0:	440b      	add	r3, r1
 8006af2:	761a      	strb	r2, [r3, #24]
}
 8006af4:	bf00      	nop
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	e000e100 	.word	0xe000e100
 8006b04:	e000ed00 	.word	0xe000ed00

08006b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b089      	sub	sp, #36	@ 0x24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	f1c3 0307 	rsb	r3, r3, #7
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	bf28      	it	cs
 8006b26:	2304      	movcs	r3, #4
 8006b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	2b06      	cmp	r3, #6
 8006b30:	d902      	bls.n	8006b38 <NVIC_EncodePriority+0x30>
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	3b03      	subs	r3, #3
 8006b36:	e000      	b.n	8006b3a <NVIC_EncodePriority+0x32>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	fa02 f303 	lsl.w	r3, r2, r3
 8006b46:	43da      	mvns	r2, r3
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	401a      	ands	r2, r3
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b50:	f04f 31ff 	mov.w	r1, #4294967295
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	fa01 f303 	lsl.w	r3, r1, r3
 8006b5a:	43d9      	mvns	r1, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b60:	4313      	orrs	r3, r2
         );
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3724      	adds	r7, #36	@ 0x24
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
	...

08006b70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b80:	d301      	bcc.n	8006b86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b82:	2301      	movs	r3, #1
 8006b84:	e00f      	b.n	8006ba6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b86:	4a0a      	ldr	r2, [pc, #40]	@ (8006bb0 <SysTick_Config+0x40>)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b8e:	210f      	movs	r1, #15
 8006b90:	f04f 30ff 	mov.w	r0, #4294967295
 8006b94:	f7ff ff8e 	bl	8006ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b98:	4b05      	ldr	r3, [pc, #20]	@ (8006bb0 <SysTick_Config+0x40>)
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b9e:	4b04      	ldr	r3, [pc, #16]	@ (8006bb0 <SysTick_Config+0x40>)
 8006ba0:	2207      	movs	r2, #7
 8006ba2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	e000e010 	.word	0xe000e010

08006bb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f7ff ff29 	bl	8006a14 <__NVIC_SetPriorityGrouping>
}
 8006bc2:	bf00      	nop
 8006bc4:	3708      	adds	r7, #8
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b086      	sub	sp, #24
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	60b9      	str	r1, [r7, #8]
 8006bd4:	607a      	str	r2, [r7, #4]
 8006bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006bdc:	f7ff ff3e 	bl	8006a5c <__NVIC_GetPriorityGrouping>
 8006be0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	68b9      	ldr	r1, [r7, #8]
 8006be6:	6978      	ldr	r0, [r7, #20]
 8006be8:	f7ff ff8e 	bl	8006b08 <NVIC_EncodePriority>
 8006bec:	4602      	mov	r2, r0
 8006bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bf2:	4611      	mov	r1, r2
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff ff5d 	bl	8006ab4 <__NVIC_SetPriority>
}
 8006bfa:	bf00      	nop
 8006bfc:	3718      	adds	r7, #24
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b082      	sub	sp, #8
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	4603      	mov	r3, r0
 8006c0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff ff31 	bl	8006a78 <__NVIC_EnableIRQ>
}
 8006c16:	bf00      	nop
 8006c18:	3708      	adds	r7, #8
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b082      	sub	sp, #8
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7ff ffa2 	bl	8006b70 <SysTick_Config>
 8006c2c:	4603      	mov	r3, r0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
	...

08006c38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006c44:	f7ff f986 	bl	8005f54 <HAL_GetTick>
 8006c48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e099      	b.n	8006d88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 0201 	bic.w	r2, r2, #1
 8006c72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c74:	e00f      	b.n	8006c96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c76:	f7ff f96d 	bl	8005f54 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b05      	cmp	r3, #5
 8006c82:	d908      	bls.n	8006c96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2220      	movs	r2, #32
 8006c88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2203      	movs	r2, #3
 8006c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e078      	b.n	8006d88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1e8      	bne.n	8006c76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	4b38      	ldr	r3, [pc, #224]	@ (8006d90 <HAL_DMA_Init+0x158>)
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d107      	bne.n	8006d00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f023 0307 	bic.w	r3, r3, #7
 8006d16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d26:	2b04      	cmp	r3, #4
 8006d28:	d117      	bne.n	8006d5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00e      	beq.n	8006d5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 fb01 	bl	8007344 <DMA_CheckFifoParam>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d008      	beq.n	8006d5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2240      	movs	r2, #64	@ 0x40
 8006d4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006d56:	2301      	movs	r3, #1
 8006d58:	e016      	b.n	8006d88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fab8 	bl	80072d8 <DMA_CalcBaseAndBitshift>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d70:	223f      	movs	r2, #63	@ 0x3f
 8006d72:	409a      	lsls	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	f010803f 	.word	0xf010803f

08006d94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
 8006da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006daa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d101      	bne.n	8006dba <HAL_DMA_Start_IT+0x26>
 8006db6:	2302      	movs	r3, #2
 8006db8:	e040      	b.n	8006e3c <HAL_DMA_Start_IT+0xa8>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d12f      	bne.n	8006e2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2202      	movs	r2, #2
 8006dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	68b9      	ldr	r1, [r7, #8]
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f000 fa4a 	bl	800727c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dec:	223f      	movs	r2, #63	@ 0x3f
 8006dee:	409a      	lsls	r2, r3
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f042 0216 	orr.w	r2, r2, #22
 8006e02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d007      	beq.n	8006e1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0208 	orr.w	r2, r2, #8
 8006e1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0201 	orr.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]
 8006e2c:	e005      	b.n	8006e3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006e36:	2302      	movs	r3, #2
 8006e38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006e52:	f7ff f87f 	bl	8005f54 <HAL_GetTick>
 8006e56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d008      	beq.n	8006e76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2280      	movs	r2, #128	@ 0x80
 8006e68:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e052      	b.n	8006f1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 0216 	bic.w	r2, r2, #22
 8006e84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	695a      	ldr	r2, [r3, #20]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d103      	bne.n	8006ea6 <HAL_DMA_Abort+0x62>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d007      	beq.n	8006eb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0208 	bic.w	r2, r2, #8
 8006eb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f022 0201 	bic.w	r2, r2, #1
 8006ec4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ec6:	e013      	b.n	8006ef0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ec8:	f7ff f844 	bl	8005f54 <HAL_GetTick>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b05      	cmp	r3, #5
 8006ed4:	d90c      	bls.n	8006ef0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2220      	movs	r2, #32
 8006eda:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2203      	movs	r2, #3
 8006ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e015      	b.n	8006f1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1e4      	bne.n	8006ec8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f02:	223f      	movs	r2, #63	@ 0x3f
 8006f04:	409a      	lsls	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3710      	adds	r7, #16
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d004      	beq.n	8006f42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2280      	movs	r2, #128	@ 0x80
 8006f3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e00c      	b.n	8006f5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2205      	movs	r2, #5
 8006f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0201 	bic.w	r2, r2, #1
 8006f58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f74:	4b8e      	ldr	r3, [pc, #568]	@ (80071b0 <HAL_DMA_IRQHandler+0x248>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a8e      	ldr	r2, [pc, #568]	@ (80071b4 <HAL_DMA_IRQHandler+0x24c>)
 8006f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7e:	0a9b      	lsrs	r3, r3, #10
 8006f80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f92:	2208      	movs	r2, #8
 8006f94:	409a      	lsls	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	4013      	ands	r3, r2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d01a      	beq.n	8006fd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0304 	and.w	r3, r3, #4
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d013      	beq.n	8006fd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0204 	bic.w	r2, r2, #4
 8006fba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fc0:	2208      	movs	r2, #8
 8006fc2:	409a      	lsls	r2, r3
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fcc:	f043 0201 	orr.w	r2, r3, #1
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fd8:	2201      	movs	r2, #1
 8006fda:	409a      	lsls	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	4013      	ands	r3, r2
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d012      	beq.n	800700a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00b      	beq.n	800700a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	409a      	lsls	r2, r3
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007002:	f043 0202 	orr.w	r2, r3, #2
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800700e:	2204      	movs	r2, #4
 8007010:	409a      	lsls	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4013      	ands	r3, r2
 8007016:	2b00      	cmp	r3, #0
 8007018:	d012      	beq.n	8007040 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00b      	beq.n	8007040 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800702c:	2204      	movs	r2, #4
 800702e:	409a      	lsls	r2, r3
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007038:	f043 0204 	orr.w	r2, r3, #4
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007044:	2210      	movs	r2, #16
 8007046:	409a      	lsls	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4013      	ands	r3, r2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d043      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0308 	and.w	r3, r3, #8
 800705a:	2b00      	cmp	r3, #0
 800705c:	d03c      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007062:	2210      	movs	r2, #16
 8007064:	409a      	lsls	r2, r3
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d018      	beq.n	80070aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d108      	bne.n	8007098 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	d024      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	4798      	blx	r3
 8007096:	e01f      	b.n	80070d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800709c:	2b00      	cmp	r3, #0
 800709e:	d01b      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	4798      	blx	r3
 80070a8:	e016      	b.n	80070d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d107      	bne.n	80070c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 0208 	bic.w	r2, r2, #8
 80070c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070dc:	2220      	movs	r2, #32
 80070de:	409a      	lsls	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4013      	ands	r3, r2
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 808f 	beq.w	8007208 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0310 	and.w	r3, r3, #16
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8087 	beq.w	8007208 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070fe:	2220      	movs	r2, #32
 8007100:	409a      	lsls	r2, r3
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b05      	cmp	r3, #5
 8007110:	d136      	bne.n	8007180 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f022 0216 	bic.w	r2, r2, #22
 8007120:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695a      	ldr	r2, [r3, #20]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007130:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007136:	2b00      	cmp	r3, #0
 8007138:	d103      	bne.n	8007142 <HAL_DMA_IRQHandler+0x1da>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800713e:	2b00      	cmp	r3, #0
 8007140:	d007      	beq.n	8007152 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 0208 	bic.w	r2, r2, #8
 8007150:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007156:	223f      	movs	r2, #63	@ 0x3f
 8007158:	409a      	lsls	r2, r3
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007172:	2b00      	cmp	r3, #0
 8007174:	d07e      	beq.n	8007274 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	4798      	blx	r3
        }
        return;
 800717e:	e079      	b.n	8007274 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d01d      	beq.n	80071ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10d      	bne.n	80071b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d031      	beq.n	8007208 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	4798      	blx	r3
 80071ac:	e02c      	b.n	8007208 <HAL_DMA_IRQHandler+0x2a0>
 80071ae:	bf00      	nop
 80071b0:	20000008 	.word	0x20000008
 80071b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d023      	beq.n	8007208 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	4798      	blx	r3
 80071c8:	e01e      	b.n	8007208 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10f      	bne.n	80071f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f022 0210 	bic.w	r2, r2, #16
 80071e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d003      	beq.n	8007208 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800720c:	2b00      	cmp	r3, #0
 800720e:	d032      	beq.n	8007276 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007214:	f003 0301 	and.w	r3, r3, #1
 8007218:	2b00      	cmp	r3, #0
 800721a:	d022      	beq.n	8007262 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2205      	movs	r2, #5
 8007220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f022 0201 	bic.w	r2, r2, #1
 8007232:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	3301      	adds	r3, #1
 8007238:	60bb      	str	r3, [r7, #8]
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	429a      	cmp	r2, r3
 800723e:	d307      	bcc.n	8007250 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 0301 	and.w	r3, r3, #1
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1f2      	bne.n	8007234 <HAL_DMA_IRQHandler+0x2cc>
 800724e:	e000      	b.n	8007252 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007250:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d005      	beq.n	8007276 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	4798      	blx	r3
 8007272:	e000      	b.n	8007276 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007274:	bf00      	nop
    }
  }
}
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007298:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	2b40      	cmp	r3, #64	@ 0x40
 80072a8:	d108      	bne.n	80072bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80072ba:	e007      	b.n	80072cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	60da      	str	r2, [r3, #12]
}
 80072cc:	bf00      	nop
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	3b10      	subs	r3, #16
 80072e8:	4a14      	ldr	r2, [pc, #80]	@ (800733c <DMA_CalcBaseAndBitshift+0x64>)
 80072ea:	fba2 2303 	umull	r2, r3, r2, r3
 80072ee:	091b      	lsrs	r3, r3, #4
 80072f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80072f2:	4a13      	ldr	r2, [pc, #76]	@ (8007340 <DMA_CalcBaseAndBitshift+0x68>)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	461a      	mov	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2b03      	cmp	r3, #3
 8007304:	d909      	bls.n	800731a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800730e:	f023 0303 	bic.w	r3, r3, #3
 8007312:	1d1a      	adds	r2, r3, #4
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	659a      	str	r2, [r3, #88]	@ 0x58
 8007318:	e007      	b.n	800732a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007322:	f023 0303 	bic.w	r3, r3, #3
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800732e:	4618      	mov	r0, r3
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	aaaaaaab 	.word	0xaaaaaaab
 8007340:	08013c10 	.word	0x08013c10

08007344 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800734c:	2300      	movs	r3, #0
 800734e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007354:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d11f      	bne.n	800739e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2b03      	cmp	r3, #3
 8007362:	d856      	bhi.n	8007412 <DMA_CheckFifoParam+0xce>
 8007364:	a201      	add	r2, pc, #4	@ (adr r2, 800736c <DMA_CheckFifoParam+0x28>)
 8007366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800736a:	bf00      	nop
 800736c:	0800737d 	.word	0x0800737d
 8007370:	0800738f 	.word	0x0800738f
 8007374:	0800737d 	.word	0x0800737d
 8007378:	08007413 	.word	0x08007413
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007380:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d046      	beq.n	8007416 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800738c:	e043      	b.n	8007416 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007392:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007396:	d140      	bne.n	800741a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800739c:	e03d      	b.n	800741a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073a6:	d121      	bne.n	80073ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d837      	bhi.n	800741e <DMA_CheckFifoParam+0xda>
 80073ae:	a201      	add	r2, pc, #4	@ (adr r2, 80073b4 <DMA_CheckFifoParam+0x70>)
 80073b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b4:	080073c5 	.word	0x080073c5
 80073b8:	080073cb 	.word	0x080073cb
 80073bc:	080073c5 	.word	0x080073c5
 80073c0:	080073dd 	.word	0x080073dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	73fb      	strb	r3, [r7, #15]
      break;
 80073c8:	e030      	b.n	800742c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d025      	beq.n	8007422 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073da:	e022      	b.n	8007422 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80073e4:	d11f      	bne.n	8007426 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80073ea:	e01c      	b.n	8007426 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d903      	bls.n	80073fa <DMA_CheckFifoParam+0xb6>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	2b03      	cmp	r3, #3
 80073f6:	d003      	beq.n	8007400 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80073f8:	e018      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
      break;
 80073fe:	e015      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007404:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00e      	beq.n	800742a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	73fb      	strb	r3, [r7, #15]
      break;
 8007410:	e00b      	b.n	800742a <DMA_CheckFifoParam+0xe6>
      break;
 8007412:	bf00      	nop
 8007414:	e00a      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;
 8007416:	bf00      	nop
 8007418:	e008      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;
 800741a:	bf00      	nop
 800741c:	e006      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;
 800741e:	bf00      	nop
 8007420:	e004      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;
 8007422:	bf00      	nop
 8007424:	e002      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;   
 8007426:	bf00      	nop
 8007428:	e000      	b.n	800742c <DMA_CheckFifoParam+0xe8>
      break;
 800742a:	bf00      	nop
    }
  } 
  
  return status; 
 800742c:	7bfb      	ldrb	r3, [r7, #15]
}
 800742e:	4618      	mov	r0, r3
 8007430:	3714      	adds	r7, #20
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop

0800743c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800743c:	b480      	push	{r7}
 800743e:	b089      	sub	sp, #36	@ 0x24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007446:	2300      	movs	r3, #0
 8007448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800744a:	2300      	movs	r3, #0
 800744c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800744e:	2300      	movs	r3, #0
 8007450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007452:	2300      	movs	r3, #0
 8007454:	61fb      	str	r3, [r7, #28]
 8007456:	e16b      	b.n	8007730 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007458:	2201      	movs	r2, #1
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	fa02 f303 	lsl.w	r3, r2, r3
 8007460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	697a      	ldr	r2, [r7, #20]
 8007468:	4013      	ands	r3, r2
 800746a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	429a      	cmp	r2, r3
 8007472:	f040 815a 	bne.w	800772a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f003 0303 	and.w	r3, r3, #3
 800747e:	2b01      	cmp	r3, #1
 8007480:	d005      	beq.n	800748e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800748a:	2b02      	cmp	r3, #2
 800748c:	d130      	bne.n	80074f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	005b      	lsls	r3, r3, #1
 8007498:	2203      	movs	r2, #3
 800749a:	fa02 f303 	lsl.w	r3, r2, r3
 800749e:	43db      	mvns	r3, r3
 80074a0:	69ba      	ldr	r2, [r7, #24]
 80074a2:	4013      	ands	r3, r2
 80074a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	005b      	lsls	r3, r3, #1
 80074ae:	fa02 f303 	lsl.w	r3, r2, r3
 80074b2:	69ba      	ldr	r2, [r7, #24]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80074c4:	2201      	movs	r2, #1
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	fa02 f303 	lsl.w	r3, r2, r3
 80074cc:	43db      	mvns	r3, r3
 80074ce:	69ba      	ldr	r2, [r7, #24]
 80074d0:	4013      	ands	r3, r2
 80074d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	091b      	lsrs	r3, r3, #4
 80074da:	f003 0201 	and.w	r2, r3, #1
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	fa02 f303 	lsl.w	r3, r2, r3
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69ba      	ldr	r2, [r7, #24]
 80074ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f003 0303 	and.w	r3, r3, #3
 80074f8:	2b03      	cmp	r3, #3
 80074fa:	d017      	beq.n	800752c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	005b      	lsls	r3, r3, #1
 8007506:	2203      	movs	r2, #3
 8007508:	fa02 f303 	lsl.w	r3, r2, r3
 800750c:	43db      	mvns	r3, r3
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	4013      	ands	r3, r2
 8007512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689a      	ldr	r2, [r3, #8]
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	005b      	lsls	r3, r3, #1
 800751c:	fa02 f303 	lsl.w	r3, r2, r3
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	4313      	orrs	r3, r2
 8007524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	2b02      	cmp	r3, #2
 8007536:	d123      	bne.n	8007580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	08da      	lsrs	r2, r3, #3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	3208      	adds	r2, #8
 8007540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	f003 0307 	and.w	r3, r3, #7
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	220f      	movs	r2, #15
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	43db      	mvns	r3, r3
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	4013      	ands	r3, r2
 800755a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	691a      	ldr	r2, [r3, #16]
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	fa02 f303 	lsl.w	r3, r2, r3
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	4313      	orrs	r3, r2
 8007570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	08da      	lsrs	r2, r3, #3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	3208      	adds	r2, #8
 800757a:	69b9      	ldr	r1, [r7, #24]
 800757c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	2203      	movs	r2, #3
 800758c:	fa02 f303 	lsl.w	r3, r2, r3
 8007590:	43db      	mvns	r3, r3
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	4013      	ands	r3, r2
 8007596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	f003 0203 	and.w	r2, r3, #3
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	005b      	lsls	r3, r3, #1
 80075a4:	fa02 f303 	lsl.w	r3, r2, r3
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	69ba      	ldr	r2, [r7, #24]
 80075b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 80b4 	beq.w	800772a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075c2:	2300      	movs	r3, #0
 80075c4:	60fb      	str	r3, [r7, #12]
 80075c6:	4b60      	ldr	r3, [pc, #384]	@ (8007748 <HAL_GPIO_Init+0x30c>)
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	4a5f      	ldr	r2, [pc, #380]	@ (8007748 <HAL_GPIO_Init+0x30c>)
 80075cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80075d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80075d2:	4b5d      	ldr	r3, [pc, #372]	@ (8007748 <HAL_GPIO_Init+0x30c>)
 80075d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075de:	4a5b      	ldr	r2, [pc, #364]	@ (800774c <HAL_GPIO_Init+0x310>)
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	089b      	lsrs	r3, r3, #2
 80075e4:	3302      	adds	r3, #2
 80075e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80075ec:	69fb      	ldr	r3, [r7, #28]
 80075ee:	f003 0303 	and.w	r3, r3, #3
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	220f      	movs	r2, #15
 80075f6:	fa02 f303 	lsl.w	r3, r2, r3
 80075fa:	43db      	mvns	r3, r3
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	4013      	ands	r3, r2
 8007600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a52      	ldr	r2, [pc, #328]	@ (8007750 <HAL_GPIO_Init+0x314>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d02b      	beq.n	8007662 <HAL_GPIO_Init+0x226>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a51      	ldr	r2, [pc, #324]	@ (8007754 <HAL_GPIO_Init+0x318>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d025      	beq.n	800765e <HAL_GPIO_Init+0x222>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a50      	ldr	r2, [pc, #320]	@ (8007758 <HAL_GPIO_Init+0x31c>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d01f      	beq.n	800765a <HAL_GPIO_Init+0x21e>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a4f      	ldr	r2, [pc, #316]	@ (800775c <HAL_GPIO_Init+0x320>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d019      	beq.n	8007656 <HAL_GPIO_Init+0x21a>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a4e      	ldr	r2, [pc, #312]	@ (8007760 <HAL_GPIO_Init+0x324>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d013      	beq.n	8007652 <HAL_GPIO_Init+0x216>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a4d      	ldr	r2, [pc, #308]	@ (8007764 <HAL_GPIO_Init+0x328>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d00d      	beq.n	800764e <HAL_GPIO_Init+0x212>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a4c      	ldr	r2, [pc, #304]	@ (8007768 <HAL_GPIO_Init+0x32c>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d007      	beq.n	800764a <HAL_GPIO_Init+0x20e>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a4b      	ldr	r2, [pc, #300]	@ (800776c <HAL_GPIO_Init+0x330>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d101      	bne.n	8007646 <HAL_GPIO_Init+0x20a>
 8007642:	2307      	movs	r3, #7
 8007644:	e00e      	b.n	8007664 <HAL_GPIO_Init+0x228>
 8007646:	2308      	movs	r3, #8
 8007648:	e00c      	b.n	8007664 <HAL_GPIO_Init+0x228>
 800764a:	2306      	movs	r3, #6
 800764c:	e00a      	b.n	8007664 <HAL_GPIO_Init+0x228>
 800764e:	2305      	movs	r3, #5
 8007650:	e008      	b.n	8007664 <HAL_GPIO_Init+0x228>
 8007652:	2304      	movs	r3, #4
 8007654:	e006      	b.n	8007664 <HAL_GPIO_Init+0x228>
 8007656:	2303      	movs	r3, #3
 8007658:	e004      	b.n	8007664 <HAL_GPIO_Init+0x228>
 800765a:	2302      	movs	r3, #2
 800765c:	e002      	b.n	8007664 <HAL_GPIO_Init+0x228>
 800765e:	2301      	movs	r3, #1
 8007660:	e000      	b.n	8007664 <HAL_GPIO_Init+0x228>
 8007662:	2300      	movs	r3, #0
 8007664:	69fa      	ldr	r2, [r7, #28]
 8007666:	f002 0203 	and.w	r2, r2, #3
 800766a:	0092      	lsls	r2, r2, #2
 800766c:	4093      	lsls	r3, r2
 800766e:	69ba      	ldr	r2, [r7, #24]
 8007670:	4313      	orrs	r3, r2
 8007672:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007674:	4935      	ldr	r1, [pc, #212]	@ (800774c <HAL_GPIO_Init+0x310>)
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	089b      	lsrs	r3, r3, #2
 800767a:	3302      	adds	r3, #2
 800767c:	69ba      	ldr	r2, [r7, #24]
 800767e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007682:	4b3b      	ldr	r3, [pc, #236]	@ (8007770 <HAL_GPIO_Init+0x334>)
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	43db      	mvns	r3, r3
 800768c:	69ba      	ldr	r2, [r7, #24]
 800768e:	4013      	ands	r3, r2
 8007690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80076a6:	4a32      	ldr	r2, [pc, #200]	@ (8007770 <HAL_GPIO_Init+0x334>)
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80076ac:	4b30      	ldr	r3, [pc, #192]	@ (8007770 <HAL_GPIO_Init+0x334>)
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	43db      	mvns	r3, r3
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	4013      	ands	r3, r2
 80076ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d003      	beq.n	80076d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80076d0:	4a27      	ldr	r2, [pc, #156]	@ (8007770 <HAL_GPIO_Init+0x334>)
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80076d6:	4b26      	ldr	r3, [pc, #152]	@ (8007770 <HAL_GPIO_Init+0x334>)
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	43db      	mvns	r3, r3
 80076e0:	69ba      	ldr	r2, [r7, #24]
 80076e2:	4013      	ands	r3, r2
 80076e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d003      	beq.n	80076fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80076f2:	69ba      	ldr	r2, [r7, #24]
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80076fa:	4a1d      	ldr	r2, [pc, #116]	@ (8007770 <HAL_GPIO_Init+0x334>)
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007700:	4b1b      	ldr	r3, [pc, #108]	@ (8007770 <HAL_GPIO_Init+0x334>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	43db      	mvns	r3, r3
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	4013      	ands	r3, r2
 800770e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800771c:	69ba      	ldr	r2, [r7, #24]
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	4313      	orrs	r3, r2
 8007722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007724:	4a12      	ldr	r2, [pc, #72]	@ (8007770 <HAL_GPIO_Init+0x334>)
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	3301      	adds	r3, #1
 800772e:	61fb      	str	r3, [r7, #28]
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	2b0f      	cmp	r3, #15
 8007734:	f67f ae90 	bls.w	8007458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007738:	bf00      	nop
 800773a:	bf00      	nop
 800773c:	3724      	adds	r7, #36	@ 0x24
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	40023800 	.word	0x40023800
 800774c:	40013800 	.word	0x40013800
 8007750:	40020000 	.word	0x40020000
 8007754:	40020400 	.word	0x40020400
 8007758:	40020800 	.word	0x40020800
 800775c:	40020c00 	.word	0x40020c00
 8007760:	40021000 	.word	0x40021000
 8007764:	40021400 	.word	0x40021400
 8007768:	40021800 	.word	0x40021800
 800776c:	40021c00 	.word	0x40021c00
 8007770:	40013c00 	.word	0x40013c00

08007774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	807b      	strh	r3, [r7, #2]
 8007780:	4613      	mov	r3, r2
 8007782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007784:	787b      	ldrb	r3, [r7, #1]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800778a:	887a      	ldrh	r2, [r7, #2]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007790:	e003      	b.n	800779a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007792:	887b      	ldrh	r3, [r7, #2]
 8007794:	041a      	lsls	r2, r3, #16
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	619a      	str	r2, [r3, #24]
}
 800779a:	bf00      	nop
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af02      	add	r7, sp, #8
 80077ac:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e101      	b.n	80079bc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d106      	bne.n	80077d8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f008 ff74 	bl	80106c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2203      	movs	r2, #3
 80077dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077e6:	d102      	bne.n	80077ee <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4618      	mov	r0, r3
 80077f4:	f005 fad3 	bl	800cd9e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6818      	ldr	r0, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	7c1a      	ldrb	r2, [r3, #16]
 8007800:	f88d 2000 	strb.w	r2, [sp]
 8007804:	3304      	adds	r3, #4
 8007806:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007808:	f005 f9b2 	bl	800cb70 <USB_CoreInit>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2202      	movs	r2, #2
 8007816:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e0ce      	b.n	80079bc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2100      	movs	r1, #0
 8007824:	4618      	mov	r0, r3
 8007826:	f005 facb 	bl	800cdc0 <USB_SetCurrentMode>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d005      	beq.n	800783c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2202      	movs	r2, #2
 8007834:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e0bf      	b.n	80079bc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800783c:	2300      	movs	r3, #0
 800783e:	73fb      	strb	r3, [r7, #15]
 8007840:	e04a      	b.n	80078d8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007842:	7bfa      	ldrb	r2, [r7, #15]
 8007844:	6879      	ldr	r1, [r7, #4]
 8007846:	4613      	mov	r3, r2
 8007848:	00db      	lsls	r3, r3, #3
 800784a:	4413      	add	r3, r2
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	440b      	add	r3, r1
 8007850:	3315      	adds	r3, #21
 8007852:	2201      	movs	r2, #1
 8007854:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007856:	7bfa      	ldrb	r2, [r7, #15]
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	3314      	adds	r3, #20
 8007866:	7bfa      	ldrb	r2, [r7, #15]
 8007868:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800786a:	7bfa      	ldrb	r2, [r7, #15]
 800786c:	7bfb      	ldrb	r3, [r7, #15]
 800786e:	b298      	uxth	r0, r3
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	4613      	mov	r3, r2
 8007874:	00db      	lsls	r3, r3, #3
 8007876:	4413      	add	r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	440b      	add	r3, r1
 800787c:	332e      	adds	r3, #46	@ 0x2e
 800787e:	4602      	mov	r2, r0
 8007880:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007882:	7bfa      	ldrb	r2, [r7, #15]
 8007884:	6879      	ldr	r1, [r7, #4]
 8007886:	4613      	mov	r3, r2
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	440b      	add	r3, r1
 8007890:	3318      	adds	r3, #24
 8007892:	2200      	movs	r2, #0
 8007894:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007896:	7bfa      	ldrb	r2, [r7, #15]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	4613      	mov	r3, r2
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	440b      	add	r3, r1
 80078a4:	331c      	adds	r3, #28
 80078a6:	2200      	movs	r2, #0
 80078a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80078aa:	7bfa      	ldrb	r2, [r7, #15]
 80078ac:	6879      	ldr	r1, [r7, #4]
 80078ae:	4613      	mov	r3, r2
 80078b0:	00db      	lsls	r3, r3, #3
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	440b      	add	r3, r1
 80078b8:	3320      	adds	r3, #32
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80078be:	7bfa      	ldrb	r2, [r7, #15]
 80078c0:	6879      	ldr	r1, [r7, #4]
 80078c2:	4613      	mov	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	4413      	add	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	440b      	add	r3, r1
 80078cc:	3324      	adds	r3, #36	@ 0x24
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078d2:	7bfb      	ldrb	r3, [r7, #15]
 80078d4:	3301      	adds	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	791b      	ldrb	r3, [r3, #4]
 80078dc:	7bfa      	ldrb	r2, [r7, #15]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d3af      	bcc.n	8007842 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078e2:	2300      	movs	r3, #0
 80078e4:	73fb      	strb	r3, [r7, #15]
 80078e6:	e044      	b.n	8007972 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80078e8:	7bfa      	ldrb	r2, [r7, #15]
 80078ea:	6879      	ldr	r1, [r7, #4]
 80078ec:	4613      	mov	r3, r2
 80078ee:	00db      	lsls	r3, r3, #3
 80078f0:	4413      	add	r3, r2
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	440b      	add	r3, r1
 80078f6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80078fa:	2200      	movs	r2, #0
 80078fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80078fe:	7bfa      	ldrb	r2, [r7, #15]
 8007900:	6879      	ldr	r1, [r7, #4]
 8007902:	4613      	mov	r3, r2
 8007904:	00db      	lsls	r3, r3, #3
 8007906:	4413      	add	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	440b      	add	r3, r1
 800790c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007910:	7bfa      	ldrb	r2, [r7, #15]
 8007912:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007914:	7bfa      	ldrb	r2, [r7, #15]
 8007916:	6879      	ldr	r1, [r7, #4]
 8007918:	4613      	mov	r3, r2
 800791a:	00db      	lsls	r3, r3, #3
 800791c:	4413      	add	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	440b      	add	r3, r1
 8007922:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007926:	2200      	movs	r2, #0
 8007928:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800792a:	7bfa      	ldrb	r2, [r7, #15]
 800792c:	6879      	ldr	r1, [r7, #4]
 800792e:	4613      	mov	r3, r2
 8007930:	00db      	lsls	r3, r3, #3
 8007932:	4413      	add	r3, r2
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	440b      	add	r3, r1
 8007938:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800793c:	2200      	movs	r2, #0
 800793e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007940:	7bfa      	ldrb	r2, [r7, #15]
 8007942:	6879      	ldr	r1, [r7, #4]
 8007944:	4613      	mov	r3, r2
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	4413      	add	r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	440b      	add	r3, r1
 800794e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007952:	2200      	movs	r2, #0
 8007954:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007956:	7bfa      	ldrb	r2, [r7, #15]
 8007958:	6879      	ldr	r1, [r7, #4]
 800795a:	4613      	mov	r3, r2
 800795c:	00db      	lsls	r3, r3, #3
 800795e:	4413      	add	r3, r2
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	440b      	add	r3, r1
 8007964:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007968:	2200      	movs	r2, #0
 800796a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800796c:	7bfb      	ldrb	r3, [r7, #15]
 800796e:	3301      	adds	r3, #1
 8007970:	73fb      	strb	r3, [r7, #15]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	791b      	ldrb	r3, [r3, #4]
 8007976:	7bfa      	ldrb	r2, [r7, #15]
 8007978:	429a      	cmp	r2, r3
 800797a:	d3b5      	bcc.n	80078e8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6818      	ldr	r0, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	7c1a      	ldrb	r2, [r3, #16]
 8007984:	f88d 2000 	strb.w	r2, [sp]
 8007988:	3304      	adds	r3, #4
 800798a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800798c:	f005 fa64 	bl	800ce58 <USB_DevInit>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2202      	movs	r2, #2
 800799a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e00c      	b.n	80079bc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4618      	mov	r0, r3
 80079b6:	f006 faae 	bl	800df16 <USB_DevDisconnect>

  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3710      	adds	r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d101      	bne.n	80079e0 <HAL_PCD_Start+0x1c>
 80079dc:	2302      	movs	r3, #2
 80079de:	e022      	b.n	8007a26 <HAL_PCD_Start+0x62>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d009      	beq.n	8007a08 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d105      	bne.n	8007a08 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f005 f9b5 	bl	800cd7c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f006 fa5c 	bl	800ded4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007a2e:	b590      	push	{r4, r7, lr}
 8007a30:	b08d      	sub	sp, #52	@ 0x34
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3c:	6a3b      	ldr	r3, [r7, #32]
 8007a3e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4618      	mov	r0, r3
 8007a46:	f006 fb1a 	bl	800e07e <USB_GetMode>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f040 848c 	bne.w	800836a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f006 fa7e 	bl	800df58 <USB_ReadInterrupts>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 8482 	beq.w	8008368 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007a64:	69fb      	ldr	r3, [r7, #28]
 8007a66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	0a1b      	lsrs	r3, r3, #8
 8007a6e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f006 fa6b 	bl	800df58 <USB_ReadInterrupts>
 8007a82:	4603      	mov	r3, r0
 8007a84:	f003 0302 	and.w	r3, r3, #2
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d107      	bne.n	8007a9c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	695a      	ldr	r2, [r3, #20]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f002 0202 	and.w	r2, r2, #2
 8007a9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f006 fa59 	bl	800df58 <USB_ReadInterrupts>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	f003 0310 	and.w	r3, r3, #16
 8007aac:	2b10      	cmp	r3, #16
 8007aae:	d161      	bne.n	8007b74 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	699a      	ldr	r2, [r3, #24]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0210 	bic.w	r2, r2, #16
 8007abe:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007ac0:	6a3b      	ldr	r3, [r7, #32]
 8007ac2:	6a1b      	ldr	r3, [r3, #32]
 8007ac4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	f003 020f 	and.w	r2, r3, #15
 8007acc:	4613      	mov	r3, r2
 8007ace:	00db      	lsls	r3, r3, #3
 8007ad0:	4413      	add	r3, r2
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	4413      	add	r3, r2
 8007adc:	3304      	adds	r3, #4
 8007ade:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007aea:	d124      	bne.n	8007b36 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007af2:	4013      	ands	r3, r2
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d035      	beq.n	8007b64 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	091b      	lsrs	r3, r3, #4
 8007b00:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6a38      	ldr	r0, [r7, #32]
 8007b0c:	f006 f890 	bl	800dc30 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	68da      	ldr	r2, [r3, #12]
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	091b      	lsrs	r3, r3, #4
 8007b18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b1c:	441a      	add	r2, r3
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	695a      	ldr	r2, [r3, #20]
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	091b      	lsrs	r3, r3, #4
 8007b2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b2e:	441a      	add	r2, r3
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	615a      	str	r2, [r3, #20]
 8007b34:	e016      	b.n	8007b64 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007b3c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007b40:	d110      	bne.n	8007b64 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b48:	2208      	movs	r2, #8
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6a38      	ldr	r0, [r7, #32]
 8007b4e:	f006 f86f 	bl	800dc30 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	695a      	ldr	r2, [r3, #20]
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	091b      	lsrs	r3, r3, #4
 8007b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b5e:	441a      	add	r2, r3
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	699a      	ldr	r2, [r3, #24]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f042 0210 	orr.w	r2, r2, #16
 8007b72:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f006 f9ed 	bl	800df58 <USB_ReadInterrupts>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b88:	f040 80a7 	bne.w	8007cda <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f006 f9f2 	bl	800df7e <USB_ReadDevAllOutEpInterrupt>
 8007b9a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8007b9c:	e099      	b.n	8007cd2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 808e 	beq.w	8007cc6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb0:	b2d2      	uxtb	r2, r2
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f006 fa16 	bl	800dfe6 <USB_ReadDevOutEPInterrupt>
 8007bba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00c      	beq.n	8007be0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc8:	015a      	lsls	r2, r3, #5
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	4413      	add	r3, r2
 8007bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007bd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fea4 	bl	8008928 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	f003 0308 	and.w	r3, r3, #8
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00c      	beq.n	8007c04 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bec:	015a      	lsls	r2, r3, #5
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	4413      	add	r3, r2
 8007bf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	2308      	movs	r3, #8
 8007bfa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007bfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 ff7a 	bl	8008af8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f003 0310 	and.w	r3, r3, #16
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d008      	beq.n	8007c20 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c10:	015a      	lsls	r2, r3, #5
 8007c12:	69fb      	ldr	r3, [r7, #28]
 8007c14:	4413      	add	r3, r2
 8007c16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	2310      	movs	r3, #16
 8007c1e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d030      	beq.n	8007c8c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007c2a:	6a3b      	ldr	r3, [r7, #32]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c32:	2b80      	cmp	r3, #128	@ 0x80
 8007c34:	d109      	bne.n	8007c4a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	69fa      	ldr	r2, [r7, #28]
 8007c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007c48:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8007c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	00db      	lsls	r3, r3, #3
 8007c50:	4413      	add	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	78db      	ldrb	r3, [r3, #3]
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d108      	bne.n	8007c7a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	4619      	mov	r1, r3
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f008 fe29 	bl	80108cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7c:	015a      	lsls	r2, r3, #5
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	4413      	add	r3, r2
 8007c82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c86:	461a      	mov	r2, r3
 8007c88:	2302      	movs	r3, #2
 8007c8a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f003 0320 	and.w	r3, r3, #32
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d008      	beq.n	8007ca8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c98:	015a      	lsls	r2, r3, #5
 8007c9a:	69fb      	ldr	r3, [r7, #28]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	2320      	movs	r3, #32
 8007ca6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d009      	beq.n	8007cc6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb4:	015a      	lsls	r2, r3, #5
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	4413      	add	r3, r2
 8007cba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007cc4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc8:	3301      	adds	r3, #1
 8007cca:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cce:	085b      	lsrs	r3, r3, #1
 8007cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f47f af62 	bne.w	8007b9e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f006 f93a 	bl	800df58 <USB_ReadInterrupts>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007cee:	f040 80db 	bne.w	8007ea8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f006 f95b 	bl	800dfb2 <USB_ReadDevAllInEpInterrupt>
 8007cfc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007d02:	e0cd      	b.n	8007ea0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	f000 80c2 	beq.w	8007e94 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d16:	b2d2      	uxtb	r2, r2
 8007d18:	4611      	mov	r1, r2
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f006 f981 	bl	800e022 <USB_ReadDevInEPInterrupt>
 8007d20:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f003 0301 	and.w	r3, r3, #1
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d057      	beq.n	8007ddc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	f003 030f 	and.w	r3, r3, #15
 8007d32:	2201      	movs	r2, #1
 8007d34:	fa02 f303 	lsl.w	r3, r2, r3
 8007d38:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	43db      	mvns	r3, r3
 8007d46:	69f9      	ldr	r1, [r7, #28]
 8007d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	2301      	movs	r3, #1
 8007d60:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	799b      	ldrb	r3, [r3, #6]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d132      	bne.n	8007dd0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007d6a:	6879      	ldr	r1, [r7, #4]
 8007d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d6e:	4613      	mov	r3, r2
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	4413      	add	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	440b      	add	r3, r1
 8007d78:	3320      	adds	r3, #32
 8007d7a:	6819      	ldr	r1, [r3, #0]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d80:	4613      	mov	r3, r2
 8007d82:	00db      	lsls	r3, r3, #3
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4403      	add	r3, r0
 8007d8a:	331c      	adds	r3, #28
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4419      	add	r1, r3
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d94:	4613      	mov	r3, r2
 8007d96:	00db      	lsls	r3, r3, #3
 8007d98:	4413      	add	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4403      	add	r3, r0
 8007d9e:	3320      	adds	r3, #32
 8007da0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d113      	bne.n	8007dd0 <HAL_PCD_IRQHandler+0x3a2>
 8007da8:	6879      	ldr	r1, [r7, #4]
 8007daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dac:	4613      	mov	r3, r2
 8007dae:	00db      	lsls	r3, r3, #3
 8007db0:	4413      	add	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	440b      	add	r3, r1
 8007db6:	3324      	adds	r3, #36	@ 0x24
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d108      	bne.n	8007dd0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6818      	ldr	r0, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007dc8:	461a      	mov	r2, r3
 8007dca:	2101      	movs	r1, #1
 8007dcc:	f006 f988 	bl	800e0e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f008 fcf3 	bl	80107c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	f003 0308 	and.w	r3, r3, #8
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d008      	beq.n	8007df8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007df2:	461a      	mov	r2, r3
 8007df4:	2308      	movs	r3, #8
 8007df6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	f003 0310 	and.w	r3, r3, #16
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d008      	beq.n	8007e14 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e04:	015a      	lsls	r2, r3, #5
 8007e06:	69fb      	ldr	r3, [r7, #28]
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e0e:	461a      	mov	r2, r3
 8007e10:	2310      	movs	r3, #16
 8007e12:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d008      	beq.n	8007e30 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	015a      	lsls	r2, r3, #5
 8007e22:	69fb      	ldr	r3, [r7, #28]
 8007e24:	4413      	add	r3, r2
 8007e26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	2340      	movs	r3, #64	@ 0x40
 8007e2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d023      	beq.n	8007e82 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007e3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e3c:	6a38      	ldr	r0, [r7, #32]
 8007e3e:	f005 f96f 	bl	800d120 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e44:	4613      	mov	r3, r2
 8007e46:	00db      	lsls	r3, r3, #3
 8007e48:	4413      	add	r3, r2
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	3310      	adds	r3, #16
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	4413      	add	r3, r2
 8007e52:	3304      	adds	r3, #4
 8007e54:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	78db      	ldrb	r3, [r3, #3]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d108      	bne.n	8007e70 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2200      	movs	r2, #0
 8007e62:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f008 fd40 	bl	80108f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e72:	015a      	lsls	r2, r3, #5
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	4413      	add	r3, r2
 8007e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	2302      	movs	r3, #2
 8007e80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d003      	beq.n	8007e94 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007e8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fcbd 	bl	800880e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e96:	3301      	adds	r3, #1
 8007e98:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9c:	085b      	lsrs	r3, r3, #1
 8007e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f47f af2e 	bne.w	8007d04 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f006 f853 	bl	800df58 <USB_ReadInterrupts>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ebc:	d122      	bne.n	8007f04 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ecc:	f023 0301 	bic.w	r3, r3, #1
 8007ed0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d108      	bne.n	8007eee <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fea4 	bl	8008c34 <HAL_PCDEx_LPM_Callback>
 8007eec:	e002      	b.n	8007ef4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f008 fcde 	bl	80108b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	695a      	ldr	r2, [r3, #20]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007f02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f006 f825 	bl	800df58 <USB_ReadInterrupts>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f18:	d112      	bne.n	8007f40 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d102      	bne.n	8007f30 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f008 fc9a 	bl	8010864 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	695a      	ldr	r2, [r3, #20]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007f3e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4618      	mov	r0, r3
 8007f46:	f006 f807 	bl	800df58 <USB_ReadInterrupts>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f54:	f040 80b7 	bne.w	80080c6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f66:	f023 0301 	bic.w	r3, r3, #1
 8007f6a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2110      	movs	r1, #16
 8007f72:	4618      	mov	r0, r3
 8007f74:	f005 f8d4 	bl	800d120 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f78:	2300      	movs	r3, #0
 8007f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f7c:	e046      	b.n	800800c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f80:	015a      	lsls	r2, r3, #5
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	4413      	add	r3, r2
 8007f86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f90:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	69fa      	ldr	r2, [r7, #28]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007fb0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb4:	015a      	lsls	r2, r3, #5
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	4413      	add	r3, r2
 8007fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fc4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fd6:	0151      	lsls	r1, r2, #5
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	440a      	add	r2, r1
 8007fdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fe0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007fe4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ff6:	0151      	lsls	r1, r2, #5
 8007ff8:	69fa      	ldr	r2, [r7, #28]
 8007ffa:	440a      	add	r2, r1
 8007ffc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008000:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008004:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008008:	3301      	adds	r3, #1
 800800a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	791b      	ldrb	r3, [r3, #4]
 8008010:	461a      	mov	r2, r3
 8008012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008014:	4293      	cmp	r3, r2
 8008016:	d3b2      	bcc.n	8007f7e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800801e:	69db      	ldr	r3, [r3, #28]
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008026:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800802a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	7bdb      	ldrb	r3, [r3, #15]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d016      	beq.n	8008062 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800803a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800803e:	69fa      	ldr	r2, [r7, #28]
 8008040:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008044:	f043 030b 	orr.w	r3, r3, #11
 8008048:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008054:	69fa      	ldr	r2, [r7, #28]
 8008056:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800805a:	f043 030b 	orr.w	r3, r3, #11
 800805e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008060:	e015      	b.n	800808e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	69fa      	ldr	r2, [r7, #28]
 800806c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008070:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008074:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8008078:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008088:	f043 030b 	orr.w	r3, r3, #11
 800808c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	69fa      	ldr	r2, [r7, #28]
 8008098:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800809c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80080a0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6818      	ldr	r0, [r3, #0]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80080b0:	461a      	mov	r2, r3
 80080b2:	f006 f815 	bl	800e0e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	695a      	ldr	r2, [r3, #20]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80080c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f005 ff44 	bl	800df58 <USB_ReadInterrupts>
 80080d0:	4603      	mov	r3, r0
 80080d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080da:	d123      	bne.n	8008124 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4618      	mov	r0, r3
 80080e2:	f005 ffda 	bl	800e09a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f005 f891 	bl	800d212 <USB_GetDevSpeed>
 80080f0:	4603      	mov	r3, r0
 80080f2:	461a      	mov	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681c      	ldr	r4, [r3, #0]
 80080fc:	f001 fa0a 	bl	8009514 <HAL_RCC_GetHCLKFreq>
 8008100:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008106:	461a      	mov	r2, r3
 8008108:	4620      	mov	r0, r4
 800810a:	f004 fd95 	bl	800cc38 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f008 fb7f 	bl	8010812 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	695a      	ldr	r2, [r3, #20]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8008122:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4618      	mov	r0, r3
 800812a:	f005 ff15 	bl	800df58 <USB_ReadInterrupts>
 800812e:	4603      	mov	r3, r0
 8008130:	f003 0308 	and.w	r3, r3, #8
 8008134:	2b08      	cmp	r3, #8
 8008136:	d10a      	bne.n	800814e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f008 fb5c 	bl	80107f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	695a      	ldr	r2, [r3, #20]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f002 0208 	and.w	r2, r2, #8
 800814c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4618      	mov	r0, r3
 8008154:	f005 ff00 	bl	800df58 <USB_ReadInterrupts>
 8008158:	4603      	mov	r3, r0
 800815a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800815e:	2b80      	cmp	r3, #128	@ 0x80
 8008160:	d123      	bne.n	80081aa <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	699b      	ldr	r3, [r3, #24]
 8008166:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800816a:	6a3b      	ldr	r3, [r7, #32]
 800816c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800816e:	2301      	movs	r3, #1
 8008170:	627b      	str	r3, [r7, #36]	@ 0x24
 8008172:	e014      	b.n	800819e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008174:	6879      	ldr	r1, [r7, #4]
 8008176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008178:	4613      	mov	r3, r2
 800817a:	00db      	lsls	r3, r3, #3
 800817c:	4413      	add	r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	440b      	add	r3, r1
 8008182:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	2b01      	cmp	r3, #1
 800818a:	d105      	bne.n	8008198 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800818c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818e:	b2db      	uxtb	r3, r3
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 fb0a 	bl	80087ac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	3301      	adds	r3, #1
 800819c:	627b      	str	r3, [r7, #36]	@ 0x24
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	791b      	ldrb	r3, [r3, #4]
 80081a2:	461a      	mov	r2, r3
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d3e4      	bcc.n	8008174 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4618      	mov	r0, r3
 80081b0:	f005 fed2 	bl	800df58 <USB_ReadInterrupts>
 80081b4:	4603      	mov	r3, r0
 80081b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80081ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081be:	d13c      	bne.n	800823a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80081c0:	2301      	movs	r3, #1
 80081c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081c4:	e02b      	b.n	800821e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80081c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c8:	015a      	lsls	r2, r3, #5
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	4413      	add	r3, r2
 80081ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80081d6:	6879      	ldr	r1, [r7, #4]
 80081d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081da:	4613      	mov	r3, r2
 80081dc:	00db      	lsls	r3, r3, #3
 80081de:	4413      	add	r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	440b      	add	r3, r1
 80081e4:	3318      	adds	r3, #24
 80081e6:	781b      	ldrb	r3, [r3, #0]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d115      	bne.n	8008218 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80081ec:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	da12      	bge.n	8008218 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f6:	4613      	mov	r3, r2
 80081f8:	00db      	lsls	r3, r3, #3
 80081fa:	4413      	add	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	440b      	add	r3, r1
 8008200:	3317      	adds	r3, #23
 8008202:	2201      	movs	r2, #1
 8008204:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008208:	b2db      	uxtb	r3, r3
 800820a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800820e:	b2db      	uxtb	r3, r3
 8008210:	4619      	mov	r1, r3
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 faca 	bl	80087ac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821a:	3301      	adds	r3, #1
 800821c:	627b      	str	r3, [r7, #36]	@ 0x24
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	791b      	ldrb	r3, [r3, #4]
 8008222:	461a      	mov	r2, r3
 8008224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008226:	4293      	cmp	r3, r2
 8008228:	d3cd      	bcc.n	80081c6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	695a      	ldr	r2, [r3, #20]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8008238:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4618      	mov	r0, r3
 8008240:	f005 fe8a 	bl	800df58 <USB_ReadInterrupts>
 8008244:	4603      	mov	r3, r0
 8008246:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800824a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800824e:	d156      	bne.n	80082fe <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008250:	2301      	movs	r3, #1
 8008252:	627b      	str	r3, [r7, #36]	@ 0x24
 8008254:	e045      	b.n	80082e2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	015a      	lsls	r2, r3, #5
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	4413      	add	r3, r2
 800825e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008266:	6879      	ldr	r1, [r7, #4]
 8008268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800826a:	4613      	mov	r3, r2
 800826c:	00db      	lsls	r3, r3, #3
 800826e:	4413      	add	r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	440b      	add	r3, r1
 8008274:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	2b01      	cmp	r3, #1
 800827c:	d12e      	bne.n	80082dc <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800827e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008280:	2b00      	cmp	r3, #0
 8008282:	da2b      	bge.n	80082dc <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	0c1a      	lsrs	r2, r3, #16
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800828e:	4053      	eors	r3, r2
 8008290:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008294:	2b00      	cmp	r3, #0
 8008296:	d121      	bne.n	80082dc <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008298:	6879      	ldr	r1, [r7, #4]
 800829a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800829c:	4613      	mov	r3, r2
 800829e:	00db      	lsls	r3, r3, #3
 80082a0:	4413      	add	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80082aa:	2201      	movs	r2, #1
 80082ac:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80082ae:	6a3b      	ldr	r3, [r7, #32]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80082ba:	6a3b      	ldr	r3, [r7, #32]
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10a      	bne.n	80082dc <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	69fa      	ldr	r2, [r7, #28]
 80082d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80082d8:	6053      	str	r3, [r2, #4]
            break;
 80082da:	e008      	b.n	80082ee <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80082dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082de:	3301      	adds	r3, #1
 80082e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	791b      	ldrb	r3, [r3, #4]
 80082e6:	461a      	mov	r2, r3
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d3b3      	bcc.n	8008256 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	695a      	ldr	r2, [r3, #20]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80082fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4618      	mov	r0, r3
 8008304:	f005 fe28 	bl	800df58 <USB_ReadInterrupts>
 8008308:	4603      	mov	r3, r0
 800830a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008312:	d10a      	bne.n	800832a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f008 fafd 	bl	8010914 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	695a      	ldr	r2, [r3, #20]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8008328:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4618      	mov	r0, r3
 8008330:	f005 fe12 	bl	800df58 <USB_ReadInterrupts>
 8008334:	4603      	mov	r3, r0
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b04      	cmp	r3, #4
 800833c:	d115      	bne.n	800836a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	f003 0304 	and.w	r3, r3, #4
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f008 faed 	bl	8010930 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	6859      	ldr	r1, [r3, #4]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	69ba      	ldr	r2, [r7, #24]
 8008362:	430a      	orrs	r2, r1
 8008364:	605a      	str	r2, [r3, #4]
 8008366:	e000      	b.n	800836a <HAL_PCD_IRQHandler+0x93c>
      return;
 8008368:	bf00      	nop
    }
  }
}
 800836a:	3734      	adds	r7, #52	@ 0x34
 800836c:	46bd      	mov	sp, r7
 800836e:	bd90      	pop	{r4, r7, pc}

08008370 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	460b      	mov	r3, r1
 800837a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008382:	2b01      	cmp	r3, #1
 8008384:	d101      	bne.n	800838a <HAL_PCD_SetAddress+0x1a>
 8008386:	2302      	movs	r3, #2
 8008388:	e012      	b.n	80083b0 <HAL_PCD_SetAddress+0x40>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	78fa      	ldrb	r2, [r7, #3]
 8008396:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	78fa      	ldrb	r2, [r7, #3]
 800839e:	4611      	mov	r1, r2
 80083a0:	4618      	mov	r0, r3
 80083a2:	f005 fd71 	bl	800de88 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	4608      	mov	r0, r1
 80083c2:	4611      	mov	r1, r2
 80083c4:	461a      	mov	r2, r3
 80083c6:	4603      	mov	r3, r0
 80083c8:	70fb      	strb	r3, [r7, #3]
 80083ca:	460b      	mov	r3, r1
 80083cc:	803b      	strh	r3, [r7, #0]
 80083ce:	4613      	mov	r3, r2
 80083d0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80083d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	da0f      	bge.n	80083fe <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083de:	78fb      	ldrb	r3, [r7, #3]
 80083e0:	f003 020f 	and.w	r2, r3, #15
 80083e4:	4613      	mov	r3, r2
 80083e6:	00db      	lsls	r3, r3, #3
 80083e8:	4413      	add	r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	3310      	adds	r3, #16
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	4413      	add	r3, r2
 80083f2:	3304      	adds	r3, #4
 80083f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2201      	movs	r2, #1
 80083fa:	705a      	strb	r2, [r3, #1]
 80083fc:	e00f      	b.n	800841e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	f003 020f 	and.w	r2, r3, #15
 8008404:	4613      	mov	r3, r2
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	4413      	add	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	4413      	add	r3, r2
 8008414:	3304      	adds	r3, #4
 8008416:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800841e:	78fb      	ldrb	r3, [r7, #3]
 8008420:	f003 030f 	and.w	r3, r3, #15
 8008424:	b2da      	uxtb	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800842a:	883b      	ldrh	r3, [r7, #0]
 800842c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	78ba      	ldrb	r2, [r7, #2]
 8008438:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	785b      	ldrb	r3, [r3, #1]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d004      	beq.n	800844c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800844c:	78bb      	ldrb	r3, [r7, #2]
 800844e:	2b02      	cmp	r3, #2
 8008450:	d102      	bne.n	8008458 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800845e:	2b01      	cmp	r3, #1
 8008460:	d101      	bne.n	8008466 <HAL_PCD_EP_Open+0xae>
 8008462:	2302      	movs	r3, #2
 8008464:	e00e      	b.n	8008484 <HAL_PCD_EP_Open+0xcc>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2201      	movs	r2, #1
 800846a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	68f9      	ldr	r1, [r7, #12]
 8008474:	4618      	mov	r0, r3
 8008476:	f004 fef1 	bl	800d25c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008482:	7afb      	ldrb	r3, [r7, #11]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3710      	adds	r7, #16
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	460b      	mov	r3, r1
 8008496:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800849c:	2b00      	cmp	r3, #0
 800849e:	da0f      	bge.n	80084c0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084a0:	78fb      	ldrb	r3, [r7, #3]
 80084a2:	f003 020f 	and.w	r2, r3, #15
 80084a6:	4613      	mov	r3, r2
 80084a8:	00db      	lsls	r3, r3, #3
 80084aa:	4413      	add	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	3310      	adds	r3, #16
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	4413      	add	r3, r2
 80084b4:	3304      	adds	r3, #4
 80084b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2201      	movs	r2, #1
 80084bc:	705a      	strb	r2, [r3, #1]
 80084be:	e00f      	b.n	80084e0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80084c0:	78fb      	ldrb	r3, [r7, #3]
 80084c2:	f003 020f 	and.w	r2, r3, #15
 80084c6:	4613      	mov	r3, r2
 80084c8:	00db      	lsls	r3, r3, #3
 80084ca:	4413      	add	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	4413      	add	r3, r2
 80084d6:	3304      	adds	r3, #4
 80084d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80084e0:	78fb      	ldrb	r3, [r7, #3]
 80084e2:	f003 030f 	and.w	r3, r3, #15
 80084e6:	b2da      	uxtb	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d101      	bne.n	80084fa <HAL_PCD_EP_Close+0x6e>
 80084f6:	2302      	movs	r3, #2
 80084f8:	e00e      	b.n	8008518 <HAL_PCD_EP_Close+0x8c>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68f9      	ldr	r1, [r7, #12]
 8008508:	4618      	mov	r0, r3
 800850a:	f004 ff2f 	bl	800d36c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3710      	adds	r7, #16
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	607a      	str	r2, [r7, #4]
 800852a:	603b      	str	r3, [r7, #0]
 800852c:	460b      	mov	r3, r1
 800852e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008530:	7afb      	ldrb	r3, [r7, #11]
 8008532:	f003 020f 	and.w	r2, r3, #15
 8008536:	4613      	mov	r3, r2
 8008538:	00db      	lsls	r3, r3, #3
 800853a:	4413      	add	r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	4413      	add	r3, r2
 8008546:	3304      	adds	r3, #4
 8008548:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2200      	movs	r2, #0
 800855a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	2200      	movs	r2, #0
 8008560:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008562:	7afb      	ldrb	r3, [r7, #11]
 8008564:	f003 030f 	and.w	r3, r3, #15
 8008568:	b2da      	uxtb	r2, r3
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	799b      	ldrb	r3, [r3, #6]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d102      	bne.n	800857c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6818      	ldr	r0, [r3, #0]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	799b      	ldrb	r3, [r3, #6]
 8008584:	461a      	mov	r2, r3
 8008586:	6979      	ldr	r1, [r7, #20]
 8008588:	f004 ffcc 	bl	800d524 <USB_EPStartXfer>

  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008596:	b480      	push	{r7}
 8008598:	b083      	sub	sp, #12
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80085a2:	78fb      	ldrb	r3, [r7, #3]
 80085a4:	f003 020f 	and.w	r2, r3, #15
 80085a8:	6879      	ldr	r1, [r7, #4]
 80085aa:	4613      	mov	r3, r2
 80085ac:	00db      	lsls	r3, r3, #3
 80085ae:	4413      	add	r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	440b      	add	r3, r1
 80085b4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80085b8:	681b      	ldr	r3, [r3, #0]
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	370c      	adds	r7, #12
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b086      	sub	sp, #24
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	607a      	str	r2, [r7, #4]
 80085d0:	603b      	str	r3, [r7, #0]
 80085d2:	460b      	mov	r3, r1
 80085d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80085d6:	7afb      	ldrb	r3, [r7, #11]
 80085d8:	f003 020f 	and.w	r2, r3, #15
 80085dc:	4613      	mov	r3, r2
 80085de:	00db      	lsls	r3, r3, #3
 80085e0:	4413      	add	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	3310      	adds	r3, #16
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	4413      	add	r3, r2
 80085ea:	3304      	adds	r3, #4
 80085ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	2200      	movs	r2, #0
 80085fe:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	2201      	movs	r2, #1
 8008604:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008606:	7afb      	ldrb	r3, [r7, #11]
 8008608:	f003 030f 	and.w	r3, r3, #15
 800860c:	b2da      	uxtb	r2, r3
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	799b      	ldrb	r3, [r3, #6]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d102      	bne.n	8008620 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	799b      	ldrb	r3, [r3, #6]
 8008628:	461a      	mov	r2, r3
 800862a:	6979      	ldr	r1, [r7, #20]
 800862c:	f004 ff7a 	bl	800d524 <USB_EPStartXfer>

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3718      	adds	r7, #24
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	460b      	mov	r3, r1
 8008644:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008646:	78fb      	ldrb	r3, [r7, #3]
 8008648:	f003 030f 	and.w	r3, r3, #15
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	7912      	ldrb	r2, [r2, #4]
 8008650:	4293      	cmp	r3, r2
 8008652:	d901      	bls.n	8008658 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e04f      	b.n	80086f8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008658:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800865c:	2b00      	cmp	r3, #0
 800865e:	da0f      	bge.n	8008680 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008660:	78fb      	ldrb	r3, [r7, #3]
 8008662:	f003 020f 	and.w	r2, r3, #15
 8008666:	4613      	mov	r3, r2
 8008668:	00db      	lsls	r3, r3, #3
 800866a:	4413      	add	r3, r2
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	3310      	adds	r3, #16
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	4413      	add	r3, r2
 8008674:	3304      	adds	r3, #4
 8008676:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2201      	movs	r2, #1
 800867c:	705a      	strb	r2, [r3, #1]
 800867e:	e00d      	b.n	800869c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008680:	78fa      	ldrb	r2, [r7, #3]
 8008682:	4613      	mov	r3, r2
 8008684:	00db      	lsls	r3, r3, #3
 8008686:	4413      	add	r3, r2
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	4413      	add	r3, r2
 8008692:	3304      	adds	r3, #4
 8008694:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2200      	movs	r2, #0
 800869a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2201      	movs	r2, #1
 80086a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80086a2:	78fb      	ldrb	r3, [r7, #3]
 80086a4:	f003 030f 	and.w	r3, r3, #15
 80086a8:	b2da      	uxtb	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d101      	bne.n	80086bc <HAL_PCD_EP_SetStall+0x82>
 80086b8:	2302      	movs	r3, #2
 80086ba:	e01d      	b.n	80086f8 <HAL_PCD_EP_SetStall+0xbe>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68f9      	ldr	r1, [r7, #12]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f005 fb08 	bl	800dce0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80086d0:	78fb      	ldrb	r3, [r7, #3]
 80086d2:	f003 030f 	and.w	r3, r3, #15
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d109      	bne.n	80086ee <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	7999      	ldrb	r1, [r3, #6]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80086e8:	461a      	mov	r2, r3
 80086ea:	f005 fcf9 	bl	800e0e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800870c:	78fb      	ldrb	r3, [r7, #3]
 800870e:	f003 030f 	and.w	r3, r3, #15
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	7912      	ldrb	r2, [r2, #4]
 8008716:	4293      	cmp	r3, r2
 8008718:	d901      	bls.n	800871e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e042      	b.n	80087a4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800871e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008722:	2b00      	cmp	r3, #0
 8008724:	da0f      	bge.n	8008746 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008726:	78fb      	ldrb	r3, [r7, #3]
 8008728:	f003 020f 	and.w	r2, r3, #15
 800872c:	4613      	mov	r3, r2
 800872e:	00db      	lsls	r3, r3, #3
 8008730:	4413      	add	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	3310      	adds	r3, #16
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	4413      	add	r3, r2
 800873a:	3304      	adds	r3, #4
 800873c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2201      	movs	r2, #1
 8008742:	705a      	strb	r2, [r3, #1]
 8008744:	e00f      	b.n	8008766 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008746:	78fb      	ldrb	r3, [r7, #3]
 8008748:	f003 020f 	and.w	r2, r3, #15
 800874c:	4613      	mov	r3, r2
 800874e:	00db      	lsls	r3, r3, #3
 8008750:	4413      	add	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	4413      	add	r3, r2
 800875c:	3304      	adds	r3, #4
 800875e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2200      	movs	r2, #0
 800876a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800876c:	78fb      	ldrb	r3, [r7, #3]
 800876e:	f003 030f 	and.w	r3, r3, #15
 8008772:	b2da      	uxtb	r2, r3
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_PCD_EP_ClrStall+0x86>
 8008782:	2302      	movs	r3, #2
 8008784:	e00e      	b.n	80087a4 <HAL_PCD_EP_ClrStall+0xa4>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68f9      	ldr	r1, [r7, #12]
 8008794:	4618      	mov	r0, r3
 8008796:	f005 fb11 	bl	800ddbc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	460b      	mov	r3, r1
 80087b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80087b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	da0c      	bge.n	80087da <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087c0:	78fb      	ldrb	r3, [r7, #3]
 80087c2:	f003 020f 	and.w	r2, r3, #15
 80087c6:	4613      	mov	r3, r2
 80087c8:	00db      	lsls	r3, r3, #3
 80087ca:	4413      	add	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	3310      	adds	r3, #16
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	4413      	add	r3, r2
 80087d4:	3304      	adds	r3, #4
 80087d6:	60fb      	str	r3, [r7, #12]
 80087d8:	e00c      	b.n	80087f4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087da:	78fb      	ldrb	r3, [r7, #3]
 80087dc:	f003 020f 	and.w	r2, r3, #15
 80087e0:	4613      	mov	r3, r2
 80087e2:	00db      	lsls	r3, r3, #3
 80087e4:	4413      	add	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	4413      	add	r3, r2
 80087f0:	3304      	adds	r3, #4
 80087f2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68f9      	ldr	r1, [r7, #12]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f005 f930 	bl	800da60 <USB_EPStopXfer>
 8008800:	4603      	mov	r3, r0
 8008802:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008804:	7afb      	ldrb	r3, [r7, #11]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}

0800880e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b08a      	sub	sp, #40	@ 0x28
 8008812:	af02      	add	r7, sp, #8
 8008814:	6078      	str	r0, [r7, #4]
 8008816:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008822:	683a      	ldr	r2, [r7, #0]
 8008824:	4613      	mov	r3, r2
 8008826:	00db      	lsls	r3, r3, #3
 8008828:	4413      	add	r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	3310      	adds	r3, #16
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	4413      	add	r3, r2
 8008832:	3304      	adds	r3, #4
 8008834:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	695a      	ldr	r2, [r3, #20]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	429a      	cmp	r2, r3
 8008840:	d901      	bls.n	8008846 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e06b      	b.n	800891e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	691a      	ldr	r2, [r3, #16]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	1ad3      	subs	r3, r2, r3
 8008850:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	69fa      	ldr	r2, [r7, #28]
 8008858:	429a      	cmp	r2, r3
 800885a:	d902      	bls.n	8008862 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008862:	69fb      	ldr	r3, [r7, #28]
 8008864:	3303      	adds	r3, #3
 8008866:	089b      	lsrs	r3, r3, #2
 8008868:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800886a:	e02a      	b.n	80088c2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	691a      	ldr	r2, [r3, #16]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	695b      	ldr	r3, [r3, #20]
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	69fa      	ldr	r2, [r7, #28]
 800887e:	429a      	cmp	r2, r3
 8008880:	d902      	bls.n	8008888 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	3303      	adds	r3, #3
 800888c:	089b      	lsrs	r3, r3, #2
 800888e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	68d9      	ldr	r1, [r3, #12]
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	b2da      	uxtb	r2, r3
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	4603      	mov	r3, r0
 80088a4:	6978      	ldr	r0, [r7, #20]
 80088a6:	f005 f985 	bl	800dbb4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	441a      	add	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	695a      	ldr	r2, [r3, #20]
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	441a      	add	r2, r3
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	015a      	lsls	r2, r3, #5
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	4413      	add	r3, r2
 80088ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80088d2:	69ba      	ldr	r2, [r7, #24]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d809      	bhi.n	80088ec <PCD_WriteEmptyTxFifo+0xde>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	695a      	ldr	r2, [r3, #20]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d203      	bcs.n	80088ec <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1bf      	bne.n	800886c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	691a      	ldr	r2, [r3, #16]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d811      	bhi.n	800891c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	2201      	movs	r2, #1
 8008900:	fa02 f303 	lsl.w	r3, r2, r3
 8008904:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800890c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	43db      	mvns	r3, r3
 8008912:	6939      	ldr	r1, [r7, #16]
 8008914:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008918:	4013      	ands	r3, r2
 800891a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800891c:	2300      	movs	r3, #0
}
 800891e:	4618      	mov	r0, r3
 8008920:	3720      	adds	r7, #32
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
	...

08008928 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b088      	sub	sp, #32
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	333c      	adds	r3, #60	@ 0x3c
 8008940:	3304      	adds	r3, #4
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	799b      	ldrb	r3, [r3, #6]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d17b      	bne.n	8008a56 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b00      	cmp	r3, #0
 8008966:	d015      	beq.n	8008994 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	4a61      	ldr	r2, [pc, #388]	@ (8008af0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800896c:	4293      	cmp	r3, r2
 800896e:	f240 80b9 	bls.w	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 80b3 	beq.w	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800898a:	461a      	mov	r2, r3
 800898c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008990:	6093      	str	r3, [r2, #8]
 8008992:	e0a7      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	d009      	beq.n	80089b2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089aa:	461a      	mov	r2, r3
 80089ac:	2320      	movs	r3, #32
 80089ae:	6093      	str	r3, [r2, #8]
 80089b0:	e098      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f040 8093 	bne.w	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	4a4b      	ldr	r2, [pc, #300]	@ (8008af0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d90f      	bls.n	80089e6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00a      	beq.n	80089e6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	015a      	lsls	r2, r3, #5
 80089d4:	69bb      	ldr	r3, [r7, #24]
 80089d6:	4413      	add	r3, r2
 80089d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089dc:	461a      	mov	r2, r3
 80089de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089e2:	6093      	str	r3, [r2, #8]
 80089e4:	e07e      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	4613      	mov	r3, r2
 80089ea:	00db      	lsls	r3, r3, #3
 80089ec:	4413      	add	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	4413      	add	r3, r2
 80089f8:	3304      	adds	r3, #4
 80089fa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6a1a      	ldr	r2, [r3, #32]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	0159      	lsls	r1, r3, #5
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	440b      	add	r3, r1
 8008a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a12:	1ad2      	subs	r2, r2, r3
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d114      	bne.n	8008a48 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d109      	bne.n	8008a3a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6818      	ldr	r0, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008a30:	461a      	mov	r2, r3
 8008a32:	2101      	movs	r1, #1
 8008a34:	f005 fb54 	bl	800e0e0 <USB_EP0_OutStart>
 8008a38:	e006      	b.n	8008a48 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	68da      	ldr	r2, [r3, #12]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	441a      	add	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f007 fe9c 	bl	801078c <HAL_PCD_DataOutStageCallback>
 8008a54:	e046      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	4a26      	ldr	r2, [pc, #152]	@ (8008af4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d124      	bne.n	8008aa8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00a      	beq.n	8008a7e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	015a      	lsls	r2, r3, #5
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a74:	461a      	mov	r2, r3
 8008a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a7a:	6093      	str	r3, [r2, #8]
 8008a7c:	e032      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	f003 0320 	and.w	r3, r3, #32
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d008      	beq.n	8008a9a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	015a      	lsls	r2, r3, #5
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	4413      	add	r3, r2
 8008a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a94:	461a      	mov	r2, r3
 8008a96:	2320      	movs	r3, #32
 8008a98:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f007 fe73 	bl	801078c <HAL_PCD_DataOutStageCallback>
 8008aa6:	e01d      	b.n	8008ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d114      	bne.n	8008ad8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008aae:	6879      	ldr	r1, [r7, #4]
 8008ab0:	683a      	ldr	r2, [r7, #0]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	00db      	lsls	r3, r3, #3
 8008ab6:	4413      	add	r3, r2
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	440b      	add	r3, r1
 8008abc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d108      	bne.n	8008ad8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6818      	ldr	r0, [r3, #0]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	f005 fb04 	bl	800e0e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	4619      	mov	r1, r3
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f007 fe54 	bl	801078c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3720      	adds	r7, #32
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	4f54300a 	.word	0x4f54300a
 8008af4:	4f54310a 	.word	0x4f54310a

08008af8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b086      	sub	sp, #24
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	333c      	adds	r3, #60	@ 0x3c
 8008b10:	3304      	adds	r3, #4
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	015a      	lsls	r2, r3, #5
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	4a15      	ldr	r2, [pc, #84]	@ (8008b80 <PCD_EP_OutSetupPacket_int+0x88>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d90e      	bls.n	8008b4c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d009      	beq.n	8008b4c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	015a      	lsls	r2, r3, #5
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	4413      	add	r3, r2
 8008b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b44:	461a      	mov	r2, r3
 8008b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b4a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f007 fe0b 	bl	8010768 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	4a0a      	ldr	r2, [pc, #40]	@ (8008b80 <PCD_EP_OutSetupPacket_int+0x88>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d90c      	bls.n	8008b74 <PCD_EP_OutSetupPacket_int+0x7c>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	799b      	ldrb	r3, [r3, #6]
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d108      	bne.n	8008b74 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6818      	ldr	r0, [r3, #0]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	2101      	movs	r1, #1
 8008b70:	f005 fab6 	bl	800e0e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3718      	adds	r7, #24
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	4f54300a 	.word	0x4f54300a

08008b84 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	70fb      	strb	r3, [r7, #3]
 8008b90:	4613      	mov	r3, r2
 8008b92:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008b9c:	78fb      	ldrb	r3, [r7, #3]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d107      	bne.n	8008bb2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008ba2:	883b      	ldrh	r3, [r7, #0]
 8008ba4:	0419      	lsls	r1, r3, #16
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	430a      	orrs	r2, r1
 8008bae:	629a      	str	r2, [r3, #40]	@ 0x28
 8008bb0:	e028      	b.n	8008c04 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb8:	0c1b      	lsrs	r3, r3, #16
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	73fb      	strb	r3, [r7, #15]
 8008bc4:	e00d      	b.n	8008be2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
 8008bcc:	3340      	adds	r3, #64	@ 0x40
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	0c1b      	lsrs	r3, r3, #16
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	4413      	add	r3, r2
 8008bda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008bdc:	7bfb      	ldrb	r3, [r7, #15]
 8008bde:	3301      	adds	r3, #1
 8008be0:	73fb      	strb	r3, [r7, #15]
 8008be2:	7bfa      	ldrb	r2, [r7, #15]
 8008be4:	78fb      	ldrb	r3, [r7, #3]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d3ec      	bcc.n	8008bc6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008bec:	883b      	ldrh	r3, [r7, #0]
 8008bee:	0418      	lsls	r0, r3, #16
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6819      	ldr	r1, [r3, #0]
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	68ba      	ldr	r2, [r7, #8]
 8008bfa:	4302      	orrs	r2, r0
 8008bfc:	3340      	adds	r3, #64	@ 0x40
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	440b      	add	r3, r1
 8008c02:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b083      	sub	sp, #12
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	887a      	ldrh	r2, [r7, #2]
 8008c24:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b086      	sub	sp, #24
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d101      	bne.n	8008c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	e267      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f003 0301 	and.w	r3, r3, #1
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d075      	beq.n	8008d56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008c6a:	4b88      	ldr	r3, [pc, #544]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	f003 030c 	and.w	r3, r3, #12
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	d00c      	beq.n	8008c90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c76:	4b85      	ldr	r3, [pc, #532]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008c7e:	2b08      	cmp	r3, #8
 8008c80:	d112      	bne.n	8008ca8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c82:	4b82      	ldr	r3, [pc, #520]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008c8e:	d10b      	bne.n	8008ca8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c90:	4b7e      	ldr	r3, [pc, #504]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d05b      	beq.n	8008d54 <HAL_RCC_OscConfig+0x108>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d157      	bne.n	8008d54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e242      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cb0:	d106      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x74>
 8008cb2:	4b76      	ldr	r3, [pc, #472]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a75      	ldr	r2, [pc, #468]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	e01d      	b.n	8008cfc <HAL_RCC_OscConfig+0xb0>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008cc8:	d10c      	bne.n	8008ce4 <HAL_RCC_OscConfig+0x98>
 8008cca:	4b70      	ldr	r3, [pc, #448]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a6f      	ldr	r2, [pc, #444]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008cd4:	6013      	str	r3, [r2, #0]
 8008cd6:	4b6d      	ldr	r3, [pc, #436]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a6c      	ldr	r2, [pc, #432]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	e00b      	b.n	8008cfc <HAL_RCC_OscConfig+0xb0>
 8008ce4:	4b69      	ldr	r3, [pc, #420]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a68      	ldr	r2, [pc, #416]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cee:	6013      	str	r3, [r2, #0]
 8008cf0:	4b66      	ldr	r3, [pc, #408]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a65      	ldr	r2, [pc, #404]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008cf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008cfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d013      	beq.n	8008d2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d04:	f7fd f926 	bl	8005f54 <HAL_GetTick>
 8008d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d0a:	e008      	b.n	8008d1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d0c:	f7fd f922 	bl	8005f54 <HAL_GetTick>
 8008d10:	4602      	mov	r2, r0
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	1ad3      	subs	r3, r2, r3
 8008d16:	2b64      	cmp	r3, #100	@ 0x64
 8008d18:	d901      	bls.n	8008d1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e207      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d1e:	4b5b      	ldr	r3, [pc, #364]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d0f0      	beq.n	8008d0c <HAL_RCC_OscConfig+0xc0>
 8008d2a:	e014      	b.n	8008d56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d2c:	f7fd f912 	bl	8005f54 <HAL_GetTick>
 8008d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d32:	e008      	b.n	8008d46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d34:	f7fd f90e 	bl	8005f54 <HAL_GetTick>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	1ad3      	subs	r3, r2, r3
 8008d3e:	2b64      	cmp	r3, #100	@ 0x64
 8008d40:	d901      	bls.n	8008d46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e1f3      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d46:	4b51      	ldr	r3, [pc, #324]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1f0      	bne.n	8008d34 <HAL_RCC_OscConfig+0xe8>
 8008d52:	e000      	b.n	8008d56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f003 0302 	and.w	r3, r3, #2
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d063      	beq.n	8008e2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008d62:	4b4a      	ldr	r3, [pc, #296]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f003 030c 	and.w	r3, r3, #12
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00b      	beq.n	8008d86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d6e:	4b47      	ldr	r3, [pc, #284]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008d76:	2b08      	cmp	r3, #8
 8008d78:	d11c      	bne.n	8008db4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d7a:	4b44      	ldr	r3, [pc, #272]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d116      	bne.n	8008db4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d86:	4b41      	ldr	r3, [pc, #260]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0302 	and.w	r3, r3, #2
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d005      	beq.n	8008d9e <HAL_RCC_OscConfig+0x152>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d001      	beq.n	8008d9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e1c7      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d9e:	4b3b      	ldr	r3, [pc, #236]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	00db      	lsls	r3, r3, #3
 8008dac:	4937      	ldr	r1, [pc, #220]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008dae:	4313      	orrs	r3, r2
 8008db0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008db2:	e03a      	b.n	8008e2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d020      	beq.n	8008dfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008dbc:	4b34      	ldr	r3, [pc, #208]	@ (8008e90 <HAL_RCC_OscConfig+0x244>)
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dc2:	f7fd f8c7 	bl	8005f54 <HAL_GetTick>
 8008dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008dc8:	e008      	b.n	8008ddc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008dca:	f7fd f8c3 	bl	8005f54 <HAL_GetTick>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	1ad3      	subs	r3, r2, r3
 8008dd4:	2b02      	cmp	r3, #2
 8008dd6:	d901      	bls.n	8008ddc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008dd8:	2303      	movs	r3, #3
 8008dda:	e1a8      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f003 0302 	and.w	r3, r3, #2
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d0f0      	beq.n	8008dca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008de8:	4b28      	ldr	r3, [pc, #160]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	4925      	ldr	r1, [pc, #148]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	600b      	str	r3, [r1, #0]
 8008dfc:	e015      	b.n	8008e2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008dfe:	4b24      	ldr	r3, [pc, #144]	@ (8008e90 <HAL_RCC_OscConfig+0x244>)
 8008e00:	2200      	movs	r2, #0
 8008e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e04:	f7fd f8a6 	bl	8005f54 <HAL_GetTick>
 8008e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e0a:	e008      	b.n	8008e1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e0c:	f7fd f8a2 	bl	8005f54 <HAL_GetTick>
 8008e10:	4602      	mov	r2, r0
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	2b02      	cmp	r3, #2
 8008e18:	d901      	bls.n	8008e1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e187      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0302 	and.w	r3, r3, #2
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1f0      	bne.n	8008e0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 0308 	and.w	r3, r3, #8
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d036      	beq.n	8008ea4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	695b      	ldr	r3, [r3, #20]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d016      	beq.n	8008e6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008e3e:	4b15      	ldr	r3, [pc, #84]	@ (8008e94 <HAL_RCC_OscConfig+0x248>)
 8008e40:	2201      	movs	r2, #1
 8008e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e44:	f7fd f886 	bl	8005f54 <HAL_GetTick>
 8008e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e4a:	e008      	b.n	8008e5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e4c:	f7fd f882 	bl	8005f54 <HAL_GetTick>
 8008e50:	4602      	mov	r2, r0
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	1ad3      	subs	r3, r2, r3
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	d901      	bls.n	8008e5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	e167      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008e8c <HAL_RCC_OscConfig+0x240>)
 8008e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e62:	f003 0302 	and.w	r3, r3, #2
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d0f0      	beq.n	8008e4c <HAL_RCC_OscConfig+0x200>
 8008e6a:	e01b      	b.n	8008ea4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e6c:	4b09      	ldr	r3, [pc, #36]	@ (8008e94 <HAL_RCC_OscConfig+0x248>)
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e72:	f7fd f86f 	bl	8005f54 <HAL_GetTick>
 8008e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e78:	e00e      	b.n	8008e98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e7a:	f7fd f86b 	bl	8005f54 <HAL_GetTick>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d907      	bls.n	8008e98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e150      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
 8008e8c:	40023800 	.word	0x40023800
 8008e90:	42470000 	.word	0x42470000
 8008e94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e98:	4b88      	ldr	r3, [pc, #544]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e9c:	f003 0302 	and.w	r3, r3, #2
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1ea      	bne.n	8008e7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 0304 	and.w	r3, r3, #4
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f000 8097 	beq.w	8008fe0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008eb6:	4b81      	ldr	r3, [pc, #516]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10f      	bne.n	8008ee2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	60bb      	str	r3, [r7, #8]
 8008ec6:	4b7d      	ldr	r3, [pc, #500]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eca:	4a7c      	ldr	r2, [pc, #496]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ed2:	4b7a      	ldr	r3, [pc, #488]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008eda:	60bb      	str	r3, [r7, #8]
 8008edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ee2:	4b77      	ldr	r3, [pc, #476]	@ (80090c0 <HAL_RCC_OscConfig+0x474>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d118      	bne.n	8008f20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008eee:	4b74      	ldr	r3, [pc, #464]	@ (80090c0 <HAL_RCC_OscConfig+0x474>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4a73      	ldr	r2, [pc, #460]	@ (80090c0 <HAL_RCC_OscConfig+0x474>)
 8008ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008efa:	f7fd f82b 	bl	8005f54 <HAL_GetTick>
 8008efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f00:	e008      	b.n	8008f14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f02:	f7fd f827 	bl	8005f54 <HAL_GetTick>
 8008f06:	4602      	mov	r2, r0
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	1ad3      	subs	r3, r2, r3
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	d901      	bls.n	8008f14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008f10:	2303      	movs	r3, #3
 8008f12:	e10c      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f14:	4b6a      	ldr	r3, [pc, #424]	@ (80090c0 <HAL_RCC_OscConfig+0x474>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d0f0      	beq.n	8008f02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d106      	bne.n	8008f36 <HAL_RCC_OscConfig+0x2ea>
 8008f28:	4b64      	ldr	r3, [pc, #400]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f2c:	4a63      	ldr	r2, [pc, #396]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f2e:	f043 0301 	orr.w	r3, r3, #1
 8008f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f34:	e01c      	b.n	8008f70 <HAL_RCC_OscConfig+0x324>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	2b05      	cmp	r3, #5
 8008f3c:	d10c      	bne.n	8008f58 <HAL_RCC_OscConfig+0x30c>
 8008f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f42:	4a5e      	ldr	r2, [pc, #376]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f44:	f043 0304 	orr.w	r3, r3, #4
 8008f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f4a:	4b5c      	ldr	r3, [pc, #368]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f4e:	4a5b      	ldr	r2, [pc, #364]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f50:	f043 0301 	orr.w	r3, r3, #1
 8008f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f56:	e00b      	b.n	8008f70 <HAL_RCC_OscConfig+0x324>
 8008f58:	4b58      	ldr	r3, [pc, #352]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f5c:	4a57      	ldr	r2, [pc, #348]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f5e:	f023 0301 	bic.w	r3, r3, #1
 8008f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f64:	4b55      	ldr	r3, [pc, #340]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f68:	4a54      	ldr	r2, [pc, #336]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f6a:	f023 0304 	bic.w	r3, r3, #4
 8008f6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d015      	beq.n	8008fa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f78:	f7fc ffec 	bl	8005f54 <HAL_GetTick>
 8008f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f7e:	e00a      	b.n	8008f96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f80:	f7fc ffe8 	bl	8005f54 <HAL_GetTick>
 8008f84:	4602      	mov	r2, r0
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d901      	bls.n	8008f96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008f92:	2303      	movs	r3, #3
 8008f94:	e0cb      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f96:	4b49      	ldr	r3, [pc, #292]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f9a:	f003 0302 	and.w	r3, r3, #2
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d0ee      	beq.n	8008f80 <HAL_RCC_OscConfig+0x334>
 8008fa2:	e014      	b.n	8008fce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008fa4:	f7fc ffd6 	bl	8005f54 <HAL_GetTick>
 8008fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008faa:	e00a      	b.n	8008fc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fac:	f7fc ffd2 	bl	8005f54 <HAL_GetTick>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d901      	bls.n	8008fc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e0b5      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc6:	f003 0302 	and.w	r3, r3, #2
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1ee      	bne.n	8008fac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008fce:	7dfb      	ldrb	r3, [r7, #23]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d105      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fd4:	4b39      	ldr	r3, [pc, #228]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fd8:	4a38      	ldr	r2, [pc, #224]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	699b      	ldr	r3, [r3, #24]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f000 80a1 	beq.w	800912c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008fea:	4b34      	ldr	r3, [pc, #208]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	f003 030c 	and.w	r3, r3, #12
 8008ff2:	2b08      	cmp	r3, #8
 8008ff4:	d05c      	beq.n	80090b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	699b      	ldr	r3, [r3, #24]
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d141      	bne.n	8009082 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ffe:	4b31      	ldr	r3, [pc, #196]	@ (80090c4 <HAL_RCC_OscConfig+0x478>)
 8009000:	2200      	movs	r2, #0
 8009002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009004:	f7fc ffa6 	bl	8005f54 <HAL_GetTick>
 8009008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800900a:	e008      	b.n	800901e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800900c:	f7fc ffa2 	bl	8005f54 <HAL_GetTick>
 8009010:	4602      	mov	r2, r0
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	2b02      	cmp	r3, #2
 8009018:	d901      	bls.n	800901e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	e087      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800901e:	4b27      	ldr	r3, [pc, #156]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1f0      	bne.n	800900c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	69da      	ldr	r2, [r3, #28]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a1b      	ldr	r3, [r3, #32]
 8009032:	431a      	orrs	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009038:	019b      	lsls	r3, r3, #6
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009040:	085b      	lsrs	r3, r3, #1
 8009042:	3b01      	subs	r3, #1
 8009044:	041b      	lsls	r3, r3, #16
 8009046:	431a      	orrs	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904c:	061b      	lsls	r3, r3, #24
 800904e:	491b      	ldr	r1, [pc, #108]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8009050:	4313      	orrs	r3, r2
 8009052:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009054:	4b1b      	ldr	r3, [pc, #108]	@ (80090c4 <HAL_RCC_OscConfig+0x478>)
 8009056:	2201      	movs	r2, #1
 8009058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800905a:	f7fc ff7b 	bl	8005f54 <HAL_GetTick>
 800905e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009060:	e008      	b.n	8009074 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009062:	f7fc ff77 	bl	8005f54 <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	2b02      	cmp	r3, #2
 800906e:	d901      	bls.n	8009074 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009070:	2303      	movs	r3, #3
 8009072:	e05c      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009074:	4b11      	ldr	r3, [pc, #68]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800907c:	2b00      	cmp	r3, #0
 800907e:	d0f0      	beq.n	8009062 <HAL_RCC_OscConfig+0x416>
 8009080:	e054      	b.n	800912c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009082:	4b10      	ldr	r3, [pc, #64]	@ (80090c4 <HAL_RCC_OscConfig+0x478>)
 8009084:	2200      	movs	r2, #0
 8009086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009088:	f7fc ff64 	bl	8005f54 <HAL_GetTick>
 800908c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800908e:	e008      	b.n	80090a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009090:	f7fc ff60 	bl	8005f54 <HAL_GetTick>
 8009094:	4602      	mov	r2, r0
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	2b02      	cmp	r3, #2
 800909c:	d901      	bls.n	80090a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e045      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090a2:	4b06      	ldr	r3, [pc, #24]	@ (80090bc <HAL_RCC_OscConfig+0x470>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1f0      	bne.n	8009090 <HAL_RCC_OscConfig+0x444>
 80090ae:	e03d      	b.n	800912c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	699b      	ldr	r3, [r3, #24]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d107      	bne.n	80090c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e038      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
 80090bc:	40023800 	.word	0x40023800
 80090c0:	40007000 	.word	0x40007000
 80090c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80090c8:	4b1b      	ldr	r3, [pc, #108]	@ (8009138 <HAL_RCC_OscConfig+0x4ec>)
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	699b      	ldr	r3, [r3, #24]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d028      	beq.n	8009128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d121      	bne.n	8009128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d11a      	bne.n	8009128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80090f8:	4013      	ands	r3, r2
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80090fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009100:	4293      	cmp	r3, r2
 8009102:	d111      	bne.n	8009128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800910e:	085b      	lsrs	r3, r3, #1
 8009110:	3b01      	subs	r3, #1
 8009112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009114:	429a      	cmp	r2, r3
 8009116:	d107      	bne.n	8009128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009124:	429a      	cmp	r2, r3
 8009126:	d001      	beq.n	800912c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e000      	b.n	800912e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	40023800 	.word	0x40023800

0800913c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d101      	bne.n	8009150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	e0cc      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009150:	4b68      	ldr	r3, [pc, #416]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 0307 	and.w	r3, r3, #7
 8009158:	683a      	ldr	r2, [r7, #0]
 800915a:	429a      	cmp	r2, r3
 800915c:	d90c      	bls.n	8009178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800915e:	4b65      	ldr	r3, [pc, #404]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	b2d2      	uxtb	r2, r2
 8009164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009166:	4b63      	ldr	r3, [pc, #396]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 0307 	and.w	r3, r3, #7
 800916e:	683a      	ldr	r2, [r7, #0]
 8009170:	429a      	cmp	r2, r3
 8009172:	d001      	beq.n	8009178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e0b8      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f003 0302 	and.w	r3, r3, #2
 8009180:	2b00      	cmp	r3, #0
 8009182:	d020      	beq.n	80091c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 0304 	and.w	r3, r3, #4
 800918c:	2b00      	cmp	r3, #0
 800918e:	d005      	beq.n	800919c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009190:	4b59      	ldr	r3, [pc, #356]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	4a58      	ldr	r2, [pc, #352]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 8009196:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800919a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f003 0308 	and.w	r3, r3, #8
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d005      	beq.n	80091b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80091a8:	4b53      	ldr	r3, [pc, #332]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	4a52      	ldr	r2, [pc, #328]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80091b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091b4:	4b50      	ldr	r3, [pc, #320]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	494d      	ldr	r1, [pc, #308]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091c2:	4313      	orrs	r3, r2
 80091c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 0301 	and.w	r3, r3, #1
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d044      	beq.n	800925c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d107      	bne.n	80091ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091da:	4b47      	ldr	r3, [pc, #284]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d119      	bne.n	800921a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	e07f      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d003      	beq.n	80091fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	d107      	bne.n	800920a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091fa:	4b3f      	ldr	r3, [pc, #252]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009202:	2b00      	cmp	r3, #0
 8009204:	d109      	bne.n	800921a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e06f      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800920a:	4b3b      	ldr	r3, [pc, #236]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 0302 	and.w	r3, r3, #2
 8009212:	2b00      	cmp	r3, #0
 8009214:	d101      	bne.n	800921a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e067      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800921a:	4b37      	ldr	r3, [pc, #220]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	f023 0203 	bic.w	r2, r3, #3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	4934      	ldr	r1, [pc, #208]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 8009228:	4313      	orrs	r3, r2
 800922a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800922c:	f7fc fe92 	bl	8005f54 <HAL_GetTick>
 8009230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009232:	e00a      	b.n	800924a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009234:	f7fc fe8e 	bl	8005f54 <HAL_GetTick>
 8009238:	4602      	mov	r2, r0
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	1ad3      	subs	r3, r2, r3
 800923e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009242:	4293      	cmp	r3, r2
 8009244:	d901      	bls.n	800924a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e04f      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800924a:	4b2b      	ldr	r3, [pc, #172]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	f003 020c 	and.w	r2, r3, #12
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	429a      	cmp	r2, r3
 800925a:	d1eb      	bne.n	8009234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800925c:	4b25      	ldr	r3, [pc, #148]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f003 0307 	and.w	r3, r3, #7
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	429a      	cmp	r2, r3
 8009268:	d20c      	bcs.n	8009284 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800926a:	4b22      	ldr	r3, [pc, #136]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 800926c:	683a      	ldr	r2, [r7, #0]
 800926e:	b2d2      	uxtb	r2, r2
 8009270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009272:	4b20      	ldr	r3, [pc, #128]	@ (80092f4 <HAL_RCC_ClockConfig+0x1b8>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f003 0307 	and.w	r3, r3, #7
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	429a      	cmp	r2, r3
 800927e:	d001      	beq.n	8009284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e032      	b.n	80092ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f003 0304 	and.w	r3, r3, #4
 800928c:	2b00      	cmp	r3, #0
 800928e:	d008      	beq.n	80092a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009290:	4b19      	ldr	r3, [pc, #100]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	4916      	ldr	r1, [pc, #88]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 800929e:	4313      	orrs	r3, r2
 80092a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 0308 	and.w	r3, r3, #8
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d009      	beq.n	80092c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80092ae:	4b12      	ldr	r3, [pc, #72]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	00db      	lsls	r3, r3, #3
 80092bc:	490e      	ldr	r1, [pc, #56]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80092c2:	f000 f821 	bl	8009308 <HAL_RCC_GetSysClockFreq>
 80092c6:	4602      	mov	r2, r0
 80092c8:	4b0b      	ldr	r3, [pc, #44]	@ (80092f8 <HAL_RCC_ClockConfig+0x1bc>)
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	091b      	lsrs	r3, r3, #4
 80092ce:	f003 030f 	and.w	r3, r3, #15
 80092d2:	490a      	ldr	r1, [pc, #40]	@ (80092fc <HAL_RCC_ClockConfig+0x1c0>)
 80092d4:	5ccb      	ldrb	r3, [r1, r3]
 80092d6:	fa22 f303 	lsr.w	r3, r2, r3
 80092da:	4a09      	ldr	r2, [pc, #36]	@ (8009300 <HAL_RCC_ClockConfig+0x1c4>)
 80092dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80092de:	4b09      	ldr	r3, [pc, #36]	@ (8009304 <HAL_RCC_ClockConfig+0x1c8>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7fc fdf2 	bl	8005ecc <HAL_InitTick>

  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop
 80092f4:	40023c00 	.word	0x40023c00
 80092f8:	40023800 	.word	0x40023800
 80092fc:	08013bf8 	.word	0x08013bf8
 8009300:	20000008 	.word	0x20000008
 8009304:	2000000c 	.word	0x2000000c

08009308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800930c:	b094      	sub	sp, #80	@ 0x50
 800930e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009310:	2300      	movs	r3, #0
 8009312:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8009314:	2300      	movs	r3, #0
 8009316:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8009318:	2300      	movs	r3, #0
 800931a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800931c:	2300      	movs	r3, #0
 800931e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009320:	4b79      	ldr	r3, [pc, #484]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	f003 030c 	and.w	r3, r3, #12
 8009328:	2b08      	cmp	r3, #8
 800932a:	d00d      	beq.n	8009348 <HAL_RCC_GetSysClockFreq+0x40>
 800932c:	2b08      	cmp	r3, #8
 800932e:	f200 80e1 	bhi.w	80094f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009332:	2b00      	cmp	r3, #0
 8009334:	d002      	beq.n	800933c <HAL_RCC_GetSysClockFreq+0x34>
 8009336:	2b04      	cmp	r3, #4
 8009338:	d003      	beq.n	8009342 <HAL_RCC_GetSysClockFreq+0x3a>
 800933a:	e0db      	b.n	80094f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800933c:	4b73      	ldr	r3, [pc, #460]	@ (800950c <HAL_RCC_GetSysClockFreq+0x204>)
 800933e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009340:	e0db      	b.n	80094fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009342:	4b73      	ldr	r3, [pc, #460]	@ (8009510 <HAL_RCC_GetSysClockFreq+0x208>)
 8009344:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009346:	e0d8      	b.n	80094fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009348:	4b6f      	ldr	r3, [pc, #444]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009350:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009352:	4b6d      	ldr	r3, [pc, #436]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800935a:	2b00      	cmp	r3, #0
 800935c:	d063      	beq.n	8009426 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800935e:	4b6a      	ldr	r3, [pc, #424]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	099b      	lsrs	r3, r3, #6
 8009364:	2200      	movs	r2, #0
 8009366:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009368:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800936a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800936c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009370:	633b      	str	r3, [r7, #48]	@ 0x30
 8009372:	2300      	movs	r3, #0
 8009374:	637b      	str	r3, [r7, #52]	@ 0x34
 8009376:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800937a:	4622      	mov	r2, r4
 800937c:	462b      	mov	r3, r5
 800937e:	f04f 0000 	mov.w	r0, #0
 8009382:	f04f 0100 	mov.w	r1, #0
 8009386:	0159      	lsls	r1, r3, #5
 8009388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800938c:	0150      	lsls	r0, r2, #5
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	4621      	mov	r1, r4
 8009394:	1a51      	subs	r1, r2, r1
 8009396:	6139      	str	r1, [r7, #16]
 8009398:	4629      	mov	r1, r5
 800939a:	eb63 0301 	sbc.w	r3, r3, r1
 800939e:	617b      	str	r3, [r7, #20]
 80093a0:	f04f 0200 	mov.w	r2, #0
 80093a4:	f04f 0300 	mov.w	r3, #0
 80093a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093ac:	4659      	mov	r1, fp
 80093ae:	018b      	lsls	r3, r1, #6
 80093b0:	4651      	mov	r1, sl
 80093b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80093b6:	4651      	mov	r1, sl
 80093b8:	018a      	lsls	r2, r1, #6
 80093ba:	4651      	mov	r1, sl
 80093bc:	ebb2 0801 	subs.w	r8, r2, r1
 80093c0:	4659      	mov	r1, fp
 80093c2:	eb63 0901 	sbc.w	r9, r3, r1
 80093c6:	f04f 0200 	mov.w	r2, #0
 80093ca:	f04f 0300 	mov.w	r3, #0
 80093ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093da:	4690      	mov	r8, r2
 80093dc:	4699      	mov	r9, r3
 80093de:	4623      	mov	r3, r4
 80093e0:	eb18 0303 	adds.w	r3, r8, r3
 80093e4:	60bb      	str	r3, [r7, #8]
 80093e6:	462b      	mov	r3, r5
 80093e8:	eb49 0303 	adc.w	r3, r9, r3
 80093ec:	60fb      	str	r3, [r7, #12]
 80093ee:	f04f 0200 	mov.w	r2, #0
 80093f2:	f04f 0300 	mov.w	r3, #0
 80093f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80093fa:	4629      	mov	r1, r5
 80093fc:	024b      	lsls	r3, r1, #9
 80093fe:	4621      	mov	r1, r4
 8009400:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009404:	4621      	mov	r1, r4
 8009406:	024a      	lsls	r2, r1, #9
 8009408:	4610      	mov	r0, r2
 800940a:	4619      	mov	r1, r3
 800940c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800940e:	2200      	movs	r2, #0
 8009410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009414:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009418:	f7f7 fc26 	bl	8000c68 <__aeabi_uldivmod>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4613      	mov	r3, r2
 8009422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009424:	e058      	b.n	80094d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009426:	4b38      	ldr	r3, [pc, #224]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	099b      	lsrs	r3, r3, #6
 800942c:	2200      	movs	r2, #0
 800942e:	4618      	mov	r0, r3
 8009430:	4611      	mov	r1, r2
 8009432:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009436:	623b      	str	r3, [r7, #32]
 8009438:	2300      	movs	r3, #0
 800943a:	627b      	str	r3, [r7, #36]	@ 0x24
 800943c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009440:	4642      	mov	r2, r8
 8009442:	464b      	mov	r3, r9
 8009444:	f04f 0000 	mov.w	r0, #0
 8009448:	f04f 0100 	mov.w	r1, #0
 800944c:	0159      	lsls	r1, r3, #5
 800944e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009452:	0150      	lsls	r0, r2, #5
 8009454:	4602      	mov	r2, r0
 8009456:	460b      	mov	r3, r1
 8009458:	4641      	mov	r1, r8
 800945a:	ebb2 0a01 	subs.w	sl, r2, r1
 800945e:	4649      	mov	r1, r9
 8009460:	eb63 0b01 	sbc.w	fp, r3, r1
 8009464:	f04f 0200 	mov.w	r2, #0
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009470:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009474:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009478:	ebb2 040a 	subs.w	r4, r2, sl
 800947c:	eb63 050b 	sbc.w	r5, r3, fp
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	f04f 0300 	mov.w	r3, #0
 8009488:	00eb      	lsls	r3, r5, #3
 800948a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800948e:	00e2      	lsls	r2, r4, #3
 8009490:	4614      	mov	r4, r2
 8009492:	461d      	mov	r5, r3
 8009494:	4643      	mov	r3, r8
 8009496:	18e3      	adds	r3, r4, r3
 8009498:	603b      	str	r3, [r7, #0]
 800949a:	464b      	mov	r3, r9
 800949c:	eb45 0303 	adc.w	r3, r5, r3
 80094a0:	607b      	str	r3, [r7, #4]
 80094a2:	f04f 0200 	mov.w	r2, #0
 80094a6:	f04f 0300 	mov.w	r3, #0
 80094aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094ae:	4629      	mov	r1, r5
 80094b0:	028b      	lsls	r3, r1, #10
 80094b2:	4621      	mov	r1, r4
 80094b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094b8:	4621      	mov	r1, r4
 80094ba:	028a      	lsls	r2, r1, #10
 80094bc:	4610      	mov	r0, r2
 80094be:	4619      	mov	r1, r3
 80094c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094c2:	2200      	movs	r2, #0
 80094c4:	61bb      	str	r3, [r7, #24]
 80094c6:	61fa      	str	r2, [r7, #28]
 80094c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094cc:	f7f7 fbcc 	bl	8000c68 <__aeabi_uldivmod>
 80094d0:	4602      	mov	r2, r0
 80094d2:	460b      	mov	r3, r1
 80094d4:	4613      	mov	r3, r2
 80094d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80094d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009508 <HAL_RCC_GetSysClockFreq+0x200>)
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	0c1b      	lsrs	r3, r3, #16
 80094de:	f003 0303 	and.w	r3, r3, #3
 80094e2:	3301      	adds	r3, #1
 80094e4:	005b      	lsls	r3, r3, #1
 80094e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80094e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80094f2:	e002      	b.n	80094fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80094f4:	4b05      	ldr	r3, [pc, #20]	@ (800950c <HAL_RCC_GetSysClockFreq+0x204>)
 80094f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80094f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80094fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3750      	adds	r7, #80	@ 0x50
 8009500:	46bd      	mov	sp, r7
 8009502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009506:	bf00      	nop
 8009508:	40023800 	.word	0x40023800
 800950c:	00f42400 	.word	0x00f42400
 8009510:	007a1200 	.word	0x007a1200

08009514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009514:	b480      	push	{r7}
 8009516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009518:	4b03      	ldr	r3, [pc, #12]	@ (8009528 <HAL_RCC_GetHCLKFreq+0x14>)
 800951a:	681b      	ldr	r3, [r3, #0]
}
 800951c:	4618      	mov	r0, r3
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	20000008 	.word	0x20000008

0800952c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009530:	f7ff fff0 	bl	8009514 <HAL_RCC_GetHCLKFreq>
 8009534:	4602      	mov	r2, r0
 8009536:	4b05      	ldr	r3, [pc, #20]	@ (800954c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	0a9b      	lsrs	r3, r3, #10
 800953c:	f003 0307 	and.w	r3, r3, #7
 8009540:	4903      	ldr	r1, [pc, #12]	@ (8009550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009542:	5ccb      	ldrb	r3, [r1, r3]
 8009544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009548:	4618      	mov	r0, r3
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40023800 	.word	0x40023800
 8009550:	08013c08 	.word	0x08013c08

08009554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009558:	f7ff ffdc 	bl	8009514 <HAL_RCC_GetHCLKFreq>
 800955c:	4602      	mov	r2, r0
 800955e:	4b05      	ldr	r3, [pc, #20]	@ (8009574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009560:	689b      	ldr	r3, [r3, #8]
 8009562:	0b5b      	lsrs	r3, r3, #13
 8009564:	f003 0307 	and.w	r3, r3, #7
 8009568:	4903      	ldr	r1, [pc, #12]	@ (8009578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800956a:	5ccb      	ldrb	r3, [r1, r3]
 800956c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009570:	4618      	mov	r0, r3
 8009572:	bd80      	pop	{r7, pc}
 8009574:	40023800 	.word	0x40023800
 8009578:	08013c08 	.word	0x08013c08

0800957c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800958a:	2301      	movs	r3, #1
 800958c:	e07b      	b.n	8009686 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009592:	2b00      	cmp	r3, #0
 8009594:	d108      	bne.n	80095a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800959e:	d009      	beq.n	80095b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	61da      	str	r2, [r3, #28]
 80095a6:	e005      	b.n	80095b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d106      	bne.n	80095d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f7fb fcc8 	bl	8004f64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2202      	movs	r2, #2
 80095d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80095fc:	431a      	orrs	r2, r3
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009606:	431a      	orrs	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	f003 0302 	and.w	r3, r3, #2
 8009610:	431a      	orrs	r2, r3
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	f003 0301 	and.w	r3, r3, #1
 800961a:	431a      	orrs	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	699b      	ldr	r3, [r3, #24]
 8009620:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009624:	431a      	orrs	r2, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800962e:	431a      	orrs	r2, r3
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6a1b      	ldr	r3, [r3, #32]
 8009634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009638:	ea42 0103 	orr.w	r1, r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009640:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	0c1b      	lsrs	r3, r3, #16
 8009652:	f003 0104 	and.w	r1, r3, #4
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965a:	f003 0210 	and.w	r2, r3, #16
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	430a      	orrs	r2, r1
 8009664:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	69da      	ldr	r2, [r3, #28]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009674:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2200      	movs	r2, #0
 800967a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	3708      	adds	r7, #8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}

0800968e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b088      	sub	sp, #32
 8009692:	af00      	add	r7, sp, #0
 8009694:	60f8      	str	r0, [r7, #12]
 8009696:	60b9      	str	r1, [r7, #8]
 8009698:	603b      	str	r3, [r7, #0]
 800969a:	4613      	mov	r3, r2
 800969c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800969e:	f7fc fc59 	bl	8005f54 <HAL_GetTick>
 80096a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80096a4:	88fb      	ldrh	r3, [r7, #6]
 80096a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d001      	beq.n	80096b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80096b4:	2302      	movs	r3, #2
 80096b6:	e12a      	b.n	800990e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d002      	beq.n	80096c4 <HAL_SPI_Transmit+0x36>
 80096be:	88fb      	ldrh	r3, [r7, #6]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d101      	bne.n	80096c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80096c4:	2301      	movs	r3, #1
 80096c6:	e122      	b.n	800990e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d101      	bne.n	80096d6 <HAL_SPI_Transmit+0x48>
 80096d2:	2302      	movs	r3, #2
 80096d4:	e11b      	b.n	800990e <HAL_SPI_Transmit+0x280>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2201      	movs	r2, #1
 80096da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2203      	movs	r2, #3
 80096e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2200      	movs	r2, #0
 80096ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	68ba      	ldr	r2, [r7, #8]
 80096f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	88fa      	ldrh	r2, [r7, #6]
 80096f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	88fa      	ldrh	r2, [r7, #6]
 80096fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2200      	movs	r2, #0
 8009708:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2200      	movs	r2, #0
 800970e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2200      	movs	r2, #0
 8009714:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009724:	d10f      	bne.n	8009746 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009734:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009744:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009750:	2b40      	cmp	r3, #64	@ 0x40
 8009752:	d007      	beq.n	8009764 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009762:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800976c:	d152      	bne.n	8009814 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d002      	beq.n	800977c <HAL_SPI_Transmit+0xee>
 8009776:	8b7b      	ldrh	r3, [r7, #26]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d145      	bne.n	8009808 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009780:	881a      	ldrh	r2, [r3, #0]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978c:	1c9a      	adds	r2, r3, #2
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009796:	b29b      	uxth	r3, r3
 8009798:	3b01      	subs	r3, #1
 800979a:	b29a      	uxth	r2, r3
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097a0:	e032      	b.n	8009808 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d112      	bne.n	80097d6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b4:	881a      	ldrh	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c0:	1c9a      	adds	r2, r3, #2
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	3b01      	subs	r3, #1
 80097ce:	b29a      	uxth	r2, r3
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80097d4:	e018      	b.n	8009808 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097d6:	f7fc fbbd 	bl	8005f54 <HAL_GetTick>
 80097da:	4602      	mov	r2, r0
 80097dc:	69fb      	ldr	r3, [r7, #28]
 80097de:	1ad3      	subs	r3, r2, r3
 80097e0:	683a      	ldr	r2, [r7, #0]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d803      	bhi.n	80097ee <HAL_SPI_Transmit+0x160>
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ec:	d102      	bne.n	80097f4 <HAL_SPI_Transmit+0x166>
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d109      	bne.n	8009808 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e082      	b.n	800990e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800980c:	b29b      	uxth	r3, r3
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1c7      	bne.n	80097a2 <HAL_SPI_Transmit+0x114>
 8009812:	e053      	b.n	80098bc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d002      	beq.n	8009822 <HAL_SPI_Transmit+0x194>
 800981c:	8b7b      	ldrh	r3, [r7, #26]
 800981e:	2b01      	cmp	r3, #1
 8009820:	d147      	bne.n	80098b2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	330c      	adds	r3, #12
 800982c:	7812      	ldrb	r2, [r2, #0]
 800982e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009834:	1c5a      	adds	r2, r3, #1
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800983e:	b29b      	uxth	r3, r3
 8009840:	3b01      	subs	r3, #1
 8009842:	b29a      	uxth	r2, r3
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009848:	e033      	b.n	80098b2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	f003 0302 	and.w	r3, r3, #2
 8009854:	2b02      	cmp	r3, #2
 8009856:	d113      	bne.n	8009880 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	330c      	adds	r3, #12
 8009862:	7812      	ldrb	r2, [r2, #0]
 8009864:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800986a:	1c5a      	adds	r2, r3, #1
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009874:	b29b      	uxth	r3, r3
 8009876:	3b01      	subs	r3, #1
 8009878:	b29a      	uxth	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800987e:	e018      	b.n	80098b2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009880:	f7fc fb68 	bl	8005f54 <HAL_GetTick>
 8009884:	4602      	mov	r2, r0
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	1ad3      	subs	r3, r2, r3
 800988a:	683a      	ldr	r2, [r7, #0]
 800988c:	429a      	cmp	r2, r3
 800988e:	d803      	bhi.n	8009898 <HAL_SPI_Transmit+0x20a>
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009896:	d102      	bne.n	800989e <HAL_SPI_Transmit+0x210>
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d109      	bne.n	80098b2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2201      	movs	r2, #1
 80098a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e02d      	b.n	800990e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1c6      	bne.n	800984a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098bc:	69fa      	ldr	r2, [r7, #28]
 80098be:	6839      	ldr	r1, [r7, #0]
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f000 fdcf 	bl	800a464 <SPI_EndRxTxTransaction>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d002      	beq.n	80098d2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2220      	movs	r2, #32
 80098d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d10a      	bne.n	80098f0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	617b      	str	r3, [r7, #20]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	617b      	str	r3, [r7, #20]
 80098ee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2200      	movs	r2, #0
 80098fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009904:	2b00      	cmp	r3, #0
 8009906:	d001      	beq.n	800990c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e000      	b.n	800990e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800990c:	2300      	movs	r3, #0
  }
}
 800990e:	4618      	mov	r0, r3
 8009910:	3720      	adds	r7, #32
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b08a      	sub	sp, #40	@ 0x28
 800991a:	af00      	add	r7, sp, #0
 800991c:	60f8      	str	r0, [r7, #12]
 800991e:	60b9      	str	r1, [r7, #8]
 8009920:	607a      	str	r2, [r7, #4]
 8009922:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009924:	2301      	movs	r3, #1
 8009926:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009928:	f7fc fb14 	bl	8005f54 <HAL_GetTick>
 800992c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009934:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800993c:	887b      	ldrh	r3, [r7, #2]
 800993e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009940:	7ffb      	ldrb	r3, [r7, #31]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d00c      	beq.n	8009960 <HAL_SPI_TransmitReceive+0x4a>
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800994c:	d106      	bne.n	800995c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d102      	bne.n	800995c <HAL_SPI_TransmitReceive+0x46>
 8009956:	7ffb      	ldrb	r3, [r7, #31]
 8009958:	2b04      	cmp	r3, #4
 800995a:	d001      	beq.n	8009960 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800995c:	2302      	movs	r3, #2
 800995e:	e17f      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d005      	beq.n	8009972 <HAL_SPI_TransmitReceive+0x5c>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d002      	beq.n	8009972 <HAL_SPI_TransmitReceive+0x5c>
 800996c:	887b      	ldrh	r3, [r7, #2]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e174      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800997c:	2b01      	cmp	r3, #1
 800997e:	d101      	bne.n	8009984 <HAL_SPI_TransmitReceive+0x6e>
 8009980:	2302      	movs	r3, #2
 8009982:	e16d      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b04      	cmp	r3, #4
 8009996:	d003      	beq.n	80099a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2205      	movs	r2, #5
 800999c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2200      	movs	r2, #0
 80099a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	687a      	ldr	r2, [r7, #4]
 80099aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	887a      	ldrh	r2, [r7, #2]
 80099b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	887a      	ldrh	r2, [r7, #2]
 80099b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	68ba      	ldr	r2, [r7, #8]
 80099bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	887a      	ldrh	r2, [r7, #2]
 80099c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	887a      	ldrh	r2, [r7, #2]
 80099c8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e0:	2b40      	cmp	r3, #64	@ 0x40
 80099e2:	d007      	beq.n	80099f4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099fc:	d17e      	bne.n	8009afc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d002      	beq.n	8009a0c <HAL_SPI_TransmitReceive+0xf6>
 8009a06:	8afb      	ldrh	r3, [r7, #22]
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	d16c      	bne.n	8009ae6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a10:	881a      	ldrh	r2, [r3, #0]
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a1c:	1c9a      	adds	r2, r3, #2
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	b29a      	uxth	r2, r3
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a30:	e059      	b.n	8009ae6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	f003 0302 	and.w	r3, r3, #2
 8009a3c:	2b02      	cmp	r3, #2
 8009a3e:	d11b      	bne.n	8009a78 <HAL_SPI_TransmitReceive+0x162>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a44:	b29b      	uxth	r3, r3
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d016      	beq.n	8009a78 <HAL_SPI_TransmitReceive+0x162>
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d113      	bne.n	8009a78 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a54:	881a      	ldrh	r2, [r3, #0]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a60:	1c9a      	adds	r2, r3, #2
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a6a:	b29b      	uxth	r3, r3
 8009a6c:	3b01      	subs	r3, #1
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a74:	2300      	movs	r3, #0
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d119      	bne.n	8009aba <HAL_SPI_TransmitReceive+0x1a4>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d014      	beq.n	8009aba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68da      	ldr	r2, [r3, #12]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a9a:	b292      	uxth	r2, r2
 8009a9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa2:	1c9a      	adds	r2, r3, #2
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009aba:	f7fc fa4b 	bl	8005f54 <HAL_GetTick>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	1ad3      	subs	r3, r2, r3
 8009ac4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d80d      	bhi.n	8009ae6 <HAL_SPI_TransmitReceive+0x1d0>
 8009aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ad0:	d009      	beq.n	8009ae6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	e0bc      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d1a0      	bne.n	8009a32 <HAL_SPI_TransmitReceive+0x11c>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d19b      	bne.n	8009a32 <HAL_SPI_TransmitReceive+0x11c>
 8009afa:	e082      	b.n	8009c02 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d002      	beq.n	8009b0a <HAL_SPI_TransmitReceive+0x1f4>
 8009b04:	8afb      	ldrh	r3, [r7, #22]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d171      	bne.n	8009bee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	330c      	adds	r3, #12
 8009b14:	7812      	ldrb	r2, [r2, #0]
 8009b16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b1c:	1c5a      	adds	r2, r3, #1
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b26:	b29b      	uxth	r3, r3
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	b29a      	uxth	r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b30:	e05d      	b.n	8009bee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	f003 0302 	and.w	r3, r3, #2
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d11c      	bne.n	8009b7a <HAL_SPI_TransmitReceive+0x264>
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b44:	b29b      	uxth	r3, r3
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d017      	beq.n	8009b7a <HAL_SPI_TransmitReceive+0x264>
 8009b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	d114      	bne.n	8009b7a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	330c      	adds	r3, #12
 8009b5a:	7812      	ldrb	r2, [r2, #0]
 8009b5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b62:	1c5a      	adds	r2, r3, #1
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b76:	2300      	movs	r3, #0
 8009b78:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d119      	bne.n	8009bbc <HAL_SPI_TransmitReceive+0x2a6>
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d014      	beq.n	8009bbc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	68da      	ldr	r2, [r3, #12]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b9c:	b2d2      	uxtb	r2, r2
 8009b9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba4:	1c5a      	adds	r2, r3, #1
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	b29a      	uxth	r2, r3
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009bbc:	f7fc f9ca 	bl	8005f54 <HAL_GetTick>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	6a3b      	ldr	r3, [r7, #32]
 8009bc4:	1ad3      	subs	r3, r2, r3
 8009bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d803      	bhi.n	8009bd4 <HAL_SPI_TransmitReceive+0x2be>
 8009bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd2:	d102      	bne.n	8009bda <HAL_SPI_TransmitReceive+0x2c4>
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d109      	bne.n	8009bee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2200      	movs	r2, #0
 8009be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009bea:	2303      	movs	r3, #3
 8009bec:	e038      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d19c      	bne.n	8009b32 <HAL_SPI_TransmitReceive+0x21c>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d197      	bne.n	8009b32 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c02:	6a3a      	ldr	r2, [r7, #32]
 8009c04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 fc2c 	bl	800a464 <SPI_EndRxTxTransaction>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d008      	beq.n	8009c24 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2220      	movs	r2, #32
 8009c16:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e01d      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d10a      	bne.n	8009c42 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	613b      	str	r3, [r7, #16]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	613b      	str	r3, [r7, #16]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	613b      	str	r3, [r7, #16]
 8009c40:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e000      	b.n	8009c60 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009c5e:	2300      	movs	r3, #0
  }
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3728      	adds	r7, #40	@ 0x28
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
 8009c74:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009c7c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8009c84:	7dfb      	ldrb	r3, [r7, #23]
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d00c      	beq.n	8009ca4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c90:	d106      	bne.n	8009ca0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d102      	bne.n	8009ca0 <HAL_SPI_TransmitReceive_DMA+0x38>
 8009c9a:	7dfb      	ldrb	r3, [r7, #23]
 8009c9c:	2b04      	cmp	r3, #4
 8009c9e:	d001      	beq.n	8009ca4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	e0cf      	b.n	8009e44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d005      	beq.n	8009cb6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8009cb0:	887b      	ldrh	r3, [r7, #2]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e0c4      	b.n	8009e44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d101      	bne.n	8009cc8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8009cc4:	2302      	movs	r3, #2
 8009cc6:	e0bd      	b.n	8009e44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b04      	cmp	r3, #4
 8009cda:	d003      	beq.n	8009ce4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2205      	movs	r2, #5
 8009ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	887a      	ldrh	r2, [r7, #2]
 8009cf4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	887a      	ldrh	r2, [r7, #2]
 8009cfa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	887a      	ldrh	r2, [r7, #2]
 8009d06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	887a      	ldrh	r2, [r7, #2]
 8009d0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2200      	movs	r2, #0
 8009d12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2200      	movs	r2, #0
 8009d18:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	2b04      	cmp	r3, #4
 8009d24:	d108      	bne.n	8009d38 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d2a:	4a48      	ldr	r2, [pc, #288]	@ (8009e4c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8009d2c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d32:	4a47      	ldr	r2, [pc, #284]	@ (8009e50 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8009d34:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d36:	e007      	b.n	8009d48 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d3c:	4a45      	ldr	r2, [pc, #276]	@ (8009e54 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8009d3e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d44:	4a44      	ldr	r2, [pc, #272]	@ (8009e58 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8009d46:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d4c:	4a43      	ldr	r2, [pc, #268]	@ (8009e5c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8009d4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d54:	2200      	movs	r2, #0
 8009d56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	330c      	adds	r3, #12
 8009d62:	4619      	mov	r1, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d68:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009d70:	f7fd f810 	bl	8006d94 <HAL_DMA_Start_IT>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d00b      	beq.n	8009d92 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d7e:	f043 0210 	orr.w	r2, r3, #16
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e058      	b.n	8009e44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685a      	ldr	r2, [r3, #4]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f042 0201 	orr.w	r2, r2, #1
 8009da0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009da6:	2200      	movs	r2, #0
 8009da8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dae:	2200      	movs	r2, #0
 8009db0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009db6:	2200      	movs	r2, #0
 8009db8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dca:	4619      	mov	r1, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	330c      	adds	r3, #12
 8009dd2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009dd8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009dda:	f7fc ffdb 	bl	8006d94 <HAL_DMA_Start_IT>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00b      	beq.n	8009dfc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009de8:	f043 0210 	orr.w	r2, r3, #16
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e023      	b.n	8009e44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e06:	2b40      	cmp	r3, #64	@ 0x40
 8009e08:	d007      	beq.n	8009e1a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e18:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	685a      	ldr	r2, [r3, #4]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f042 0220 	orr.w	r2, r2, #32
 8009e30:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	685a      	ldr	r2, [r3, #4]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f042 0202 	orr.w	r2, r2, #2
 8009e40:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3718      	adds	r7, #24
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	0800a1e9 	.word	0x0800a1e9
 8009e50:	0800a0b1 	.word	0x0800a0b1
 8009e54:	0800a205 	.word	0x0800a205
 8009e58:	0800a159 	.word	0x0800a159
 8009e5c:	0800a221 	.word	0x0800a221

08009e60 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	099b      	lsrs	r3, r3, #6
 8009e7c:	f003 0301 	and.w	r3, r3, #1
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10f      	bne.n	8009ea4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d00a      	beq.n	8009ea4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	099b      	lsrs	r3, r3, #6
 8009e92:	f003 0301 	and.w	r3, r3, #1
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d004      	beq.n	8009ea4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	4798      	blx	r3
    return;
 8009ea2:	e0d7      	b.n	800a054 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	085b      	lsrs	r3, r3, #1
 8009ea8:	f003 0301 	and.w	r3, r3, #1
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00a      	beq.n	8009ec6 <HAL_SPI_IRQHandler+0x66>
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	09db      	lsrs	r3, r3, #7
 8009eb4:	f003 0301 	and.w	r3, r3, #1
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d004      	beq.n	8009ec6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	4798      	blx	r3
    return;
 8009ec4:	e0c6      	b.n	800a054 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009ec6:	69bb      	ldr	r3, [r7, #24]
 8009ec8:	095b      	lsrs	r3, r3, #5
 8009eca:	f003 0301 	and.w	r3, r3, #1
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d10c      	bne.n	8009eec <HAL_SPI_IRQHandler+0x8c>
 8009ed2:	69bb      	ldr	r3, [r7, #24]
 8009ed4:	099b      	lsrs	r3, r3, #6
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d106      	bne.n	8009eec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009ede:	69bb      	ldr	r3, [r7, #24]
 8009ee0:	0a1b      	lsrs	r3, r3, #8
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	f000 80b4 	beq.w	800a054 <HAL_SPI_IRQHandler+0x1f4>
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	095b      	lsrs	r3, r3, #5
 8009ef0:	f003 0301 	and.w	r3, r3, #1
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f000 80ad 	beq.w	800a054 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	099b      	lsrs	r3, r3, #6
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d023      	beq.n	8009f4e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b03      	cmp	r3, #3
 8009f10:	d011      	beq.n	8009f36 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f16:	f043 0204 	orr.w	r2, r3, #4
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f1e:	2300      	movs	r3, #0
 8009f20:	617b      	str	r3, [r7, #20]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	617b      	str	r3, [r7, #20]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	617b      	str	r3, [r7, #20]
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	e00b      	b.n	8009f4e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f36:	2300      	movs	r3, #0
 8009f38:	613b      	str	r3, [r7, #16]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	613b      	str	r3, [r7, #16]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	689b      	ldr	r3, [r3, #8]
 8009f48:	613b      	str	r3, [r7, #16]
 8009f4a:	693b      	ldr	r3, [r7, #16]
        return;
 8009f4c:	e082      	b.n	800a054 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	095b      	lsrs	r3, r3, #5
 8009f52:	f003 0301 	and.w	r3, r3, #1
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d014      	beq.n	8009f84 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f5e:	f043 0201 	orr.w	r2, r3, #1
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009f66:	2300      	movs	r3, #0
 8009f68:	60fb      	str	r3, [r7, #12]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	60fb      	str	r3, [r7, #12]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f80:	601a      	str	r2, [r3, #0]
 8009f82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009f84:	69bb      	ldr	r3, [r7, #24]
 8009f86:	0a1b      	lsrs	r3, r3, #8
 8009f88:	f003 0301 	and.w	r3, r3, #1
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00c      	beq.n	8009faa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f94:	f043 0208 	orr.w	r2, r3, #8
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	60bb      	str	r3, [r7, #8]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	60bb      	str	r3, [r7, #8]
 8009fa8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d04f      	beq.n	800a052 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	685a      	ldr	r2, [r3, #4]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009fc0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d104      	bne.n	8009fde <HAL_SPI_IRQHandler+0x17e>
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	f003 0301 	and.w	r3, r3, #1
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d034      	beq.n	800a048 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	685a      	ldr	r2, [r3, #4]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f022 0203 	bic.w	r2, r2, #3
 8009fec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d011      	beq.n	800a01a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ffa:	4a18      	ldr	r2, [pc, #96]	@ (800a05c <HAL_SPI_IRQHandler+0x1fc>)
 8009ffc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a002:	4618      	mov	r0, r3
 800a004:	f7fc ff8e 	bl	8006f24 <HAL_DMA_Abort_IT>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d005      	beq.n	800a01a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a012:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d016      	beq.n	800a050 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a026:	4a0d      	ldr	r2, [pc, #52]	@ (800a05c <HAL_SPI_IRQHandler+0x1fc>)
 800a028:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fc ff78 	bl	8006f24 <HAL_DMA_Abort_IT>
 800a034:	4603      	mov	r3, r0
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00a      	beq.n	800a050 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a03e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a046:	e003      	b.n	800a050 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f827 	bl	800a09c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a04e:	e000      	b.n	800a052 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a050:	bf00      	nop
    return;
 800a052:	bf00      	nop
  }
}
 800a054:	3720      	adds	r7, #32
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	0800a261 	.word	0x0800a261

0800a060 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a068:	bf00      	nop
 800a06a:	370c      	adds	r7, #12
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a090:	bf00      	nop
 800a092:	370c      	adds	r7, #12
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0bc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a0be:	f7fb ff49 	bl	8005f54 <HAL_GetTick>
 800a0c2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0d2:	d03b      	beq.n	800a14c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	685a      	ldr	r2, [r3, #4]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f022 0220 	bic.w	r2, r2, #32
 800a0e2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10d      	bne.n	800a108 <SPI_DMAReceiveCplt+0x58>
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a0f4:	d108      	bne.n	800a108 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	685a      	ldr	r2, [r3, #4]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f022 0203 	bic.w	r2, r2, #3
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	e007      	b.n	800a118 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f022 0201 	bic.w	r2, r2, #1
 800a116:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	2164      	movs	r1, #100	@ 0x64
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f93b 	bl	800a398 <SPI_EndRxTransaction>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d002      	beq.n	800a12e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2220      	movs	r2, #32
 800a12c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2201      	movs	r2, #1
 800a138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a140:	2b00      	cmp	r3, #0
 800a142:	d003      	beq.n	800a14c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f7ff ffa9 	bl	800a09c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a14a:	e002      	b.n	800a152 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800a14c:	68f8      	ldr	r0, [r7, #12]
 800a14e:	f7ff ff87 	bl	800a060 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a152:	3710      	adds	r7, #16
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a164:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a166:	f7fb fef5 	bl	8005f54 <HAL_GetTick>
 800a16a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a17a:	d02f      	beq.n	800a1dc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f022 0220 	bic.w	r2, r2, #32
 800a18a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a18c:	68ba      	ldr	r2, [r7, #8]
 800a18e:	2164      	movs	r1, #100	@ 0x64
 800a190:	68f8      	ldr	r0, [r7, #12]
 800a192:	f000 f967 	bl	800a464 <SPI_EndRxTxTransaction>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d005      	beq.n	800a1a8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1a0:	f043 0220 	orr.w	r2, r3, #32
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	685a      	ldr	r2, [r3, #4]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f022 0203 	bic.w	r2, r2, #3
 800a1b6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d003      	beq.n	800a1dc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f7ff ff61 	bl	800a09c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a1da:	e002      	b.n	800a1e2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800a1dc:	68f8      	ldr	r0, [r7, #12]
 800a1de:	f7f9 f9f7 	bl	80035d0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f7ff ff3c 	bl	800a074 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a1fc:	bf00      	nop
 800a1fe:	3710      	adds	r7, #16
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a210:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800a212:	68f8      	ldr	r0, [r7, #12]
 800a214:	f7ff ff38 	bl	800a088 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a218:	bf00      	nop
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a22c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	685a      	ldr	r2, [r3, #4]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f022 0203 	bic.w	r2, r2, #3
 800a23c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a242:	f043 0210 	orr.w	r2, r3, #16
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2201      	movs	r2, #1
 800a24e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a252:	68f8      	ldr	r0, [r7, #12]
 800a254:	f7ff ff22 	bl	800a09c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a258:	bf00      	nop
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a27a:	68f8      	ldr	r0, [r7, #12]
 800a27c:	f7ff ff0e 	bl	800a09c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a280:	bf00      	nop
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b088      	sub	sp, #32
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	603b      	str	r3, [r7, #0]
 800a294:	4613      	mov	r3, r2
 800a296:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a298:	f7fb fe5c 	bl	8005f54 <HAL_GetTick>
 800a29c:	4602      	mov	r2, r0
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	1a9b      	subs	r3, r3, r2
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a2a8:	f7fb fe54 	bl	8005f54 <HAL_GetTick>
 800a2ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a2ae:	4b39      	ldr	r3, [pc, #228]	@ (800a394 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	015b      	lsls	r3, r3, #5
 800a2b4:	0d1b      	lsrs	r3, r3, #20
 800a2b6:	69fa      	ldr	r2, [r7, #28]
 800a2b8:	fb02 f303 	mul.w	r3, r2, r3
 800a2bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a2be:	e055      	b.n	800a36c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c6:	d051      	beq.n	800a36c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2c8:	f7fb fe44 	bl	8005f54 <HAL_GetTick>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	69bb      	ldr	r3, [r7, #24]
 800a2d0:	1ad3      	subs	r3, r2, r3
 800a2d2:	69fa      	ldr	r2, [r7, #28]
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d902      	bls.n	800a2de <SPI_WaitFlagStateUntilTimeout+0x56>
 800a2d8:	69fb      	ldr	r3, [r7, #28]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d13d      	bne.n	800a35a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	685a      	ldr	r2, [r3, #4]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a2ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2f6:	d111      	bne.n	800a31c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a300:	d004      	beq.n	800a30c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a30a:	d107      	bne.n	800a31c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a31a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a320:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a324:	d10f      	bne.n	800a346 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a334:	601a      	str	r2, [r3, #0]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a344:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2201      	movs	r2, #1
 800a34a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a356:	2303      	movs	r3, #3
 800a358:	e018      	b.n	800a38c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d102      	bne.n	800a366 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a360:	2300      	movs	r3, #0
 800a362:	61fb      	str	r3, [r7, #28]
 800a364:	e002      	b.n	800a36c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	3b01      	subs	r3, #1
 800a36a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	689a      	ldr	r2, [r3, #8]
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	4013      	ands	r3, r2
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	429a      	cmp	r2, r3
 800a37a:	bf0c      	ite	eq
 800a37c:	2301      	moveq	r3, #1
 800a37e:	2300      	movne	r3, #0
 800a380:	b2db      	uxtb	r3, r3
 800a382:	461a      	mov	r2, r3
 800a384:	79fb      	ldrb	r3, [r7, #7]
 800a386:	429a      	cmp	r2, r3
 800a388:	d19a      	bne.n	800a2c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3720      	adds	r7, #32
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	20000008 	.word	0x20000008

0800a398 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b086      	sub	sp, #24
 800a39c:	af02      	add	r7, sp, #8
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3ac:	d111      	bne.n	800a3d2 <SPI_EndRxTransaction+0x3a>
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3b6:	d004      	beq.n	800a3c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	689b      	ldr	r3, [r3, #8]
 800a3bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3c0:	d107      	bne.n	800a3d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3d0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3da:	d12a      	bne.n	800a432 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3e4:	d012      	beq.n	800a40c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2180      	movs	r1, #128	@ 0x80
 800a3f0:	68f8      	ldr	r0, [r7, #12]
 800a3f2:	f7ff ff49 	bl	800a288 <SPI_WaitFlagStateUntilTimeout>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d02d      	beq.n	800a458 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a400:	f043 0220 	orr.w	r2, r3, #32
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a408:	2303      	movs	r3, #3
 800a40a:	e026      	b.n	800a45a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	9300      	str	r3, [sp, #0]
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	2200      	movs	r2, #0
 800a414:	2101      	movs	r1, #1
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f7ff ff36 	bl	800a288 <SPI_WaitFlagStateUntilTimeout>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d01a      	beq.n	800a458 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a426:	f043 0220 	orr.w	r2, r3, #32
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e013      	b.n	800a45a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	9300      	str	r3, [sp, #0]
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	2200      	movs	r2, #0
 800a43a:	2101      	movs	r1, #1
 800a43c:	68f8      	ldr	r0, [r7, #12]
 800a43e:	f7ff ff23 	bl	800a288 <SPI_WaitFlagStateUntilTimeout>
 800a442:	4603      	mov	r3, r0
 800a444:	2b00      	cmp	r3, #0
 800a446:	d007      	beq.n	800a458 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a44c:	f043 0220 	orr.w	r2, r3, #32
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a454:	2303      	movs	r3, #3
 800a456:	e000      	b.n	800a45a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a458:	2300      	movs	r3, #0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
	...

0800a464 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b088      	sub	sp, #32
 800a468:	af02      	add	r7, sp, #8
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	2201      	movs	r2, #1
 800a478:	2102      	movs	r1, #2
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f7ff ff04 	bl	800a288 <SPI_WaitFlagStateUntilTimeout>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d007      	beq.n	800a496 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a48a:	f043 0220 	orr.w	r2, r3, #32
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e032      	b.n	800a4fc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a496:	4b1b      	ldr	r3, [pc, #108]	@ (800a504 <SPI_EndRxTxTransaction+0xa0>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a1b      	ldr	r2, [pc, #108]	@ (800a508 <SPI_EndRxTxTransaction+0xa4>)
 800a49c:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a0:	0d5b      	lsrs	r3, r3, #21
 800a4a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a4a6:	fb02 f303 	mul.w	r3, r2, r3
 800a4aa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4b4:	d112      	bne.n	800a4dc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	9300      	str	r3, [sp, #0]
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	2180      	movs	r1, #128	@ 0x80
 800a4c0:	68f8      	ldr	r0, [r7, #12]
 800a4c2:	f7ff fee1 	bl	800a288 <SPI_WaitFlagStateUntilTimeout>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d016      	beq.n	800a4fa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4d0:	f043 0220 	orr.w	r2, r3, #32
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a4d8:	2303      	movs	r3, #3
 800a4da:	e00f      	b.n	800a4fc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d00a      	beq.n	800a4f8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4f2:	2b80      	cmp	r3, #128	@ 0x80
 800a4f4:	d0f2      	beq.n	800a4dc <SPI_EndRxTxTransaction+0x78>
 800a4f6:	e000      	b.n	800a4fa <SPI_EndRxTxTransaction+0x96>
        break;
 800a4f8:	bf00      	nop
  }

  return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3718      	adds	r7, #24
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	20000008 	.word	0x20000008
 800a508:	165e9f81 	.word	0x165e9f81

0800a50c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d101      	bne.n	800a51e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e041      	b.n	800a5a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d106      	bne.n	800a538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7fb f9c0 	bl	80058b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2202      	movs	r2, #2
 800a53c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	3304      	adds	r3, #4
 800a548:	4619      	mov	r1, r3
 800a54a:	4610      	mov	r0, r2
 800a54c:	f000 fe3c 	bl	800b1c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2201      	movs	r2, #1
 800a584:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2201      	movs	r2, #1
 800a58c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2201      	movs	r2, #1
 800a594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
	...

0800a5ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d001      	beq.n	800a5c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e04e      	b.n	800a662 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68da      	ldr	r2, [r3, #12]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f042 0201 	orr.w	r2, r2, #1
 800a5da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a23      	ldr	r2, [pc, #140]	@ (800a670 <HAL_TIM_Base_Start_IT+0xc4>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d022      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ee:	d01d      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a1f      	ldr	r2, [pc, #124]	@ (800a674 <HAL_TIM_Base_Start_IT+0xc8>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d018      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a678 <HAL_TIM_Base_Start_IT+0xcc>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d013      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a1c      	ldr	r2, [pc, #112]	@ (800a67c <HAL_TIM_Base_Start_IT+0xd0>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d00e      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a1b      	ldr	r2, [pc, #108]	@ (800a680 <HAL_TIM_Base_Start_IT+0xd4>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d009      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a19      	ldr	r2, [pc, #100]	@ (800a684 <HAL_TIM_Base_Start_IT+0xd8>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d004      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a18      	ldr	r2, [pc, #96]	@ (800a688 <HAL_TIM_Base_Start_IT+0xdc>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d111      	bne.n	800a650 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	f003 0307 	and.w	r3, r3, #7
 800a636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2b06      	cmp	r3, #6
 800a63c:	d010      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f042 0201 	orr.w	r2, r2, #1
 800a64c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a64e:	e007      	b.n	800a660 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f042 0201 	orr.w	r2, r2, #1
 800a65e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	40010000 	.word	0x40010000
 800a674:	40000400 	.word	0x40000400
 800a678:	40000800 	.word	0x40000800
 800a67c:	40000c00 	.word	0x40000c00
 800a680:	40010400 	.word	0x40010400
 800a684:	40014000 	.word	0x40014000
 800a688:	40001800 	.word	0x40001800

0800a68c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d101      	bne.n	800a69e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e041      	b.n	800a722 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d106      	bne.n	800a6b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 f839 	bl	800a72a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2202      	movs	r2, #2
 800a6bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681a      	ldr	r2, [r3, #0]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	4610      	mov	r0, r2
 800a6cc:	f000 fd7c 	bl	800b1c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2201      	movs	r2, #1
 800a704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2201      	movs	r2, #1
 800a70c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a720:	2300      	movs	r3, #0
}
 800a722:	4618      	mov	r0, r3
 800a724:	3708      	adds	r7, #8
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a72a:	b480      	push	{r7}
 800a72c:	b083      	sub	sp, #12
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a732:	bf00      	nop
 800a734:	370c      	adds	r7, #12
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr
	...

0800a740 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b086      	sub	sp, #24
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
 800a74c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d109      	bne.n	800a76c <HAL_TIM_PWM_Start_DMA+0x2c>
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	bf0c      	ite	eq
 800a764:	2301      	moveq	r3, #1
 800a766:	2300      	movne	r3, #0
 800a768:	b2db      	uxtb	r3, r3
 800a76a:	e022      	b.n	800a7b2 <HAL_TIM_PWM_Start_DMA+0x72>
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	2b04      	cmp	r3, #4
 800a770:	d109      	bne.n	800a786 <HAL_TIM_PWM_Start_DMA+0x46>
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	2b02      	cmp	r3, #2
 800a77c:	bf0c      	ite	eq
 800a77e:	2301      	moveq	r3, #1
 800a780:	2300      	movne	r3, #0
 800a782:	b2db      	uxtb	r3, r3
 800a784:	e015      	b.n	800a7b2 <HAL_TIM_PWM_Start_DMA+0x72>
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	2b08      	cmp	r3, #8
 800a78a:	d109      	bne.n	800a7a0 <HAL_TIM_PWM_Start_DMA+0x60>
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a792:	b2db      	uxtb	r3, r3
 800a794:	2b02      	cmp	r3, #2
 800a796:	bf0c      	ite	eq
 800a798:	2301      	moveq	r3, #1
 800a79a:	2300      	movne	r3, #0
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	e008      	b.n	800a7b2 <HAL_TIM_PWM_Start_DMA+0x72>
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	bf0c      	ite	eq
 800a7ac:	2301      	moveq	r3, #1
 800a7ae:	2300      	movne	r3, #0
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d001      	beq.n	800a7ba <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800a7b6:	2302      	movs	r3, #2
 800a7b8:	e171      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d109      	bne.n	800a7d4 <HAL_TIM_PWM_Start_DMA+0x94>
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7c6:	b2db      	uxtb	r3, r3
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	bf0c      	ite	eq
 800a7cc:	2301      	moveq	r3, #1
 800a7ce:	2300      	movne	r3, #0
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	e022      	b.n	800a81a <HAL_TIM_PWM_Start_DMA+0xda>
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	2b04      	cmp	r3, #4
 800a7d8:	d109      	bne.n	800a7ee <HAL_TIM_PWM_Start_DMA+0xae>
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	bf0c      	ite	eq
 800a7e6:	2301      	moveq	r3, #1
 800a7e8:	2300      	movne	r3, #0
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	e015      	b.n	800a81a <HAL_TIM_PWM_Start_DMA+0xda>
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b08      	cmp	r3, #8
 800a7f2:	d109      	bne.n	800a808 <HAL_TIM_PWM_Start_DMA+0xc8>
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	bf0c      	ite	eq
 800a800:	2301      	moveq	r3, #1
 800a802:	2300      	movne	r3, #0
 800a804:	b2db      	uxtb	r3, r3
 800a806:	e008      	b.n	800a81a <HAL_TIM_PWM_Start_DMA+0xda>
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b01      	cmp	r3, #1
 800a812:	bf0c      	ite	eq
 800a814:	2301      	moveq	r3, #1
 800a816:	2300      	movne	r3, #0
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d024      	beq.n	800a868 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d002      	beq.n	800a82a <HAL_TIM_PWM_Start_DMA+0xea>
 800a824:	887b      	ldrh	r3, [r7, #2]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e137      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d104      	bne.n	800a83e <HAL_TIM_PWM_Start_DMA+0xfe>
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2202      	movs	r2, #2
 800a838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a83c:	e016      	b.n	800a86c <HAL_TIM_PWM_Start_DMA+0x12c>
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	2b04      	cmp	r3, #4
 800a842:	d104      	bne.n	800a84e <HAL_TIM_PWM_Start_DMA+0x10e>
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2202      	movs	r2, #2
 800a848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a84c:	e00e      	b.n	800a86c <HAL_TIM_PWM_Start_DMA+0x12c>
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	2b08      	cmp	r3, #8
 800a852:	d104      	bne.n	800a85e <HAL_TIM_PWM_Start_DMA+0x11e>
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2202      	movs	r2, #2
 800a858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a85c:	e006      	b.n	800a86c <HAL_TIM_PWM_Start_DMA+0x12c>
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2202      	movs	r2, #2
 800a862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a866:	e001      	b.n	800a86c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e118      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	2b0c      	cmp	r3, #12
 800a870:	f200 80ae 	bhi.w	800a9d0 <HAL_TIM_PWM_Start_DMA+0x290>
 800a874:	a201      	add	r2, pc, #4	@ (adr r2, 800a87c <HAL_TIM_PWM_Start_DMA+0x13c>)
 800a876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a87a:	bf00      	nop
 800a87c:	0800a8b1 	.word	0x0800a8b1
 800a880:	0800a9d1 	.word	0x0800a9d1
 800a884:	0800a9d1 	.word	0x0800a9d1
 800a888:	0800a9d1 	.word	0x0800a9d1
 800a88c:	0800a8f9 	.word	0x0800a8f9
 800a890:	0800a9d1 	.word	0x0800a9d1
 800a894:	0800a9d1 	.word	0x0800a9d1
 800a898:	0800a9d1 	.word	0x0800a9d1
 800a89c:	0800a941 	.word	0x0800a941
 800a8a0:	0800a9d1 	.word	0x0800a9d1
 800a8a4:	0800a9d1 	.word	0x0800a9d1
 800a8a8:	0800a9d1 	.word	0x0800a9d1
 800a8ac:	0800a989 	.word	0x0800a989
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8b4:	4a7c      	ldr	r2, [pc, #496]	@ (800aaa8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a8b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8bc:	4a7b      	ldr	r2, [pc, #492]	@ (800aaac <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a8be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c4:	4a7a      	ldr	r2, [pc, #488]	@ (800aab0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a8c6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a8cc:	6879      	ldr	r1, [r7, #4]
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3334      	adds	r3, #52	@ 0x34
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	887b      	ldrh	r3, [r7, #2]
 800a8d8:	f7fc fa5c 	bl	8006d94 <HAL_DMA_Start_IT>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d001      	beq.n	800a8e6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e0db      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	68da      	ldr	r2, [r3, #12]
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a8f4:	60da      	str	r2, [r3, #12]
      break;
 800a8f6:	e06e      	b.n	800a9d6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8fc:	4a6a      	ldr	r2, [pc, #424]	@ (800aaa8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a8fe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a904:	4a69      	ldr	r2, [pc, #420]	@ (800aaac <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a906:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a90c:	4a68      	ldr	r2, [pc, #416]	@ (800aab0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a90e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a914:	6879      	ldr	r1, [r7, #4]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	3338      	adds	r3, #56	@ 0x38
 800a91c:	461a      	mov	r2, r3
 800a91e:	887b      	ldrh	r3, [r7, #2]
 800a920:	f7fc fa38 	bl	8006d94 <HAL_DMA_Start_IT>
 800a924:	4603      	mov	r3, r0
 800a926:	2b00      	cmp	r3, #0
 800a928:	d001      	beq.n	800a92e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a92a:	2301      	movs	r3, #1
 800a92c:	e0b7      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	68da      	ldr	r2, [r3, #12]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a93c:	60da      	str	r2, [r3, #12]
      break;
 800a93e:	e04a      	b.n	800a9d6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a944:	4a58      	ldr	r2, [pc, #352]	@ (800aaa8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a946:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94c:	4a57      	ldr	r2, [pc, #348]	@ (800aaac <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a94e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a954:	4a56      	ldr	r2, [pc, #344]	@ (800aab0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a956:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a95c:	6879      	ldr	r1, [r7, #4]
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	333c      	adds	r3, #60	@ 0x3c
 800a964:	461a      	mov	r2, r3
 800a966:	887b      	ldrh	r3, [r7, #2]
 800a968:	f7fc fa14 	bl	8006d94 <HAL_DMA_Start_IT>
 800a96c:	4603      	mov	r3, r0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d001      	beq.n	800a976 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	e093      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	68da      	ldr	r2, [r3, #12]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a984:	60da      	str	r2, [r3, #12]
      break;
 800a986:	e026      	b.n	800a9d6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a98c:	4a46      	ldr	r2, [pc, #280]	@ (800aaa8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a98e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a994:	4a45      	ldr	r2, [pc, #276]	@ (800aaac <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a996:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a99c:	4a44      	ldr	r2, [pc, #272]	@ (800aab0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a99e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a9a4:	6879      	ldr	r1, [r7, #4]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	3340      	adds	r3, #64	@ 0x40
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	887b      	ldrh	r3, [r7, #2]
 800a9b0:	f7fc f9f0 	bl	8006d94 <HAL_DMA_Start_IT>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e06f      	b.n	800aa9e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a9cc:	60da      	str	r2, [r3, #12]
      break;
 800a9ce:	e002      	b.n	800a9d6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	75fb      	strb	r3, [r7, #23]
      break;
 800a9d4:	bf00      	nop
  }

  if (status == HAL_OK)
 800a9d6:	7dfb      	ldrb	r3, [r7, #23]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d15f      	bne.n	800aa9c <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	68b9      	ldr	r1, [r7, #8]
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f000 fedf 	bl	800b7a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	4a31      	ldr	r2, [pc, #196]	@ (800aab4 <HAL_TIM_PWM_Start_DMA+0x374>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d004      	beq.n	800a9fe <HAL_TIM_PWM_Start_DMA+0x2be>
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a2f      	ldr	r2, [pc, #188]	@ (800aab8 <HAL_TIM_PWM_Start_DMA+0x378>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d101      	bne.n	800aa02 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e000      	b.n	800aa04 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800aa02:	2300      	movs	r3, #0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d007      	beq.n	800aa18 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa16:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4a25      	ldr	r2, [pc, #148]	@ (800aab4 <HAL_TIM_PWM_Start_DMA+0x374>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d022      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa2a:	d01d      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a22      	ldr	r2, [pc, #136]	@ (800aabc <HAL_TIM_PWM_Start_DMA+0x37c>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d018      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4a21      	ldr	r2, [pc, #132]	@ (800aac0 <HAL_TIM_PWM_Start_DMA+0x380>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d013      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a1f      	ldr	r2, [pc, #124]	@ (800aac4 <HAL_TIM_PWM_Start_DMA+0x384>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d00e      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a1a      	ldr	r2, [pc, #104]	@ (800aab8 <HAL_TIM_PWM_Start_DMA+0x378>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d009      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4a1b      	ldr	r2, [pc, #108]	@ (800aac8 <HAL_TIM_PWM_Start_DMA+0x388>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d004      	beq.n	800aa68 <HAL_TIM_PWM_Start_DMA+0x328>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4a1a      	ldr	r2, [pc, #104]	@ (800aacc <HAL_TIM_PWM_Start_DMA+0x38c>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d111      	bne.n	800aa8c <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	689b      	ldr	r3, [r3, #8]
 800aa6e:	f003 0307 	and.w	r3, r3, #7
 800aa72:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	2b06      	cmp	r3, #6
 800aa78:	d010      	beq.n	800aa9c <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f042 0201 	orr.w	r2, r2, #1
 800aa88:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa8a:	e007      	b.n	800aa9c <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f042 0201 	orr.w	r2, r2, #1
 800aa9a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800aa9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3718      	adds	r7, #24
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	0800b0b9 	.word	0x0800b0b9
 800aaac:	0800b161 	.word	0x0800b161
 800aab0:	0800b027 	.word	0x0800b027
 800aab4:	40010000 	.word	0x40010000
 800aab8:	40010400 	.word	0x40010400
 800aabc:	40000400 	.word	0x40000400
 800aac0:	40000800 	.word	0x40000800
 800aac4:	40000c00 	.word	0x40000c00
 800aac8:	40014000 	.word	0x40014000
 800aacc:	40001800 	.word	0x40001800

0800aad0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b084      	sub	sp, #16
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	691b      	ldr	r3, [r3, #16]
 800aae6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	f003 0302 	and.w	r3, r3, #2
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d020      	beq.n	800ab34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f003 0302 	and.w	r3, r3, #2
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d01b      	beq.n	800ab34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f06f 0202 	mvn.w	r2, #2
 800ab04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2201      	movs	r2, #1
 800ab0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	699b      	ldr	r3, [r3, #24]
 800ab12:	f003 0303 	and.w	r3, r3, #3
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d003      	beq.n	800ab22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 fa5b 	bl	800afd6 <HAL_TIM_IC_CaptureCallback>
 800ab20:	e005      	b.n	800ab2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 fa4d 	bl	800afc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f000 fa5e 	bl	800afea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2200      	movs	r2, #0
 800ab32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	f003 0304 	and.w	r3, r3, #4
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d020      	beq.n	800ab80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	f003 0304 	and.w	r3, r3, #4
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d01b      	beq.n	800ab80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f06f 0204 	mvn.w	r2, #4
 800ab50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2202      	movs	r2, #2
 800ab56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	699b      	ldr	r3, [r3, #24]
 800ab5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d003      	beq.n	800ab6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 fa35 	bl	800afd6 <HAL_TIM_IC_CaptureCallback>
 800ab6c:	e005      	b.n	800ab7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fa27 	bl	800afc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f000 fa38 	bl	800afea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	f003 0308 	and.w	r3, r3, #8
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d020      	beq.n	800abcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	f003 0308 	and.w	r3, r3, #8
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d01b      	beq.n	800abcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f06f 0208 	mvn.w	r2, #8
 800ab9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2204      	movs	r2, #4
 800aba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	69db      	ldr	r3, [r3, #28]
 800abaa:	f003 0303 	and.w	r3, r3, #3
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fa0f 	bl	800afd6 <HAL_TIM_IC_CaptureCallback>
 800abb8:	e005      	b.n	800abc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 fa01 	bl	800afc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f000 fa12 	bl	800afea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	f003 0310 	and.w	r3, r3, #16
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d020      	beq.n	800ac18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f003 0310 	and.w	r3, r3, #16
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d01b      	beq.n	800ac18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f06f 0210 	mvn.w	r2, #16
 800abe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2208      	movs	r2, #8
 800abee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	69db      	ldr	r3, [r3, #28]
 800abf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d003      	beq.n	800ac06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 f9e9 	bl	800afd6 <HAL_TIM_IC_CaptureCallback>
 800ac04:	e005      	b.n	800ac12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f9db 	bl	800afc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f000 f9ec 	bl	800afea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	f003 0301 	and.w	r3, r3, #1
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00c      	beq.n	800ac3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f003 0301 	and.w	r3, r3, #1
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d007      	beq.n	800ac3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f06f 0201 	mvn.w	r2, #1
 800ac34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f7f8 fc4a 	bl	80034d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00c      	beq.n	800ac60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d007      	beq.n	800ac60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ac58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 fe50 	bl	800b900 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d00c      	beq.n	800ac84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d007      	beq.n	800ac84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ac7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f9bd 	bl	800affe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	f003 0320 	and.w	r3, r3, #32
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00c      	beq.n	800aca8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f003 0320 	and.w	r3, r3, #32
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d007      	beq.n	800aca8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f06f 0220 	mvn.w	r2, #32
 800aca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 fe22 	bl	800b8ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aca8:	bf00      	nop
 800acaa:	3710      	adds	r7, #16
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b086      	sub	sp, #24
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acbc:	2300      	movs	r3, #0
 800acbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d101      	bne.n	800acce <HAL_TIM_PWM_ConfigChannel+0x1e>
 800acca:	2302      	movs	r3, #2
 800accc:	e0ae      	b.n	800ae2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2201      	movs	r2, #1
 800acd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2b0c      	cmp	r3, #12
 800acda:	f200 809f 	bhi.w	800ae1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800acde:	a201      	add	r2, pc, #4	@ (adr r2, 800ace4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ace0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ace4:	0800ad19 	.word	0x0800ad19
 800ace8:	0800ae1d 	.word	0x0800ae1d
 800acec:	0800ae1d 	.word	0x0800ae1d
 800acf0:	0800ae1d 	.word	0x0800ae1d
 800acf4:	0800ad59 	.word	0x0800ad59
 800acf8:	0800ae1d 	.word	0x0800ae1d
 800acfc:	0800ae1d 	.word	0x0800ae1d
 800ad00:	0800ae1d 	.word	0x0800ae1d
 800ad04:	0800ad9b 	.word	0x0800ad9b
 800ad08:	0800ae1d 	.word	0x0800ae1d
 800ad0c:	0800ae1d 	.word	0x0800ae1d
 800ad10:	0800ae1d 	.word	0x0800ae1d
 800ad14:	0800addb 	.word	0x0800addb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68b9      	ldr	r1, [r7, #8]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f000 faf8 	bl	800b314 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	699a      	ldr	r2, [r3, #24]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f042 0208 	orr.w	r2, r2, #8
 800ad32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	699a      	ldr	r2, [r3, #24]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f022 0204 	bic.w	r2, r2, #4
 800ad42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	6999      	ldr	r1, [r3, #24]
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	691a      	ldr	r2, [r3, #16]
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	430a      	orrs	r2, r1
 800ad54:	619a      	str	r2, [r3, #24]
      break;
 800ad56:	e064      	b.n	800ae22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	68b9      	ldr	r1, [r7, #8]
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f000 fb48 	bl	800b3f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	699a      	ldr	r2, [r3, #24]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	699a      	ldr	r2, [r3, #24]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	6999      	ldr	r1, [r3, #24]
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	021a      	lsls	r2, r3, #8
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	430a      	orrs	r2, r1
 800ad96:	619a      	str	r2, [r3, #24]
      break;
 800ad98:	e043      	b.n	800ae22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	68b9      	ldr	r1, [r7, #8]
 800ada0:	4618      	mov	r0, r3
 800ada2:	f000 fb9d 	bl	800b4e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	69da      	ldr	r2, [r3, #28]
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f042 0208 	orr.w	r2, r2, #8
 800adb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	69da      	ldr	r2, [r3, #28]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f022 0204 	bic.w	r2, r2, #4
 800adc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	69d9      	ldr	r1, [r3, #28]
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	691a      	ldr	r2, [r3, #16]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	430a      	orrs	r2, r1
 800add6:	61da      	str	r2, [r3, #28]
      break;
 800add8:	e023      	b.n	800ae22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	68b9      	ldr	r1, [r7, #8]
 800ade0:	4618      	mov	r0, r3
 800ade2:	f000 fbf1 	bl	800b5c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	69da      	ldr	r2, [r3, #28]
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800adf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	69da      	ldr	r2, [r3, #28]
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	69d9      	ldr	r1, [r3, #28]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	021a      	lsls	r2, r3, #8
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	430a      	orrs	r2, r1
 800ae18:	61da      	str	r2, [r3, #28]
      break;
 800ae1a:	e002      	b.n	800ae22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ae20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2200      	movs	r2, #0
 800ae26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ae2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3718      	adds	r7, #24
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d101      	bne.n	800ae50 <HAL_TIM_ConfigClockSource+0x1c>
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	e0b4      	b.n	800afba <HAL_TIM_ConfigClockSource+0x186>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2202      	movs	r2, #2
 800ae5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ae6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ae76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae88:	d03e      	beq.n	800af08 <HAL_TIM_ConfigClockSource+0xd4>
 800ae8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae8e:	f200 8087 	bhi.w	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800ae92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae96:	f000 8086 	beq.w	800afa6 <HAL_TIM_ConfigClockSource+0x172>
 800ae9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae9e:	d87f      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aea0:	2b70      	cmp	r3, #112	@ 0x70
 800aea2:	d01a      	beq.n	800aeda <HAL_TIM_ConfigClockSource+0xa6>
 800aea4:	2b70      	cmp	r3, #112	@ 0x70
 800aea6:	d87b      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aea8:	2b60      	cmp	r3, #96	@ 0x60
 800aeaa:	d050      	beq.n	800af4e <HAL_TIM_ConfigClockSource+0x11a>
 800aeac:	2b60      	cmp	r3, #96	@ 0x60
 800aeae:	d877      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aeb0:	2b50      	cmp	r3, #80	@ 0x50
 800aeb2:	d03c      	beq.n	800af2e <HAL_TIM_ConfigClockSource+0xfa>
 800aeb4:	2b50      	cmp	r3, #80	@ 0x50
 800aeb6:	d873      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aeb8:	2b40      	cmp	r3, #64	@ 0x40
 800aeba:	d058      	beq.n	800af6e <HAL_TIM_ConfigClockSource+0x13a>
 800aebc:	2b40      	cmp	r3, #64	@ 0x40
 800aebe:	d86f      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aec0:	2b30      	cmp	r3, #48	@ 0x30
 800aec2:	d064      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aec4:	2b30      	cmp	r3, #48	@ 0x30
 800aec6:	d86b      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aec8:	2b20      	cmp	r3, #32
 800aeca:	d060      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aecc:	2b20      	cmp	r3, #32
 800aece:	d867      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d05c      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aed4:	2b10      	cmp	r3, #16
 800aed6:	d05a      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aed8:	e062      	b.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aeea:	f000 fc3d 	bl	800b768 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aefc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	609a      	str	r2, [r3, #8]
      break;
 800af06:	e04f      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800af18:	f000 fc26 	bl	800b768 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	689a      	ldr	r2, [r3, #8]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800af2a:	609a      	str	r2, [r3, #8]
      break;
 800af2c:	e03c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af3a:	461a      	mov	r2, r3
 800af3c:	f000 fb9a 	bl	800b674 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2150      	movs	r1, #80	@ 0x50
 800af46:	4618      	mov	r0, r3
 800af48:	f000 fbf3 	bl	800b732 <TIM_ITRx_SetConfig>
      break;
 800af4c:	e02c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af5a:	461a      	mov	r2, r3
 800af5c:	f000 fbb9 	bl	800b6d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2160      	movs	r1, #96	@ 0x60
 800af66:	4618      	mov	r0, r3
 800af68:	f000 fbe3 	bl	800b732 <TIM_ITRx_SetConfig>
      break;
 800af6c:	e01c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af7a:	461a      	mov	r2, r3
 800af7c:	f000 fb7a 	bl	800b674 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2140      	movs	r1, #64	@ 0x40
 800af86:	4618      	mov	r0, r3
 800af88:	f000 fbd3 	bl	800b732 <TIM_ITRx_SetConfig>
      break;
 800af8c:	e00c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681a      	ldr	r2, [r3, #0]
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4619      	mov	r1, r3
 800af98:	4610      	mov	r0, r2
 800af9a:	f000 fbca 	bl	800b732 <TIM_ITRx_SetConfig>
      break;
 800af9e:	e003      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800afa0:	2301      	movs	r3, #1
 800afa2:	73fb      	strb	r3, [r7, #15]
      break;
 800afa4:	e000      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800afa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2200      	movs	r2, #0
 800afb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3710      	adds	r7, #16
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}

0800afc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800afc2:	b480      	push	{r7}
 800afc4:	b083      	sub	sp, #12
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800afca:	bf00      	nop
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800afde:	bf00      	nop
 800afe0:	370c      	adds	r7, #12
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr

0800afea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800afea:	b480      	push	{r7}
 800afec:	b083      	sub	sp, #12
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aff2:	bf00      	nop
 800aff4:	370c      	adds	r7, #12
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800affe:	b480      	push	{r7}
 800b000:	b083      	sub	sp, #12
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b006:	bf00      	nop
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b012:	b480      	push	{r7}
 800b014:	b083      	sub	sp, #12
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800b026:	b580      	push	{r7, lr}
 800b028:	b084      	sub	sp, #16
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b032:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d107      	bne.n	800b04e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2201      	movs	r2, #1
 800b042:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b04c:	e02a      	b.n	800b0a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	429a      	cmp	r2, r3
 800b056:	d107      	bne.n	800b068 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2202      	movs	r2, #2
 800b05c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2201      	movs	r2, #1
 800b062:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b066:	e01d      	b.n	800b0a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d107      	bne.n	800b082 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2204      	movs	r2, #4
 800b076:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	2201      	movs	r2, #1
 800b07c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b080:	e010      	b.n	800b0a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	429a      	cmp	r2, r3
 800b08a:	d107      	bne.n	800b09c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2208      	movs	r2, #8
 800b090:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2201      	movs	r2, #1
 800b096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b09a:	e003      	b.n	800b0a4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800b0a4:	68f8      	ldr	r0, [r7, #12]
 800b0a6:	f7ff ffb4 	bl	800b012 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	771a      	strb	r2, [r3, #28]
}
 800b0b0:	bf00      	nop
 800b0b2:	3710      	adds	r7, #16
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0c4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ca:	687a      	ldr	r2, [r7, #4]
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d10b      	bne.n	800b0e8 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	69db      	ldr	r3, [r3, #28]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d136      	bne.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b0e6:	e031      	b.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	429a      	cmp	r2, r3
 800b0f0:	d10b      	bne.n	800b10a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2202      	movs	r2, #2
 800b0f6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	69db      	ldr	r3, [r3, #28]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d125      	bne.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2201      	movs	r2, #1
 800b104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b108:	e020      	b.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	429a      	cmp	r2, r3
 800b112:	d10b      	bne.n	800b12c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2204      	movs	r2, #4
 800b118:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	69db      	ldr	r3, [r3, #28]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d114      	bne.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2201      	movs	r2, #1
 800b126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b12a:	e00f      	b.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	429a      	cmp	r2, r3
 800b134:	d10a      	bne.n	800b14c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2208      	movs	r2, #8
 800b13a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	69db      	ldr	r3, [r3, #28]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d103      	bne.n	800b14c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2201      	movs	r2, #1
 800b148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b14c:	68f8      	ldr	r0, [r7, #12]
 800b14e:	f7ff ff4c 	bl	800afea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2200      	movs	r2, #0
 800b156:	771a      	strb	r2, [r3, #28]
}
 800b158:	bf00      	nop
 800b15a:	3710      	adds	r7, #16
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b16c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	429a      	cmp	r2, r3
 800b176:	d103      	bne.n	800b180 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2201      	movs	r2, #1
 800b17c:	771a      	strb	r2, [r3, #28]
 800b17e:	e019      	b.n	800b1b4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	429a      	cmp	r2, r3
 800b188:	d103      	bne.n	800b192 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2202      	movs	r2, #2
 800b18e:	771a      	strb	r2, [r3, #28]
 800b190:	e010      	b.n	800b1b4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d103      	bne.n	800b1a4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	2204      	movs	r2, #4
 800b1a0:	771a      	strb	r2, [r3, #28]
 800b1a2:	e007      	b.n	800b1b4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1a8:	687a      	ldr	r2, [r7, #4]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d102      	bne.n	800b1b4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2208      	movs	r2, #8
 800b1b2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800b1b4:	68f8      	ldr	r0, [r7, #12]
 800b1b6:	f7f8 fa2b 	bl	8003610 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	771a      	strb	r2, [r3, #28]
}
 800b1c0:	bf00      	nop
 800b1c2:	3710      	adds	r7, #16
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b085      	sub	sp, #20
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a43      	ldr	r2, [pc, #268]	@ (800b2e8 <TIM_Base_SetConfig+0x120>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d013      	beq.n	800b208 <TIM_Base_SetConfig+0x40>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1e6:	d00f      	beq.n	800b208 <TIM_Base_SetConfig+0x40>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	4a40      	ldr	r2, [pc, #256]	@ (800b2ec <TIM_Base_SetConfig+0x124>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d00b      	beq.n	800b208 <TIM_Base_SetConfig+0x40>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	4a3f      	ldr	r2, [pc, #252]	@ (800b2f0 <TIM_Base_SetConfig+0x128>)
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d007      	beq.n	800b208 <TIM_Base_SetConfig+0x40>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	4a3e      	ldr	r2, [pc, #248]	@ (800b2f4 <TIM_Base_SetConfig+0x12c>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d003      	beq.n	800b208 <TIM_Base_SetConfig+0x40>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	4a3d      	ldr	r2, [pc, #244]	@ (800b2f8 <TIM_Base_SetConfig+0x130>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d108      	bne.n	800b21a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b20e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	4313      	orrs	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	4a32      	ldr	r2, [pc, #200]	@ (800b2e8 <TIM_Base_SetConfig+0x120>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d02b      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b228:	d027      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a2f      	ldr	r2, [pc, #188]	@ (800b2ec <TIM_Base_SetConfig+0x124>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d023      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	4a2e      	ldr	r2, [pc, #184]	@ (800b2f0 <TIM_Base_SetConfig+0x128>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d01f      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a2d      	ldr	r2, [pc, #180]	@ (800b2f4 <TIM_Base_SetConfig+0x12c>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d01b      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4a2c      	ldr	r2, [pc, #176]	@ (800b2f8 <TIM_Base_SetConfig+0x130>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d017      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4a2b      	ldr	r2, [pc, #172]	@ (800b2fc <TIM_Base_SetConfig+0x134>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d013      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a2a      	ldr	r2, [pc, #168]	@ (800b300 <TIM_Base_SetConfig+0x138>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d00f      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a29      	ldr	r2, [pc, #164]	@ (800b304 <TIM_Base_SetConfig+0x13c>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d00b      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a28      	ldr	r2, [pc, #160]	@ (800b308 <TIM_Base_SetConfig+0x140>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d007      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	4a27      	ldr	r2, [pc, #156]	@ (800b30c <TIM_Base_SetConfig+0x144>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d003      	beq.n	800b27a <TIM_Base_SetConfig+0xb2>
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	4a26      	ldr	r2, [pc, #152]	@ (800b310 <TIM_Base_SetConfig+0x148>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d108      	bne.n	800b28c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	4313      	orrs	r3, r2
 800b28a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	695b      	ldr	r3, [r3, #20]
 800b296:	4313      	orrs	r3, r2
 800b298:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	689a      	ldr	r2, [r3, #8]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a0e      	ldr	r2, [pc, #56]	@ (800b2e8 <TIM_Base_SetConfig+0x120>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d003      	beq.n	800b2ba <TIM_Base_SetConfig+0xf2>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a10      	ldr	r2, [pc, #64]	@ (800b2f8 <TIM_Base_SetConfig+0x130>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d103      	bne.n	800b2c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	691a      	ldr	r2, [r3, #16]
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f043 0204 	orr.w	r2, r3, #4
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	68fa      	ldr	r2, [r7, #12]
 800b2d8:	601a      	str	r2, [r3, #0]
}
 800b2da:	bf00      	nop
 800b2dc:	3714      	adds	r7, #20
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr
 800b2e6:	bf00      	nop
 800b2e8:	40010000 	.word	0x40010000
 800b2ec:	40000400 	.word	0x40000400
 800b2f0:	40000800 	.word	0x40000800
 800b2f4:	40000c00 	.word	0x40000c00
 800b2f8:	40010400 	.word	0x40010400
 800b2fc:	40014000 	.word	0x40014000
 800b300:	40014400 	.word	0x40014400
 800b304:	40014800 	.word	0x40014800
 800b308:	40001800 	.word	0x40001800
 800b30c:	40001c00 	.word	0x40001c00
 800b310:	40002000 	.word	0x40002000

0800b314 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b314:	b480      	push	{r7}
 800b316:	b087      	sub	sp, #28
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6a1b      	ldr	r3, [r3, #32]
 800b322:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6a1b      	ldr	r3, [r3, #32]
 800b328:	f023 0201 	bic.w	r2, r3, #1
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	685b      	ldr	r3, [r3, #4]
 800b334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f023 0303 	bic.w	r3, r3, #3
 800b34a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	68fa      	ldr	r2, [r7, #12]
 800b352:	4313      	orrs	r3, r2
 800b354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	f023 0302 	bic.w	r3, r3, #2
 800b35c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	689b      	ldr	r3, [r3, #8]
 800b362:	697a      	ldr	r2, [r7, #20]
 800b364:	4313      	orrs	r3, r2
 800b366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a20      	ldr	r2, [pc, #128]	@ (800b3ec <TIM_OC1_SetConfig+0xd8>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d003      	beq.n	800b378 <TIM_OC1_SetConfig+0x64>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	4a1f      	ldr	r2, [pc, #124]	@ (800b3f0 <TIM_OC1_SetConfig+0xdc>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d10c      	bne.n	800b392 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	f023 0308 	bic.w	r3, r3, #8
 800b37e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	68db      	ldr	r3, [r3, #12]
 800b384:	697a      	ldr	r2, [r7, #20]
 800b386:	4313      	orrs	r3, r2
 800b388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	f023 0304 	bic.w	r3, r3, #4
 800b390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a15      	ldr	r2, [pc, #84]	@ (800b3ec <TIM_OC1_SetConfig+0xd8>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d003      	beq.n	800b3a2 <TIM_OC1_SetConfig+0x8e>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4a14      	ldr	r2, [pc, #80]	@ (800b3f0 <TIM_OC1_SetConfig+0xdc>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d111      	bne.n	800b3c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b3b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	695b      	ldr	r3, [r3, #20]
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	699b      	ldr	r3, [r3, #24]
 800b3c0:	693a      	ldr	r2, [r7, #16]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	693a      	ldr	r2, [r7, #16]
 800b3ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	68fa      	ldr	r2, [r7, #12]
 800b3d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	685a      	ldr	r2, [r3, #4]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	697a      	ldr	r2, [r7, #20]
 800b3de:	621a      	str	r2, [r3, #32]
}
 800b3e0:	bf00      	nop
 800b3e2:	371c      	adds	r7, #28
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	40010000 	.word	0x40010000
 800b3f0:	40010400 	.word	0x40010400

0800b3f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b087      	sub	sp, #28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a1b      	ldr	r3, [r3, #32]
 800b402:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6a1b      	ldr	r3, [r3, #32]
 800b408:	f023 0210 	bic.w	r2, r3, #16
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	699b      	ldr	r3, [r3, #24]
 800b41a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b42a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	021b      	lsls	r3, r3, #8
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	4313      	orrs	r3, r2
 800b436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	f023 0320 	bic.w	r3, r3, #32
 800b43e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	011b      	lsls	r3, r3, #4
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	4313      	orrs	r3, r2
 800b44a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a22      	ldr	r2, [pc, #136]	@ (800b4d8 <TIM_OC2_SetConfig+0xe4>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d003      	beq.n	800b45c <TIM_OC2_SetConfig+0x68>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a21      	ldr	r2, [pc, #132]	@ (800b4dc <TIM_OC2_SetConfig+0xe8>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d10d      	bne.n	800b478 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	011b      	lsls	r3, r3, #4
 800b46a:	697a      	ldr	r2, [r7, #20]
 800b46c:	4313      	orrs	r3, r2
 800b46e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b476:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a17      	ldr	r2, [pc, #92]	@ (800b4d8 <TIM_OC2_SetConfig+0xe4>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d003      	beq.n	800b488 <TIM_OC2_SetConfig+0x94>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a16      	ldr	r2, [pc, #88]	@ (800b4dc <TIM_OC2_SetConfig+0xe8>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d113      	bne.n	800b4b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b48e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b496:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	009b      	lsls	r3, r3, #2
 800b4aa:	693a      	ldr	r2, [r7, #16]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	693a      	ldr	r2, [r7, #16]
 800b4b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	685a      	ldr	r2, [r3, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	697a      	ldr	r2, [r7, #20]
 800b4c8:	621a      	str	r2, [r3, #32]
}
 800b4ca:	bf00      	nop
 800b4cc:	371c      	adds	r7, #28
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	40010000 	.word	0x40010000
 800b4dc:	40010400 	.word	0x40010400

0800b4e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6a1b      	ldr	r3, [r3, #32]
 800b4ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6a1b      	ldr	r3, [r3, #32]
 800b4f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b50e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f023 0303 	bic.w	r3, r3, #3
 800b516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	68fa      	ldr	r2, [r7, #12]
 800b51e:	4313      	orrs	r3, r2
 800b520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	021b      	lsls	r3, r3, #8
 800b530:	697a      	ldr	r2, [r7, #20]
 800b532:	4313      	orrs	r3, r2
 800b534:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a21      	ldr	r2, [pc, #132]	@ (800b5c0 <TIM_OC3_SetConfig+0xe0>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d003      	beq.n	800b546 <TIM_OC3_SetConfig+0x66>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a20      	ldr	r2, [pc, #128]	@ (800b5c4 <TIM_OC3_SetConfig+0xe4>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d10d      	bne.n	800b562 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b54c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	68db      	ldr	r3, [r3, #12]
 800b552:	021b      	lsls	r3, r3, #8
 800b554:	697a      	ldr	r2, [r7, #20]
 800b556:	4313      	orrs	r3, r2
 800b558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a16      	ldr	r2, [pc, #88]	@ (800b5c0 <TIM_OC3_SetConfig+0xe0>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d003      	beq.n	800b572 <TIM_OC3_SetConfig+0x92>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a15      	ldr	r2, [pc, #84]	@ (800b5c4 <TIM_OC3_SetConfig+0xe4>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d113      	bne.n	800b59a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b578:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b580:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	695b      	ldr	r3, [r3, #20]
 800b586:	011b      	lsls	r3, r3, #4
 800b588:	693a      	ldr	r2, [r7, #16]
 800b58a:	4313      	orrs	r3, r2
 800b58c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	699b      	ldr	r3, [r3, #24]
 800b592:	011b      	lsls	r3, r3, #4
 800b594:	693a      	ldr	r2, [r7, #16]
 800b596:	4313      	orrs	r3, r2
 800b598:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	693a      	ldr	r2, [r7, #16]
 800b59e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	68fa      	ldr	r2, [r7, #12]
 800b5a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	685a      	ldr	r2, [r3, #4]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	621a      	str	r2, [r3, #32]
}
 800b5b4:	bf00      	nop
 800b5b6:	371c      	adds	r7, #28
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr
 800b5c0:	40010000 	.word	0x40010000
 800b5c4:	40010400 	.word	0x40010400

0800b5c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b087      	sub	sp, #28
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6a1b      	ldr	r3, [r3, #32]
 800b5d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6a1b      	ldr	r3, [r3, #32]
 800b5dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	69db      	ldr	r3, [r3, #28]
 800b5ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b5fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	021b      	lsls	r3, r3, #8
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	4313      	orrs	r3, r2
 800b60a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b612:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	031b      	lsls	r3, r3, #12
 800b61a:	693a      	ldr	r2, [r7, #16]
 800b61c:	4313      	orrs	r3, r2
 800b61e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a12      	ldr	r2, [pc, #72]	@ (800b66c <TIM_OC4_SetConfig+0xa4>)
 800b624:	4293      	cmp	r3, r2
 800b626:	d003      	beq.n	800b630 <TIM_OC4_SetConfig+0x68>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a11      	ldr	r2, [pc, #68]	@ (800b670 <TIM_OC4_SetConfig+0xa8>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d109      	bne.n	800b644 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b636:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	695b      	ldr	r3, [r3, #20]
 800b63c:	019b      	lsls	r3, r3, #6
 800b63e:	697a      	ldr	r2, [r7, #20]
 800b640:	4313      	orrs	r3, r2
 800b642:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	697a      	ldr	r2, [r7, #20]
 800b648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	685a      	ldr	r2, [r3, #4]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	693a      	ldr	r2, [r7, #16]
 800b65c:	621a      	str	r2, [r3, #32]
}
 800b65e:	bf00      	nop
 800b660:	371c      	adds	r7, #28
 800b662:	46bd      	mov	sp, r7
 800b664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	40010000 	.word	0x40010000
 800b670:	40010400 	.word	0x40010400

0800b674 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b674:	b480      	push	{r7}
 800b676:	b087      	sub	sp, #28
 800b678:	af00      	add	r7, sp, #0
 800b67a:	60f8      	str	r0, [r7, #12]
 800b67c:	60b9      	str	r1, [r7, #8]
 800b67e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	6a1b      	ldr	r3, [r3, #32]
 800b684:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	6a1b      	ldr	r3, [r3, #32]
 800b68a:	f023 0201 	bic.w	r2, r3, #1
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	699b      	ldr	r3, [r3, #24]
 800b696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b69e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	011b      	lsls	r3, r3, #4
 800b6a4:	693a      	ldr	r2, [r7, #16]
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	f023 030a 	bic.w	r3, r3, #10
 800b6b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	693a      	ldr	r2, [r7, #16]
 800b6be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	697a      	ldr	r2, [r7, #20]
 800b6c4:	621a      	str	r2, [r3, #32]
}
 800b6c6:	bf00      	nop
 800b6c8:	371c      	adds	r7, #28
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d0:	4770      	bx	lr

0800b6d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b087      	sub	sp, #28
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	60f8      	str	r0, [r7, #12]
 800b6da:	60b9      	str	r1, [r7, #8]
 800b6dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	6a1b      	ldr	r3, [r3, #32]
 800b6e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6a1b      	ldr	r3, [r3, #32]
 800b6e8:	f023 0210 	bic.w	r2, r3, #16
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b6fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	031b      	lsls	r3, r3, #12
 800b702:	693a      	ldr	r2, [r7, #16]
 800b704:	4313      	orrs	r3, r2
 800b706:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b70e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	011b      	lsls	r3, r3, #4
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	4313      	orrs	r3, r2
 800b718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	693a      	ldr	r2, [r7, #16]
 800b71e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	697a      	ldr	r2, [r7, #20]
 800b724:	621a      	str	r2, [r3, #32]
}
 800b726:	bf00      	nop
 800b728:	371c      	adds	r7, #28
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr

0800b732 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b732:	b480      	push	{r7}
 800b734:	b085      	sub	sp, #20
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
 800b73a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b748:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b74a:	683a      	ldr	r2, [r7, #0]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	4313      	orrs	r3, r2
 800b750:	f043 0307 	orr.w	r3, r3, #7
 800b754:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	609a      	str	r2, [r3, #8]
}
 800b75c:	bf00      	nop
 800b75e:	3714      	adds	r7, #20
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr

0800b768 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b768:	b480      	push	{r7}
 800b76a:	b087      	sub	sp, #28
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	607a      	str	r2, [r7, #4]
 800b774:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	689b      	ldr	r3, [r3, #8]
 800b77a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b782:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	021a      	lsls	r2, r3, #8
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	431a      	orrs	r2, r3
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	4313      	orrs	r3, r2
 800b790:	697a      	ldr	r2, [r7, #20]
 800b792:	4313      	orrs	r3, r2
 800b794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	697a      	ldr	r2, [r7, #20]
 800b79a:	609a      	str	r2, [r3, #8]
}
 800b79c:	bf00      	nop
 800b79e:	371c      	adds	r7, #28
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b087      	sub	sp, #28
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	f003 031f 	and.w	r3, r3, #31
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b7c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	6a1a      	ldr	r2, [r3, #32]
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	43db      	mvns	r3, r3
 800b7ca:	401a      	ands	r2, r3
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	6a1a      	ldr	r2, [r3, #32]
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f003 031f 	and.w	r3, r3, #31
 800b7da:	6879      	ldr	r1, [r7, #4]
 800b7dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b7e0:	431a      	orrs	r2, r3
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	621a      	str	r2, [r3, #32]
}
 800b7e6:	bf00      	nop
 800b7e8:	371c      	adds	r7, #28
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
	...

0800b7f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b804:	2b01      	cmp	r3, #1
 800b806:	d101      	bne.n	800b80c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b808:	2302      	movs	r3, #2
 800b80a:	e05a      	b.n	800b8c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	689b      	ldr	r3, [r3, #8]
 800b82a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b832:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	4313      	orrs	r3, r2
 800b83c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	68fa      	ldr	r2, [r7, #12]
 800b844:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	4a21      	ldr	r2, [pc, #132]	@ (800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d022      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b858:	d01d      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4a1d      	ldr	r2, [pc, #116]	@ (800b8d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d018      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a1b      	ldr	r2, [pc, #108]	@ (800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d013      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a1a      	ldr	r2, [pc, #104]	@ (800b8dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d00e      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a18      	ldr	r2, [pc, #96]	@ (800b8e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d009      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a17      	ldr	r2, [pc, #92]	@ (800b8e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d004      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a15      	ldr	r2, [pc, #84]	@ (800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d10c      	bne.n	800b8b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b89c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	68ba      	ldr	r2, [r7, #8]
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	68ba      	ldr	r2, [r7, #8]
 800b8ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8c0:	2300      	movs	r3, #0
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3714      	adds	r7, #20
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	40010000 	.word	0x40010000
 800b8d4:	40000400 	.word	0x40000400
 800b8d8:	40000800 	.word	0x40000800
 800b8dc:	40000c00 	.word	0x40000c00
 800b8e0:	40010400 	.word	0x40010400
 800b8e4:	40014000 	.word	0x40014000
 800b8e8:	40001800 	.word	0x40001800

0800b8ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b8f4:	bf00      	nop
 800b8f6:	370c      	adds	r7, #12
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr

0800b900 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b900:	b480      	push	{r7}
 800b902:	b083      	sub	sp, #12
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b908:	bf00      	nop
 800b90a:	370c      	adds	r7, #12
 800b90c:	46bd      	mov	sp, r7
 800b90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b912:	4770      	bx	lr

0800b914 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b082      	sub	sp, #8
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d101      	bne.n	800b926 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b922:	2301      	movs	r3, #1
 800b924:	e042      	b.n	800b9ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d106      	bne.n	800b940 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f7fa f9f6 	bl	8005d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2224      	movs	r2, #36	@ 0x24
 800b944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	68da      	ldr	r2, [r3, #12]
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b956:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 fe95 	bl	800c688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	691a      	ldr	r2, [r3, #16]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b96c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	695a      	ldr	r2, [r3, #20]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b97c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	68da      	ldr	r2, [r3, #12]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b98c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2220      	movs	r2, #32
 800b998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2220      	movs	r2, #32
 800b9a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b9aa:	2300      	movs	r3, #0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b084      	sub	sp, #16
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	60b9      	str	r1, [r7, #8]
 800b9be:	4613      	mov	r3, r2
 800b9c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b9c8:	b2db      	uxtb	r3, r3
 800b9ca:	2b20      	cmp	r3, #32
 800b9cc:	d112      	bne.n	800b9f4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d002      	beq.n	800b9da <HAL_UART_Receive_DMA+0x26>
 800b9d4:	88fb      	ldrh	r3, [r7, #6]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d101      	bne.n	800b9de <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	e00b      	b.n	800b9f6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b9e4:	88fb      	ldrh	r3, [r7, #6]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	68b9      	ldr	r1, [r7, #8]
 800b9ea:	68f8      	ldr	r0, [r7, #12]
 800b9ec:	f000 fbe4 	bl	800c1b8 <UART_Start_Receive_DMA>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	e000      	b.n	800b9f6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800b9f4:	2302      	movs	r3, #2
  }
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3710      	adds	r7, #16
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
	...

0800ba00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b0ba      	sub	sp, #232	@ 0xe8
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	68db      	ldr	r3, [r3, #12]
 800ba18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	695b      	ldr	r3, [r3, #20]
 800ba22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ba26:	2300      	movs	r3, #0
 800ba28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ba32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba36:	f003 030f 	and.w	r3, r3, #15
 800ba3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ba3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d10f      	bne.n	800ba66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba4a:	f003 0320 	and.w	r3, r3, #32
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d009      	beq.n	800ba66 <HAL_UART_IRQHandler+0x66>
 800ba52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba56:	f003 0320 	and.w	r3, r3, #32
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d003      	beq.n	800ba66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f000 fd54 	bl	800c50c <UART_Receive_IT>
      return;
 800ba64:	e273      	b.n	800bf4e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ba66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	f000 80de 	beq.w	800bc2c <HAL_UART_IRQHandler+0x22c>
 800ba70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba74:	f003 0301 	and.w	r3, r3, #1
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d106      	bne.n	800ba8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ba7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 80d1 	beq.w	800bc2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ba8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba8e:	f003 0301 	and.w	r3, r3, #1
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d00b      	beq.n	800baae <HAL_UART_IRQHandler+0xae>
 800ba96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d005      	beq.n	800baae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baa6:	f043 0201 	orr.w	r2, r3, #1
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800baae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bab2:	f003 0304 	and.w	r3, r3, #4
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d00b      	beq.n	800bad2 <HAL_UART_IRQHandler+0xd2>
 800baba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800babe:	f003 0301 	and.w	r3, r3, #1
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d005      	beq.n	800bad2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baca:	f043 0202 	orr.w	r2, r3, #2
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bad6:	f003 0302 	and.w	r3, r3, #2
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00b      	beq.n	800baf6 <HAL_UART_IRQHandler+0xf6>
 800bade:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bae2:	f003 0301 	and.w	r3, r3, #1
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d005      	beq.n	800baf6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baee:	f043 0204 	orr.w	r2, r3, #4
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800baf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bafa:	f003 0308 	and.w	r3, r3, #8
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d011      	beq.n	800bb26 <HAL_UART_IRQHandler+0x126>
 800bb02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb06:	f003 0320 	and.w	r3, r3, #32
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d105      	bne.n	800bb1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bb0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb12:	f003 0301 	and.w	r3, r3, #1
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d005      	beq.n	800bb26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb1e:	f043 0208 	orr.w	r2, r3, #8
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	f000 820a 	beq.w	800bf44 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bb30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb34:	f003 0320 	and.w	r3, r3, #32
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d008      	beq.n	800bb4e <HAL_UART_IRQHandler+0x14e>
 800bb3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb40:	f003 0320 	and.w	r3, r3, #32
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d002      	beq.n	800bb4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f000 fcdf 	bl	800c50c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	695b      	ldr	r3, [r3, #20]
 800bb54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb58:	2b40      	cmp	r3, #64	@ 0x40
 800bb5a:	bf0c      	ite	eq
 800bb5c:	2301      	moveq	r3, #1
 800bb5e:	2300      	movne	r3, #0
 800bb60:	b2db      	uxtb	r3, r3
 800bb62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb6a:	f003 0308 	and.w	r3, r3, #8
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d103      	bne.n	800bb7a <HAL_UART_IRQHandler+0x17a>
 800bb72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d04f      	beq.n	800bc1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fbea 	bl	800c354 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	695b      	ldr	r3, [r3, #20]
 800bb86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb8a:	2b40      	cmp	r3, #64	@ 0x40
 800bb8c:	d141      	bne.n	800bc12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	3314      	adds	r3, #20
 800bb94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb9c:	e853 3f00 	ldrex	r3, [r3]
 800bba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bba8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	3314      	adds	r3, #20
 800bbb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bbba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bbbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bbc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bbca:	e841 2300 	strex	r3, r2, [r1]
 800bbce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bbd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d1d9      	bne.n	800bb8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d013      	beq.n	800bc0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbe6:	4a8a      	ldr	r2, [pc, #552]	@ (800be10 <HAL_UART_IRQHandler+0x410>)
 800bbe8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f7fb f998 	bl	8006f24 <HAL_DMA_Abort_IT>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d016      	beq.n	800bc28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bc04:	4610      	mov	r0, r2
 800bc06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc08:	e00e      	b.n	800bc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f000 f9c0 	bl	800bf90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc10:	e00a      	b.n	800bc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 f9bc 	bl	800bf90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc18:	e006      	b.n	800bc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f000 f9b8 	bl	800bf90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800bc26:	e18d      	b.n	800bf44 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc28:	bf00      	nop
    return;
 800bc2a:	e18b      	b.n	800bf44 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	f040 8167 	bne.w	800bf04 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bc36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc3a:	f003 0310 	and.w	r3, r3, #16
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	f000 8160 	beq.w	800bf04 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800bc44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc48:	f003 0310 	and.w	r3, r3, #16
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f000 8159 	beq.w	800bf04 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bc52:	2300      	movs	r3, #0
 800bc54:	60bb      	str	r3, [r7, #8]
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	60bb      	str	r3, [r7, #8]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	60bb      	str	r3, [r7, #8]
 800bc66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	695b      	ldr	r3, [r3, #20]
 800bc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc72:	2b40      	cmp	r3, #64	@ 0x40
 800bc74:	f040 80ce 	bne.w	800be14 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bc84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	f000 80a9 	beq.w	800bde0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc96:	429a      	cmp	r2, r3
 800bc98:	f080 80a2 	bcs.w	800bde0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bca2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bca8:	69db      	ldr	r3, [r3, #28]
 800bcaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bcae:	f000 8088 	beq.w	800bdc2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	330c      	adds	r3, #12
 800bcb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bcc0:	e853 3f00 	ldrex	r3, [r3]
 800bcc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bcc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bcd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	330c      	adds	r3, #12
 800bcda:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bcde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bce2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bcea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bcee:	e841 2300 	strex	r3, r2, [r1]
 800bcf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bcf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d1d9      	bne.n	800bcb2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	3314      	adds	r3, #20
 800bd04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd08:	e853 3f00 	ldrex	r3, [r3]
 800bd0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bd0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd10:	f023 0301 	bic.w	r3, r3, #1
 800bd14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	3314      	adds	r3, #20
 800bd1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bd22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bd26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bd2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bd2e:	e841 2300 	strex	r3, r2, [r1]
 800bd32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bd34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1e1      	bne.n	800bcfe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	3314      	adds	r3, #20
 800bd40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd44:	e853 3f00 	ldrex	r3, [r3]
 800bd48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bd4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	3314      	adds	r3, #20
 800bd5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bd5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bd60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bd64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bd66:	e841 2300 	strex	r3, r2, [r1]
 800bd6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bd6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d1e3      	bne.n	800bd3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2220      	movs	r2, #32
 800bd76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	330c      	adds	r3, #12
 800bd86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd8a:	e853 3f00 	ldrex	r3, [r3]
 800bd8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd92:	f023 0310 	bic.w	r3, r3, #16
 800bd96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	330c      	adds	r3, #12
 800bda0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bda4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bda6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bdaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bdac:	e841 2300 	strex	r3, r2, [r1]
 800bdb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bdb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d1e3      	bne.n	800bd80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	f7fb f841 	bl	8006e44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2202      	movs	r2, #2
 800bdc6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	1ad3      	subs	r3, r2, r3
 800bdd4:	b29b      	uxth	r3, r3
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f000 f8e3 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bdde:	e0b3      	b.n	800bf48 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bde4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bde8:	429a      	cmp	r2, r3
 800bdea:	f040 80ad 	bne.w	800bf48 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdf2:	69db      	ldr	r3, [r3, #28]
 800bdf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bdf8:	f040 80a6 	bne.w	800bf48 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2202      	movs	r2, #2
 800be00:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800be06:	4619      	mov	r1, r3
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f000 f8cb 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
      return;
 800be0e:	e09b      	b.n	800bf48 <HAL_UART_IRQHandler+0x548>
 800be10:	0800c41b 	.word	0x0800c41b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800be1c:	b29b      	uxth	r3, r3
 800be1e:	1ad3      	subs	r3, r2, r3
 800be20:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800be28:	b29b      	uxth	r3, r3
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	f000 808e 	beq.w	800bf4c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800be30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be34:	2b00      	cmp	r3, #0
 800be36:	f000 8089 	beq.w	800bf4c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	330c      	adds	r3, #12
 800be40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be44:	e853 3f00 	ldrex	r3, [r3]
 800be48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800be4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	330c      	adds	r3, #12
 800be5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800be5e:	647a      	str	r2, [r7, #68]	@ 0x44
 800be60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800be64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be66:	e841 2300 	strex	r3, r2, [r1]
 800be6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800be6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1e3      	bne.n	800be3a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	3314      	adds	r3, #20
 800be78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7c:	e853 3f00 	ldrex	r3, [r3]
 800be80:	623b      	str	r3, [r7, #32]
   return(result);
 800be82:	6a3b      	ldr	r3, [r7, #32]
 800be84:	f023 0301 	bic.w	r3, r3, #1
 800be88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3314      	adds	r3, #20
 800be92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800be96:	633a      	str	r2, [r7, #48]	@ 0x30
 800be98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be9e:	e841 2300 	strex	r3, r2, [r1]
 800bea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d1e3      	bne.n	800be72 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2220      	movs	r2, #32
 800beae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2200      	movs	r2, #0
 800beb6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	330c      	adds	r3, #12
 800bebe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	e853 3f00 	ldrex	r3, [r3]
 800bec6:	60fb      	str	r3, [r7, #12]
   return(result);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	f023 0310 	bic.w	r3, r3, #16
 800bece:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	330c      	adds	r3, #12
 800bed8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bedc:	61fa      	str	r2, [r7, #28]
 800bede:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bee0:	69b9      	ldr	r1, [r7, #24]
 800bee2:	69fa      	ldr	r2, [r7, #28]
 800bee4:	e841 2300 	strex	r3, r2, [r1]
 800bee8:	617b      	str	r3, [r7, #20]
   return(result);
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1e3      	bne.n	800beb8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2202      	movs	r2, #2
 800bef4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bef6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800befa:	4619      	mov	r1, r3
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f000 f851 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bf02:	e023      	b.n	800bf4c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bf04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d009      	beq.n	800bf24 <HAL_UART_IRQHandler+0x524>
 800bf10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d003      	beq.n	800bf24 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 fa8d 	bl	800c43c <UART_Transmit_IT>
    return;
 800bf22:	e014      	b.n	800bf4e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bf24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d00e      	beq.n	800bf4e <HAL_UART_IRQHandler+0x54e>
 800bf30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d008      	beq.n	800bf4e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	f000 facd 	bl	800c4dc <UART_EndTransmit_IT>
    return;
 800bf42:	e004      	b.n	800bf4e <HAL_UART_IRQHandler+0x54e>
    return;
 800bf44:	bf00      	nop
 800bf46:	e002      	b.n	800bf4e <HAL_UART_IRQHandler+0x54e>
      return;
 800bf48:	bf00      	nop
 800bf4a:	e000      	b.n	800bf4e <HAL_UART_IRQHandler+0x54e>
      return;
 800bf4c:	bf00      	nop
  }
}
 800bf4e:	37e8      	adds	r7, #232	@ 0xe8
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf54:	b480      	push	{r7}
 800bf56:	b083      	sub	sp, #12
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bf5c:	bf00      	nop
 800bf5e:	370c      	adds	r7, #12
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr

0800bf68 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800bf70:	bf00      	nop
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b083      	sub	sp, #12
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800bf84:	bf00      	nop
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b083      	sub	sp, #12
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bf98:	bf00      	nop
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	460b      	mov	r3, r1
 800bfae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bfb0:	bf00      	nop
 800bfb2:	370c      	adds	r7, #12
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr

0800bfbc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b09c      	sub	sp, #112	@ 0x70
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfc8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d172      	bne.n	800c0be <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800bfd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfda:	2200      	movs	r2, #0
 800bfdc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	330c      	adds	r3, #12
 800bfe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfe8:	e853 3f00 	ldrex	r3, [r3]
 800bfec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bfee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bff6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	330c      	adds	r3, #12
 800bffc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bffe:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c000:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c002:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c006:	e841 2300 	strex	r3, r2, [r1]
 800c00a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c00c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1e5      	bne.n	800bfde <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c012:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	3314      	adds	r3, #20
 800c018:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c01c:	e853 3f00 	ldrex	r3, [r3]
 800c020:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c024:	f023 0301 	bic.w	r3, r3, #1
 800c028:	667b      	str	r3, [r7, #100]	@ 0x64
 800c02a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	3314      	adds	r3, #20
 800c030:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c032:	647a      	str	r2, [r7, #68]	@ 0x44
 800c034:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c036:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c038:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c03a:	e841 2300 	strex	r3, r2, [r1]
 800c03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c042:	2b00      	cmp	r3, #0
 800c044:	d1e5      	bne.n	800c012 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	3314      	adds	r3, #20
 800c04c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c04e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c050:	e853 3f00 	ldrex	r3, [r3]
 800c054:	623b      	str	r3, [r7, #32]
   return(result);
 800c056:	6a3b      	ldr	r3, [r7, #32]
 800c058:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c05c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c05e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	3314      	adds	r3, #20
 800c064:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c066:	633a      	str	r2, [r7, #48]	@ 0x30
 800c068:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c06a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c06c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c06e:	e841 2300 	strex	r3, r2, [r1]
 800c072:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c076:	2b00      	cmp	r3, #0
 800c078:	d1e5      	bne.n	800c046 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c07a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c07c:	2220      	movs	r2, #32
 800c07e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c086:	2b01      	cmp	r3, #1
 800c088:	d119      	bne.n	800c0be <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c08a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	330c      	adds	r3, #12
 800c090:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	e853 3f00 	ldrex	r3, [r3]
 800c098:	60fb      	str	r3, [r7, #12]
   return(result);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f023 0310 	bic.w	r3, r3, #16
 800c0a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c0a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	330c      	adds	r3, #12
 800c0a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c0aa:	61fa      	str	r2, [r7, #28]
 800c0ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ae:	69b9      	ldr	r1, [r7, #24]
 800c0b0:	69fa      	ldr	r2, [r7, #28]
 800c0b2:	e841 2300 	strex	r3, r2, [r1]
 800c0b6:	617b      	str	r3, [r7, #20]
   return(result);
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d1e5      	bne.n	800c08a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d106      	bne.n	800c0da <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c0d4:	f7ff ff66 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c0d8:	e002      	b.n	800c0e0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c0da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c0dc:	f7ff ff44 	bl	800bf68 <HAL_UART_RxCpltCallback>
}
 800c0e0:	bf00      	nop
 800c0e2:	3770      	adds	r7, #112	@ 0x70
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0f4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c100:	2b01      	cmp	r3, #1
 800c102:	d108      	bne.n	800c116 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c108:	085b      	lsrs	r3, r3, #1
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	4619      	mov	r1, r3
 800c10e:	68f8      	ldr	r0, [r7, #12]
 800c110:	f7ff ff48 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c114:	e002      	b.n	800c11c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c116:	68f8      	ldr	r0, [r7, #12]
 800c118:	f7ff ff30 	bl	800bf7c <HAL_UART_RxHalfCpltCallback>
}
 800c11c:	bf00      	nop
 800c11e:	3710      	adds	r7, #16
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}

0800c124 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c12c:	2300      	movs	r3, #0
 800c12e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c134:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	695b      	ldr	r3, [r3, #20]
 800c13c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c140:	2b80      	cmp	r3, #128	@ 0x80
 800c142:	bf0c      	ite	eq
 800c144:	2301      	moveq	r3, #1
 800c146:	2300      	movne	r3, #0
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c152:	b2db      	uxtb	r3, r3
 800c154:	2b21      	cmp	r3, #33	@ 0x21
 800c156:	d108      	bne.n	800c16a <UART_DMAError+0x46>
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d005      	beq.n	800c16a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	2200      	movs	r2, #0
 800c162:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800c164:	68b8      	ldr	r0, [r7, #8]
 800c166:	f000 f8cd 	bl	800c304 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	695b      	ldr	r3, [r3, #20]
 800c170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c174:	2b40      	cmp	r3, #64	@ 0x40
 800c176:	bf0c      	ite	eq
 800c178:	2301      	moveq	r3, #1
 800c17a:	2300      	movne	r3, #0
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c186:	b2db      	uxtb	r3, r3
 800c188:	2b22      	cmp	r3, #34	@ 0x22
 800c18a:	d108      	bne.n	800c19e <UART_DMAError+0x7a>
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d005      	beq.n	800c19e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	2200      	movs	r2, #0
 800c196:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800c198:	68b8      	ldr	r0, [r7, #8]
 800c19a:	f000 f8db 	bl	800c354 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1a2:	f043 0210 	orr.w	r2, r3, #16
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1aa:	68b8      	ldr	r0, [r7, #8]
 800c1ac:	f7ff fef0 	bl	800bf90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1b0:	bf00      	nop
 800c1b2:	3710      	adds	r7, #16
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b098      	sub	sp, #96	@ 0x60
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	60b9      	str	r1, [r7, #8]
 800c1c2:	4613      	mov	r3, r2
 800c1c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c1c6:	68ba      	ldr	r2, [r7, #8]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	88fa      	ldrh	r2, [r7, #6]
 800c1d0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2222      	movs	r2, #34	@ 0x22
 800c1dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1e4:	4a44      	ldr	r2, [pc, #272]	@ (800c2f8 <UART_Start_Receive_DMA+0x140>)
 800c1e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1ec:	4a43      	ldr	r2, [pc, #268]	@ (800c2fc <UART_Start_Receive_DMA+0x144>)
 800c1ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1f4:	4a42      	ldr	r2, [pc, #264]	@ (800c300 <UART_Start_Receive_DMA+0x148>)
 800c1f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c200:	f107 0308 	add.w	r3, r7, #8
 800c204:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	3304      	adds	r3, #4
 800c210:	4619      	mov	r1, r3
 800c212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c214:	681a      	ldr	r2, [r3, #0]
 800c216:	88fb      	ldrh	r3, [r7, #6]
 800c218:	f7fa fdbc 	bl	8006d94 <HAL_DMA_Start_IT>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d008      	beq.n	800c234 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2210      	movs	r2, #16
 800c226:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	2220      	movs	r2, #32
 800c22c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800c230:	2301      	movs	r3, #1
 800c232:	e05d      	b.n	800c2f0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c234:	2300      	movs	r3, #0
 800c236:	613b      	str	r3, [r7, #16]
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	613b      	str	r3, [r7, #16]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	613b      	str	r3, [r7, #16]
 800c248:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	691b      	ldr	r3, [r3, #16]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d019      	beq.n	800c286 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	330c      	adds	r3, #12
 800c258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c25c:	e853 3f00 	ldrex	r3, [r3]
 800c260:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c268:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	330c      	adds	r3, #12
 800c270:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c272:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800c274:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c276:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c278:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c27a:	e841 2300 	strex	r3, r2, [r1]
 800c27e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c282:	2b00      	cmp	r3, #0
 800c284:	d1e5      	bne.n	800c252 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	3314      	adds	r3, #20
 800c28c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c28e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c290:	e853 3f00 	ldrex	r3, [r3]
 800c294:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c298:	f043 0301 	orr.w	r3, r3, #1
 800c29c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	3314      	adds	r3, #20
 800c2a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c2a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c2a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c2ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2ae:	e841 2300 	strex	r3, r2, [r1]
 800c2b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1e5      	bne.n	800c286 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	3314      	adds	r3, #20
 800c2c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c2:	69bb      	ldr	r3, [r7, #24]
 800c2c4:	e853 3f00 	ldrex	r3, [r3]
 800c2c8:	617b      	str	r3, [r7, #20]
   return(result);
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	3314      	adds	r3, #20
 800c2d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c2da:	627a      	str	r2, [r7, #36]	@ 0x24
 800c2dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2de:	6a39      	ldr	r1, [r7, #32]
 800c2e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2e2:	e841 2300 	strex	r3, r2, [r1]
 800c2e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d1e5      	bne.n	800c2ba <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800c2ee:	2300      	movs	r3, #0
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3760      	adds	r7, #96	@ 0x60
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	0800bfbd 	.word	0x0800bfbd
 800c2fc:	0800c0e9 	.word	0x0800c0e9
 800c300:	0800c125 	.word	0x0800c125

0800c304 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c304:	b480      	push	{r7}
 800c306:	b089      	sub	sp, #36	@ 0x24
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	330c      	adds	r3, #12
 800c312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	e853 3f00 	ldrex	r3, [r3]
 800c31a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c322:	61fb      	str	r3, [r7, #28]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	330c      	adds	r3, #12
 800c32a:	69fa      	ldr	r2, [r7, #28]
 800c32c:	61ba      	str	r2, [r7, #24]
 800c32e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c330:	6979      	ldr	r1, [r7, #20]
 800c332:	69ba      	ldr	r2, [r7, #24]
 800c334:	e841 2300 	strex	r3, r2, [r1]
 800c338:	613b      	str	r3, [r7, #16]
   return(result);
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d1e5      	bne.n	800c30c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2220      	movs	r2, #32
 800c344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800c348:	bf00      	nop
 800c34a:	3724      	adds	r7, #36	@ 0x24
 800c34c:	46bd      	mov	sp, r7
 800c34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c352:	4770      	bx	lr

0800c354 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c354:	b480      	push	{r7}
 800c356:	b095      	sub	sp, #84	@ 0x54
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	330c      	adds	r3, #12
 800c362:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c366:	e853 3f00 	ldrex	r3, [r3]
 800c36a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c36e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c372:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	330c      	adds	r3, #12
 800c37a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c37c:	643a      	str	r2, [r7, #64]	@ 0x40
 800c37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c380:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c382:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c384:	e841 2300 	strex	r3, r2, [r1]
 800c388:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c38a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d1e5      	bne.n	800c35c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	3314      	adds	r3, #20
 800c396:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c398:	6a3b      	ldr	r3, [r7, #32]
 800c39a:	e853 3f00 	ldrex	r3, [r3]
 800c39e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3a0:	69fb      	ldr	r3, [r7, #28]
 800c3a2:	f023 0301 	bic.w	r3, r3, #1
 800c3a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	3314      	adds	r3, #20
 800c3ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c3b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3b8:	e841 2300 	strex	r3, r2, [r1]
 800c3bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d1e5      	bne.n	800c390 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d119      	bne.n	800c400 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	330c      	adds	r3, #12
 800c3d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	e853 3f00 	ldrex	r3, [r3]
 800c3da:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	f023 0310 	bic.w	r3, r3, #16
 800c3e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	330c      	adds	r3, #12
 800c3ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c3ec:	61ba      	str	r2, [r7, #24]
 800c3ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f0:	6979      	ldr	r1, [r7, #20]
 800c3f2:	69ba      	ldr	r2, [r7, #24]
 800c3f4:	e841 2300 	strex	r3, r2, [r1]
 800c3f8:	613b      	str	r3, [r7, #16]
   return(result);
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d1e5      	bne.n	800c3cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2220      	movs	r2, #32
 800c404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2200      	movs	r2, #0
 800c40c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c40e:	bf00      	nop
 800c410:	3754      	adds	r7, #84	@ 0x54
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr

0800c41a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c41a:	b580      	push	{r7, lr}
 800c41c:	b084      	sub	sp, #16
 800c41e:	af00      	add	r7, sp, #0
 800c420:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c426:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2200      	movs	r2, #0
 800c42c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f7ff fdae 	bl	800bf90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c434:	bf00      	nop
 800c436:	3710      	adds	r7, #16
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}

0800c43c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b085      	sub	sp, #20
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	2b21      	cmp	r3, #33	@ 0x21
 800c44e:	d13e      	bne.n	800c4ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c458:	d114      	bne.n	800c484 <UART_Transmit_IT+0x48>
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	691b      	ldr	r3, [r3, #16]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d110      	bne.n	800c484 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6a1b      	ldr	r3, [r3, #32]
 800c466:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	881b      	ldrh	r3, [r3, #0]
 800c46c:	461a      	mov	r2, r3
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c476:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6a1b      	ldr	r3, [r3, #32]
 800c47c:	1c9a      	adds	r2, r3, #2
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	621a      	str	r2, [r3, #32]
 800c482:	e008      	b.n	800c496 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6a1b      	ldr	r3, [r3, #32]
 800c488:	1c59      	adds	r1, r3, #1
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	6211      	str	r1, [r2, #32]
 800c48e:	781a      	ldrb	r2, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	3b01      	subs	r3, #1
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d10f      	bne.n	800c4ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	68da      	ldr	r2, [r3, #12]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c4b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	68da      	ldr	r2, [r3, #12]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c4c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	e000      	b.n	800c4d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c4ce:	2302      	movs	r3, #2
  }
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3714      	adds	r7, #20
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b082      	sub	sp, #8
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	68da      	ldr	r2, [r3, #12]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c4f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2220      	movs	r2, #32
 800c4f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f7ff fd29 	bl	800bf54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c502:	2300      	movs	r3, #0
}
 800c504:	4618      	mov	r0, r3
 800c506:	3708      	adds	r7, #8
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}

0800c50c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b08c      	sub	sp, #48	@ 0x30
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800c514:	2300      	movs	r3, #0
 800c516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800c518:	2300      	movs	r3, #0
 800c51a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c522:	b2db      	uxtb	r3, r3
 800c524:	2b22      	cmp	r3, #34	@ 0x22
 800c526:	f040 80aa 	bne.w	800c67e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	689b      	ldr	r3, [r3, #8]
 800c52e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c532:	d115      	bne.n	800c560 <UART_Receive_IT+0x54>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	691b      	ldr	r3, [r3, #16]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d111      	bne.n	800c560 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c540:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	b29b      	uxth	r3, r3
 800c54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c54e:	b29a      	uxth	r2, r3
 800c550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c552:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c558:	1c9a      	adds	r2, r3, #2
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	629a      	str	r2, [r3, #40]	@ 0x28
 800c55e:	e024      	b.n	800c5aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c564:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	689b      	ldr	r3, [r3, #8]
 800c56a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c56e:	d007      	beq.n	800c580 <UART_Receive_IT+0x74>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	689b      	ldr	r3, [r3, #8]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d10a      	bne.n	800c58e <UART_Receive_IT+0x82>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	691b      	ldr	r3, [r3, #16]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d106      	bne.n	800c58e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	b2da      	uxtb	r2, r3
 800c588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c58a:	701a      	strb	r2, [r3, #0]
 800c58c:	e008      	b.n	800c5a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	b2db      	uxtb	r3, r3
 800c596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c59e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5a4:	1c5a      	adds	r2, r3, #1
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d15d      	bne.n	800c67a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	68da      	ldr	r2, [r3, #12]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f022 0220 	bic.w	r2, r2, #32
 800c5cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68da      	ldr	r2, [r3, #12]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c5dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	695a      	ldr	r2, [r3, #20]
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f022 0201 	bic.w	r2, r2, #1
 800c5ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2220      	movs	r2, #32
 800c5f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c600:	2b01      	cmp	r3, #1
 800c602:	d135      	bne.n	800c670 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2200      	movs	r2, #0
 800c608:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	330c      	adds	r3, #12
 800c610:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	e853 3f00 	ldrex	r3, [r3]
 800c618:	613b      	str	r3, [r7, #16]
   return(result);
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	f023 0310 	bic.w	r3, r3, #16
 800c620:	627b      	str	r3, [r7, #36]	@ 0x24
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	330c      	adds	r3, #12
 800c628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c62a:	623a      	str	r2, [r7, #32]
 800c62c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62e:	69f9      	ldr	r1, [r7, #28]
 800c630:	6a3a      	ldr	r2, [r7, #32]
 800c632:	e841 2300 	strex	r3, r2, [r1]
 800c636:	61bb      	str	r3, [r7, #24]
   return(result);
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d1e5      	bne.n	800c60a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f003 0310 	and.w	r3, r3, #16
 800c648:	2b10      	cmp	r3, #16
 800c64a:	d10a      	bne.n	800c662 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c64c:	2300      	movs	r3, #0
 800c64e:	60fb      	str	r3, [r7, #12]
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	60fb      	str	r3, [r7, #12]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	685b      	ldr	r3, [r3, #4]
 800c65e:	60fb      	str	r3, [r7, #12]
 800c660:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c666:	4619      	mov	r1, r3
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f7ff fc9b 	bl	800bfa4 <HAL_UARTEx_RxEventCallback>
 800c66e:	e002      	b.n	800c676 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f7ff fc79 	bl	800bf68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c676:	2300      	movs	r3, #0
 800c678:	e002      	b.n	800c680 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c67a:	2300      	movs	r3, #0
 800c67c:	e000      	b.n	800c680 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c67e:	2302      	movs	r3, #2
  }
}
 800c680:	4618      	mov	r0, r3
 800c682:	3730      	adds	r7, #48	@ 0x30
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}

0800c688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c68c:	b0c0      	sub	sp, #256	@ 0x100
 800c68e:	af00      	add	r7, sp, #0
 800c690:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	691b      	ldr	r3, [r3, #16]
 800c69c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c6a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6a4:	68d9      	ldr	r1, [r3, #12]
 800c6a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	ea40 0301 	orr.w	r3, r0, r1
 800c6b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c6b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6b6:	689a      	ldr	r2, [r3, #8]
 800c6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	431a      	orrs	r2, r3
 800c6c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	431a      	orrs	r2, r3
 800c6c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6cc:	69db      	ldr	r3, [r3, #28]
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c6d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	68db      	ldr	r3, [r3, #12]
 800c6dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c6e0:	f021 010c 	bic.w	r1, r1, #12
 800c6e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6e8:	681a      	ldr	r2, [r3, #0]
 800c6ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c6ee:	430b      	orrs	r3, r1
 800c6f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c6f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	695b      	ldr	r3, [r3, #20]
 800c6fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c6fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c702:	6999      	ldr	r1, [r3, #24]
 800c704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	ea40 0301 	orr.w	r3, r0, r1
 800c70e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c714:	681a      	ldr	r2, [r3, #0]
 800c716:	4b8f      	ldr	r3, [pc, #572]	@ (800c954 <UART_SetConfig+0x2cc>)
 800c718:	429a      	cmp	r2, r3
 800c71a:	d005      	beq.n	800c728 <UART_SetConfig+0xa0>
 800c71c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c720:	681a      	ldr	r2, [r3, #0]
 800c722:	4b8d      	ldr	r3, [pc, #564]	@ (800c958 <UART_SetConfig+0x2d0>)
 800c724:	429a      	cmp	r2, r3
 800c726:	d104      	bne.n	800c732 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c728:	f7fc ff14 	bl	8009554 <HAL_RCC_GetPCLK2Freq>
 800c72c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c730:	e003      	b.n	800c73a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c732:	f7fc fefb 	bl	800952c <HAL_RCC_GetPCLK1Freq>
 800c736:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c73a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c73e:	69db      	ldr	r3, [r3, #28]
 800c740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c744:	f040 810c 	bne.w	800c960 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c748:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c74c:	2200      	movs	r2, #0
 800c74e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c752:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c756:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c75a:	4622      	mov	r2, r4
 800c75c:	462b      	mov	r3, r5
 800c75e:	1891      	adds	r1, r2, r2
 800c760:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c762:	415b      	adcs	r3, r3
 800c764:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c766:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c76a:	4621      	mov	r1, r4
 800c76c:	eb12 0801 	adds.w	r8, r2, r1
 800c770:	4629      	mov	r1, r5
 800c772:	eb43 0901 	adc.w	r9, r3, r1
 800c776:	f04f 0200 	mov.w	r2, #0
 800c77a:	f04f 0300 	mov.w	r3, #0
 800c77e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c78a:	4690      	mov	r8, r2
 800c78c:	4699      	mov	r9, r3
 800c78e:	4623      	mov	r3, r4
 800c790:	eb18 0303 	adds.w	r3, r8, r3
 800c794:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c798:	462b      	mov	r3, r5
 800c79a:	eb49 0303 	adc.w	r3, r9, r3
 800c79e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c7a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c7ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c7b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	18db      	adds	r3, r3, r3
 800c7ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7bc:	4613      	mov	r3, r2
 800c7be:	eb42 0303 	adc.w	r3, r2, r3
 800c7c2:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c7c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c7cc:	f7f4 fa4c 	bl	8000c68 <__aeabi_uldivmod>
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	460b      	mov	r3, r1
 800c7d4:	4b61      	ldr	r3, [pc, #388]	@ (800c95c <UART_SetConfig+0x2d4>)
 800c7d6:	fba3 2302 	umull	r2, r3, r3, r2
 800c7da:	095b      	lsrs	r3, r3, #5
 800c7dc:	011c      	lsls	r4, r3, #4
 800c7de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c7e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c7ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c7f0:	4642      	mov	r2, r8
 800c7f2:	464b      	mov	r3, r9
 800c7f4:	1891      	adds	r1, r2, r2
 800c7f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c7f8:	415b      	adcs	r3, r3
 800c7fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c800:	4641      	mov	r1, r8
 800c802:	eb12 0a01 	adds.w	sl, r2, r1
 800c806:	4649      	mov	r1, r9
 800c808:	eb43 0b01 	adc.w	fp, r3, r1
 800c80c:	f04f 0200 	mov.w	r2, #0
 800c810:	f04f 0300 	mov.w	r3, #0
 800c814:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c818:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c81c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c820:	4692      	mov	sl, r2
 800c822:	469b      	mov	fp, r3
 800c824:	4643      	mov	r3, r8
 800c826:	eb1a 0303 	adds.w	r3, sl, r3
 800c82a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c82e:	464b      	mov	r3, r9
 800c830:	eb4b 0303 	adc.w	r3, fp, r3
 800c834:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	2200      	movs	r2, #0
 800c840:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c844:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c848:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c84c:	460b      	mov	r3, r1
 800c84e:	18db      	adds	r3, r3, r3
 800c850:	643b      	str	r3, [r7, #64]	@ 0x40
 800c852:	4613      	mov	r3, r2
 800c854:	eb42 0303 	adc.w	r3, r2, r3
 800c858:	647b      	str	r3, [r7, #68]	@ 0x44
 800c85a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c85e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c862:	f7f4 fa01 	bl	8000c68 <__aeabi_uldivmod>
 800c866:	4602      	mov	r2, r0
 800c868:	460b      	mov	r3, r1
 800c86a:	4611      	mov	r1, r2
 800c86c:	4b3b      	ldr	r3, [pc, #236]	@ (800c95c <UART_SetConfig+0x2d4>)
 800c86e:	fba3 2301 	umull	r2, r3, r3, r1
 800c872:	095b      	lsrs	r3, r3, #5
 800c874:	2264      	movs	r2, #100	@ 0x64
 800c876:	fb02 f303 	mul.w	r3, r2, r3
 800c87a:	1acb      	subs	r3, r1, r3
 800c87c:	00db      	lsls	r3, r3, #3
 800c87e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c882:	4b36      	ldr	r3, [pc, #216]	@ (800c95c <UART_SetConfig+0x2d4>)
 800c884:	fba3 2302 	umull	r2, r3, r3, r2
 800c888:	095b      	lsrs	r3, r3, #5
 800c88a:	005b      	lsls	r3, r3, #1
 800c88c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c890:	441c      	add	r4, r3
 800c892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c896:	2200      	movs	r2, #0
 800c898:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c89c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c8a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c8a4:	4642      	mov	r2, r8
 800c8a6:	464b      	mov	r3, r9
 800c8a8:	1891      	adds	r1, r2, r2
 800c8aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c8ac:	415b      	adcs	r3, r3
 800c8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c8b4:	4641      	mov	r1, r8
 800c8b6:	1851      	adds	r1, r2, r1
 800c8b8:	6339      	str	r1, [r7, #48]	@ 0x30
 800c8ba:	4649      	mov	r1, r9
 800c8bc:	414b      	adcs	r3, r1
 800c8be:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8c0:	f04f 0200 	mov.w	r2, #0
 800c8c4:	f04f 0300 	mov.w	r3, #0
 800c8c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c8cc:	4659      	mov	r1, fp
 800c8ce:	00cb      	lsls	r3, r1, #3
 800c8d0:	4651      	mov	r1, sl
 800c8d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c8d6:	4651      	mov	r1, sl
 800c8d8:	00ca      	lsls	r2, r1, #3
 800c8da:	4610      	mov	r0, r2
 800c8dc:	4619      	mov	r1, r3
 800c8de:	4603      	mov	r3, r0
 800c8e0:	4642      	mov	r2, r8
 800c8e2:	189b      	adds	r3, r3, r2
 800c8e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c8e8:	464b      	mov	r3, r9
 800c8ea:	460a      	mov	r2, r1
 800c8ec:	eb42 0303 	adc.w	r3, r2, r3
 800c8f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c8f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c8f8:	685b      	ldr	r3, [r3, #4]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c900:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c904:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c908:	460b      	mov	r3, r1
 800c90a:	18db      	adds	r3, r3, r3
 800c90c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c90e:	4613      	mov	r3, r2
 800c910:	eb42 0303 	adc.w	r3, r2, r3
 800c914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c916:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c91a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c91e:	f7f4 f9a3 	bl	8000c68 <__aeabi_uldivmod>
 800c922:	4602      	mov	r2, r0
 800c924:	460b      	mov	r3, r1
 800c926:	4b0d      	ldr	r3, [pc, #52]	@ (800c95c <UART_SetConfig+0x2d4>)
 800c928:	fba3 1302 	umull	r1, r3, r3, r2
 800c92c:	095b      	lsrs	r3, r3, #5
 800c92e:	2164      	movs	r1, #100	@ 0x64
 800c930:	fb01 f303 	mul.w	r3, r1, r3
 800c934:	1ad3      	subs	r3, r2, r3
 800c936:	00db      	lsls	r3, r3, #3
 800c938:	3332      	adds	r3, #50	@ 0x32
 800c93a:	4a08      	ldr	r2, [pc, #32]	@ (800c95c <UART_SetConfig+0x2d4>)
 800c93c:	fba2 2303 	umull	r2, r3, r2, r3
 800c940:	095b      	lsrs	r3, r3, #5
 800c942:	f003 0207 	and.w	r2, r3, #7
 800c946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	4422      	add	r2, r4
 800c94e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c950:	e106      	b.n	800cb60 <UART_SetConfig+0x4d8>
 800c952:	bf00      	nop
 800c954:	40011000 	.word	0x40011000
 800c958:	40011400 	.word	0x40011400
 800c95c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c960:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c964:	2200      	movs	r2, #0
 800c966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c96a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c96e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c972:	4642      	mov	r2, r8
 800c974:	464b      	mov	r3, r9
 800c976:	1891      	adds	r1, r2, r2
 800c978:	6239      	str	r1, [r7, #32]
 800c97a:	415b      	adcs	r3, r3
 800c97c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c97e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c982:	4641      	mov	r1, r8
 800c984:	1854      	adds	r4, r2, r1
 800c986:	4649      	mov	r1, r9
 800c988:	eb43 0501 	adc.w	r5, r3, r1
 800c98c:	f04f 0200 	mov.w	r2, #0
 800c990:	f04f 0300 	mov.w	r3, #0
 800c994:	00eb      	lsls	r3, r5, #3
 800c996:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c99a:	00e2      	lsls	r2, r4, #3
 800c99c:	4614      	mov	r4, r2
 800c99e:	461d      	mov	r5, r3
 800c9a0:	4643      	mov	r3, r8
 800c9a2:	18e3      	adds	r3, r4, r3
 800c9a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c9a8:	464b      	mov	r3, r9
 800c9aa:	eb45 0303 	adc.w	r3, r5, r3
 800c9ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c9b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9b6:	685b      	ldr	r3, [r3, #4]
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c9be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c9c2:	f04f 0200 	mov.w	r2, #0
 800c9c6:	f04f 0300 	mov.w	r3, #0
 800c9ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c9ce:	4629      	mov	r1, r5
 800c9d0:	008b      	lsls	r3, r1, #2
 800c9d2:	4621      	mov	r1, r4
 800c9d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c9d8:	4621      	mov	r1, r4
 800c9da:	008a      	lsls	r2, r1, #2
 800c9dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c9e0:	f7f4 f942 	bl	8000c68 <__aeabi_uldivmod>
 800c9e4:	4602      	mov	r2, r0
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	4b60      	ldr	r3, [pc, #384]	@ (800cb6c <UART_SetConfig+0x4e4>)
 800c9ea:	fba3 2302 	umull	r2, r3, r3, r2
 800c9ee:	095b      	lsrs	r3, r3, #5
 800c9f0:	011c      	lsls	r4, r3, #4
 800c9f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c9fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ca00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ca04:	4642      	mov	r2, r8
 800ca06:	464b      	mov	r3, r9
 800ca08:	1891      	adds	r1, r2, r2
 800ca0a:	61b9      	str	r1, [r7, #24]
 800ca0c:	415b      	adcs	r3, r3
 800ca0e:	61fb      	str	r3, [r7, #28]
 800ca10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ca14:	4641      	mov	r1, r8
 800ca16:	1851      	adds	r1, r2, r1
 800ca18:	6139      	str	r1, [r7, #16]
 800ca1a:	4649      	mov	r1, r9
 800ca1c:	414b      	adcs	r3, r1
 800ca1e:	617b      	str	r3, [r7, #20]
 800ca20:	f04f 0200 	mov.w	r2, #0
 800ca24:	f04f 0300 	mov.w	r3, #0
 800ca28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ca2c:	4659      	mov	r1, fp
 800ca2e:	00cb      	lsls	r3, r1, #3
 800ca30:	4651      	mov	r1, sl
 800ca32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca36:	4651      	mov	r1, sl
 800ca38:	00ca      	lsls	r2, r1, #3
 800ca3a:	4610      	mov	r0, r2
 800ca3c:	4619      	mov	r1, r3
 800ca3e:	4603      	mov	r3, r0
 800ca40:	4642      	mov	r2, r8
 800ca42:	189b      	adds	r3, r3, r2
 800ca44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca48:	464b      	mov	r3, r9
 800ca4a:	460a      	mov	r2, r1
 800ca4c:	eb42 0303 	adc.w	r3, r2, r3
 800ca50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ca5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ca60:	f04f 0200 	mov.w	r2, #0
 800ca64:	f04f 0300 	mov.w	r3, #0
 800ca68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ca6c:	4649      	mov	r1, r9
 800ca6e:	008b      	lsls	r3, r1, #2
 800ca70:	4641      	mov	r1, r8
 800ca72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca76:	4641      	mov	r1, r8
 800ca78:	008a      	lsls	r2, r1, #2
 800ca7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ca7e:	f7f4 f8f3 	bl	8000c68 <__aeabi_uldivmod>
 800ca82:	4602      	mov	r2, r0
 800ca84:	460b      	mov	r3, r1
 800ca86:	4611      	mov	r1, r2
 800ca88:	4b38      	ldr	r3, [pc, #224]	@ (800cb6c <UART_SetConfig+0x4e4>)
 800ca8a:	fba3 2301 	umull	r2, r3, r3, r1
 800ca8e:	095b      	lsrs	r3, r3, #5
 800ca90:	2264      	movs	r2, #100	@ 0x64
 800ca92:	fb02 f303 	mul.w	r3, r2, r3
 800ca96:	1acb      	subs	r3, r1, r3
 800ca98:	011b      	lsls	r3, r3, #4
 800ca9a:	3332      	adds	r3, #50	@ 0x32
 800ca9c:	4a33      	ldr	r2, [pc, #204]	@ (800cb6c <UART_SetConfig+0x4e4>)
 800ca9e:	fba2 2303 	umull	r2, r3, r2, r3
 800caa2:	095b      	lsrs	r3, r3, #5
 800caa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800caa8:	441c      	add	r4, r3
 800caaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800caae:	2200      	movs	r2, #0
 800cab0:	673b      	str	r3, [r7, #112]	@ 0x70
 800cab2:	677a      	str	r2, [r7, #116]	@ 0x74
 800cab4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800cab8:	4642      	mov	r2, r8
 800caba:	464b      	mov	r3, r9
 800cabc:	1891      	adds	r1, r2, r2
 800cabe:	60b9      	str	r1, [r7, #8]
 800cac0:	415b      	adcs	r3, r3
 800cac2:	60fb      	str	r3, [r7, #12]
 800cac4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cac8:	4641      	mov	r1, r8
 800caca:	1851      	adds	r1, r2, r1
 800cacc:	6039      	str	r1, [r7, #0]
 800cace:	4649      	mov	r1, r9
 800cad0:	414b      	adcs	r3, r1
 800cad2:	607b      	str	r3, [r7, #4]
 800cad4:	f04f 0200 	mov.w	r2, #0
 800cad8:	f04f 0300 	mov.w	r3, #0
 800cadc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cae0:	4659      	mov	r1, fp
 800cae2:	00cb      	lsls	r3, r1, #3
 800cae4:	4651      	mov	r1, sl
 800cae6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800caea:	4651      	mov	r1, sl
 800caec:	00ca      	lsls	r2, r1, #3
 800caee:	4610      	mov	r0, r2
 800caf0:	4619      	mov	r1, r3
 800caf2:	4603      	mov	r3, r0
 800caf4:	4642      	mov	r2, r8
 800caf6:	189b      	adds	r3, r3, r2
 800caf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cafa:	464b      	mov	r3, r9
 800cafc:	460a      	mov	r2, r1
 800cafe:	eb42 0303 	adc.w	r3, r2, r3
 800cb02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cb04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb08:	685b      	ldr	r3, [r3, #4]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb0e:	667a      	str	r2, [r7, #100]	@ 0x64
 800cb10:	f04f 0200 	mov.w	r2, #0
 800cb14:	f04f 0300 	mov.w	r3, #0
 800cb18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800cb1c:	4649      	mov	r1, r9
 800cb1e:	008b      	lsls	r3, r1, #2
 800cb20:	4641      	mov	r1, r8
 800cb22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cb26:	4641      	mov	r1, r8
 800cb28:	008a      	lsls	r2, r1, #2
 800cb2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800cb2e:	f7f4 f89b 	bl	8000c68 <__aeabi_uldivmod>
 800cb32:	4602      	mov	r2, r0
 800cb34:	460b      	mov	r3, r1
 800cb36:	4b0d      	ldr	r3, [pc, #52]	@ (800cb6c <UART_SetConfig+0x4e4>)
 800cb38:	fba3 1302 	umull	r1, r3, r3, r2
 800cb3c:	095b      	lsrs	r3, r3, #5
 800cb3e:	2164      	movs	r1, #100	@ 0x64
 800cb40:	fb01 f303 	mul.w	r3, r1, r3
 800cb44:	1ad3      	subs	r3, r2, r3
 800cb46:	011b      	lsls	r3, r3, #4
 800cb48:	3332      	adds	r3, #50	@ 0x32
 800cb4a:	4a08      	ldr	r2, [pc, #32]	@ (800cb6c <UART_SetConfig+0x4e4>)
 800cb4c:	fba2 2303 	umull	r2, r3, r2, r3
 800cb50:	095b      	lsrs	r3, r3, #5
 800cb52:	f003 020f 	and.w	r2, r3, #15
 800cb56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	4422      	add	r2, r4
 800cb5e:	609a      	str	r2, [r3, #8]
}
 800cb60:	bf00      	nop
 800cb62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800cb66:	46bd      	mov	sp, r7
 800cb68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb6c:	51eb851f 	.word	0x51eb851f

0800cb70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cb70:	b084      	sub	sp, #16
 800cb72:	b580      	push	{r7, lr}
 800cb74:	b084      	sub	sp, #16
 800cb76:	af00      	add	r7, sp, #0
 800cb78:	6078      	str	r0, [r7, #4]
 800cb7a:	f107 001c 	add.w	r0, r7, #28
 800cb7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d123      	bne.n	800cbd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	68db      	ldr	r3, [r3, #12]
 800cb9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800cb9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	68db      	ldr	r3, [r3, #12]
 800cbaa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800cbb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cbb6:	2b01      	cmp	r3, #1
 800cbb8:	d105      	bne.n	800cbc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	f001 fae8 	bl	800e19c <USB_CoreReset>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	73fb      	strb	r3, [r7, #15]
 800cbd0:	e01b      	b.n	800cc0a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	68db      	ldr	r3, [r3, #12]
 800cbd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f001 fadc 	bl	800e19c <USB_CoreReset>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800cbe8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d106      	bne.n	800cbfe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbf4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	639a      	str	r2, [r3, #56]	@ 0x38
 800cbfc:	e005      	b.n	800cc0a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800cc0a:	7fbb      	ldrb	r3, [r7, #30]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d10b      	bne.n	800cc28 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	f043 0206 	orr.w	r2, r3, #6
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	f043 0220 	orr.w	r2, r3, #32
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800cc28:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3710      	adds	r7, #16
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cc34:	b004      	add	sp, #16
 800cc36:	4770      	bx	lr

0800cc38 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b087      	sub	sp, #28
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	60f8      	str	r0, [r7, #12]
 800cc40:	60b9      	str	r1, [r7, #8]
 800cc42:	4613      	mov	r3, r2
 800cc44:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cc46:	79fb      	ldrb	r3, [r7, #7]
 800cc48:	2b02      	cmp	r3, #2
 800cc4a:	d165      	bne.n	800cd18 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	4a41      	ldr	r2, [pc, #260]	@ (800cd54 <USB_SetTurnaroundTime+0x11c>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d906      	bls.n	800cc62 <USB_SetTurnaroundTime+0x2a>
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	4a40      	ldr	r2, [pc, #256]	@ (800cd58 <USB_SetTurnaroundTime+0x120>)
 800cc58:	4293      	cmp	r3, r2
 800cc5a:	d202      	bcs.n	800cc62 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cc5c:	230f      	movs	r3, #15
 800cc5e:	617b      	str	r3, [r7, #20]
 800cc60:	e062      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	4a3c      	ldr	r2, [pc, #240]	@ (800cd58 <USB_SetTurnaroundTime+0x120>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d306      	bcc.n	800cc78 <USB_SetTurnaroundTime+0x40>
 800cc6a:	68bb      	ldr	r3, [r7, #8]
 800cc6c:	4a3b      	ldr	r2, [pc, #236]	@ (800cd5c <USB_SetTurnaroundTime+0x124>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d202      	bcs.n	800cc78 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800cc72:	230e      	movs	r3, #14
 800cc74:	617b      	str	r3, [r7, #20]
 800cc76:	e057      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cc78:	68bb      	ldr	r3, [r7, #8]
 800cc7a:	4a38      	ldr	r2, [pc, #224]	@ (800cd5c <USB_SetTurnaroundTime+0x124>)
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d306      	bcc.n	800cc8e <USB_SetTurnaroundTime+0x56>
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	4a37      	ldr	r2, [pc, #220]	@ (800cd60 <USB_SetTurnaroundTime+0x128>)
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d202      	bcs.n	800cc8e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cc88:	230d      	movs	r3, #13
 800cc8a:	617b      	str	r3, [r7, #20]
 800cc8c:	e04c      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cc8e:	68bb      	ldr	r3, [r7, #8]
 800cc90:	4a33      	ldr	r2, [pc, #204]	@ (800cd60 <USB_SetTurnaroundTime+0x128>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d306      	bcc.n	800cca4 <USB_SetTurnaroundTime+0x6c>
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	4a32      	ldr	r2, [pc, #200]	@ (800cd64 <USB_SetTurnaroundTime+0x12c>)
 800cc9a:	4293      	cmp	r3, r2
 800cc9c:	d802      	bhi.n	800cca4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800cc9e:	230c      	movs	r3, #12
 800cca0:	617b      	str	r3, [r7, #20]
 800cca2:	e041      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	4a2f      	ldr	r2, [pc, #188]	@ (800cd64 <USB_SetTurnaroundTime+0x12c>)
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d906      	bls.n	800ccba <USB_SetTurnaroundTime+0x82>
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	4a2e      	ldr	r2, [pc, #184]	@ (800cd68 <USB_SetTurnaroundTime+0x130>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d802      	bhi.n	800ccba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ccb4:	230b      	movs	r3, #11
 800ccb6:	617b      	str	r3, [r7, #20]
 800ccb8:	e036      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	4a2a      	ldr	r2, [pc, #168]	@ (800cd68 <USB_SetTurnaroundTime+0x130>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d906      	bls.n	800ccd0 <USB_SetTurnaroundTime+0x98>
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	4a29      	ldr	r2, [pc, #164]	@ (800cd6c <USB_SetTurnaroundTime+0x134>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d802      	bhi.n	800ccd0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ccca:	230a      	movs	r3, #10
 800cccc:	617b      	str	r3, [r7, #20]
 800ccce:	e02b      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	4a26      	ldr	r2, [pc, #152]	@ (800cd6c <USB_SetTurnaroundTime+0x134>)
 800ccd4:	4293      	cmp	r3, r2
 800ccd6:	d906      	bls.n	800cce6 <USB_SetTurnaroundTime+0xae>
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	4a25      	ldr	r2, [pc, #148]	@ (800cd70 <USB_SetTurnaroundTime+0x138>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d202      	bcs.n	800cce6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800cce0:	2309      	movs	r3, #9
 800cce2:	617b      	str	r3, [r7, #20]
 800cce4:	e020      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	4a21      	ldr	r2, [pc, #132]	@ (800cd70 <USB_SetTurnaroundTime+0x138>)
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d306      	bcc.n	800ccfc <USB_SetTurnaroundTime+0xc4>
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	4a20      	ldr	r2, [pc, #128]	@ (800cd74 <USB_SetTurnaroundTime+0x13c>)
 800ccf2:	4293      	cmp	r3, r2
 800ccf4:	d802      	bhi.n	800ccfc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ccf6:	2308      	movs	r3, #8
 800ccf8:	617b      	str	r3, [r7, #20]
 800ccfa:	e015      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	4a1d      	ldr	r2, [pc, #116]	@ (800cd74 <USB_SetTurnaroundTime+0x13c>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d906      	bls.n	800cd12 <USB_SetTurnaroundTime+0xda>
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	4a1c      	ldr	r2, [pc, #112]	@ (800cd78 <USB_SetTurnaroundTime+0x140>)
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d202      	bcs.n	800cd12 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cd0c:	2307      	movs	r3, #7
 800cd0e:	617b      	str	r3, [r7, #20]
 800cd10:	e00a      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cd12:	2306      	movs	r3, #6
 800cd14:	617b      	str	r3, [r7, #20]
 800cd16:	e007      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800cd18:	79fb      	ldrb	r3, [r7, #7]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d102      	bne.n	800cd24 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800cd1e:	2309      	movs	r3, #9
 800cd20:	617b      	str	r3, [r7, #20]
 800cd22:	e001      	b.n	800cd28 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800cd24:	2309      	movs	r3, #9
 800cd26:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	68da      	ldr	r2, [r3, #12]
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	029b      	lsls	r3, r3, #10
 800cd3c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800cd40:	431a      	orrs	r2, r3
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cd46:	2300      	movs	r3, #0
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	371c      	adds	r7, #28
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd52:	4770      	bx	lr
 800cd54:	00d8acbf 	.word	0x00d8acbf
 800cd58:	00e4e1c0 	.word	0x00e4e1c0
 800cd5c:	00f42400 	.word	0x00f42400
 800cd60:	01067380 	.word	0x01067380
 800cd64:	011a499f 	.word	0x011a499f
 800cd68:	01312cff 	.word	0x01312cff
 800cd6c:	014ca43f 	.word	0x014ca43f
 800cd70:	016e3600 	.word	0x016e3600
 800cd74:	01a6ab1f 	.word	0x01a6ab1f
 800cd78:	01e84800 	.word	0x01e84800

0800cd7c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd7c:	b480      	push	{r7}
 800cd7e:	b083      	sub	sp, #12
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	689b      	ldr	r3, [r3, #8]
 800cd88:	f043 0201 	orr.w	r2, r3, #1
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cd90:	2300      	movs	r3, #0
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	370c      	adds	r7, #12
 800cd96:	46bd      	mov	sp, r7
 800cd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9c:	4770      	bx	lr

0800cd9e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd9e:	b480      	push	{r7}
 800cda0:	b083      	sub	sp, #12
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	689b      	ldr	r3, [r3, #8]
 800cdaa:	f023 0201 	bic.w	r2, r3, #1
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cdb2:	2300      	movs	r3, #0
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	370c      	adds	r7, #12
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr

0800cdc0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b084      	sub	sp, #16
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
 800cdc8:	460b      	mov	r3, r1
 800cdca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	68db      	ldr	r3, [r3, #12]
 800cdd4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cddc:	78fb      	ldrb	r3, [r7, #3]
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d115      	bne.n	800ce0e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	68db      	ldr	r3, [r3, #12]
 800cde6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800cdee:	200a      	movs	r0, #10
 800cdf0:	f7f9 f8bc 	bl	8005f6c <HAL_Delay>
      ms += 10U;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	330a      	adds	r3, #10
 800cdf8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f001 f93f 	bl	800e07e <USB_GetMode>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d01e      	beq.n	800ce44 <USB_SetCurrentMode+0x84>
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2bc7      	cmp	r3, #199	@ 0xc7
 800ce0a:	d9f0      	bls.n	800cdee <USB_SetCurrentMode+0x2e>
 800ce0c:	e01a      	b.n	800ce44 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ce0e:	78fb      	ldrb	r3, [r7, #3]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d115      	bne.n	800ce40 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	68db      	ldr	r3, [r3, #12]
 800ce18:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ce20:	200a      	movs	r0, #10
 800ce22:	f7f9 f8a3 	bl	8005f6c <HAL_Delay>
      ms += 10U;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	330a      	adds	r3, #10
 800ce2a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f001 f926 	bl	800e07e <USB_GetMode>
 800ce32:	4603      	mov	r3, r0
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d005      	beq.n	800ce44 <USB_SetCurrentMode+0x84>
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	2bc7      	cmp	r3, #199	@ 0xc7
 800ce3c:	d9f0      	bls.n	800ce20 <USB_SetCurrentMode+0x60>
 800ce3e:	e001      	b.n	800ce44 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ce40:	2301      	movs	r3, #1
 800ce42:	e005      	b.n	800ce50 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	2bc8      	cmp	r3, #200	@ 0xc8
 800ce48:	d101      	bne.n	800ce4e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e000      	b.n	800ce50 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ce4e:	2300      	movs	r3, #0
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3710      	adds	r7, #16
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ce58:	b084      	sub	sp, #16
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b086      	sub	sp, #24
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	6078      	str	r0, [r7, #4]
 800ce62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ce66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ce72:	2300      	movs	r3, #0
 800ce74:	613b      	str	r3, [r7, #16]
 800ce76:	e009      	b.n	800ce8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	3340      	adds	r3, #64	@ 0x40
 800ce7e:	009b      	lsls	r3, r3, #2
 800ce80:	4413      	add	r3, r2
 800ce82:	2200      	movs	r2, #0
 800ce84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ce86:	693b      	ldr	r3, [r7, #16]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	613b      	str	r3, [r7, #16]
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	2b0e      	cmp	r3, #14
 800ce90:	d9f2      	bls.n	800ce78 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ce92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d11c      	bne.n	800ced4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cea0:	685b      	ldr	r3, [r3, #4]
 800cea2:	68fa      	ldr	r2, [r7, #12]
 800cea4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cea8:	f043 0302 	orr.w	r3, r3, #2
 800ceac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ceb2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cebe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ceca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	639a      	str	r2, [r3, #56]	@ 0x38
 800ced2:	e00b      	b.n	800ceec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ced8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cee4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cef2:	461a      	mov	r2, r3
 800cef4:	2300      	movs	r3, #0
 800cef6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cef8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d10d      	bne.n	800cf1c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cf00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d104      	bne.n	800cf12 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cf08:	2100      	movs	r1, #0
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f000 f968 	bl	800d1e0 <USB_SetDevSpeed>
 800cf10:	e008      	b.n	800cf24 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cf12:	2101      	movs	r1, #1
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f000 f963 	bl	800d1e0 <USB_SetDevSpeed>
 800cf1a:	e003      	b.n	800cf24 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cf1c:	2103      	movs	r1, #3
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f000 f95e 	bl	800d1e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cf24:	2110      	movs	r1, #16
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f000 f8fa 	bl	800d120 <USB_FlushTxFifo>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d001      	beq.n	800cf36 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800cf32:	2301      	movs	r3, #1
 800cf34:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f000 f924 	bl	800d184 <USB_FlushRxFifo>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d001      	beq.n	800cf46 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800cf42:	2301      	movs	r3, #1
 800cf44:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	2300      	movs	r3, #0
 800cf50:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf58:	461a      	mov	r2, r3
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf64:	461a      	mov	r2, r3
 800cf66:	2300      	movs	r3, #0
 800cf68:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	613b      	str	r3, [r7, #16]
 800cf6e:	e043      	b.n	800cff8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	015a      	lsls	r2, r3, #5
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	4413      	add	r3, r2
 800cf78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cf82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf86:	d118      	bne.n	800cfba <USB_DevInit+0x162>
    {
      if (i == 0U)
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10a      	bne.n	800cfa4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cf8e:	693b      	ldr	r3, [r7, #16]
 800cf90:	015a      	lsls	r2, r3, #5
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	4413      	add	r3, r2
 800cf96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cfa0:	6013      	str	r3, [r2, #0]
 800cfa2:	e013      	b.n	800cfcc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	015a      	lsls	r2, r3, #5
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	4413      	add	r3, r2
 800cfac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfb0:	461a      	mov	r2, r3
 800cfb2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cfb6:	6013      	str	r3, [r2, #0]
 800cfb8:	e008      	b.n	800cfcc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cfba:	693b      	ldr	r3, [r7, #16]
 800cfbc:	015a      	lsls	r2, r3, #5
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	4413      	add	r3, r2
 800cfc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfc6:	461a      	mov	r2, r3
 800cfc8:	2300      	movs	r3, #0
 800cfca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	015a      	lsls	r2, r3, #5
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfd8:	461a      	mov	r2, r3
 800cfda:	2300      	movs	r3, #0
 800cfdc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	015a      	lsls	r2, r3, #5
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfea:	461a      	mov	r2, r3
 800cfec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cff0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	3301      	adds	r3, #1
 800cff6:	613b      	str	r3, [r7, #16]
 800cff8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cffc:	461a      	mov	r2, r3
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	4293      	cmp	r3, r2
 800d002:	d3b5      	bcc.n	800cf70 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d004:	2300      	movs	r3, #0
 800d006:	613b      	str	r3, [r7, #16]
 800d008:	e043      	b.n	800d092 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d00a:	693b      	ldr	r3, [r7, #16]
 800d00c:	015a      	lsls	r2, r3, #5
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	4413      	add	r3, r2
 800d012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d01c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d020:	d118      	bne.n	800d054 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d10a      	bne.n	800d03e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d028:	693b      	ldr	r3, [r7, #16]
 800d02a:	015a      	lsls	r2, r3, #5
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	4413      	add	r3, r2
 800d030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d034:	461a      	mov	r2, r3
 800d036:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d03a:	6013      	str	r3, [r2, #0]
 800d03c:	e013      	b.n	800d066 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	015a      	lsls	r2, r3, #5
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	4413      	add	r3, r2
 800d046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d04a:	461a      	mov	r2, r3
 800d04c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d050:	6013      	str	r3, [r2, #0]
 800d052:	e008      	b.n	800d066 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	015a      	lsls	r2, r3, #5
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	4413      	add	r3, r2
 800d05c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d060:	461a      	mov	r2, r3
 800d062:	2300      	movs	r3, #0
 800d064:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	015a      	lsls	r2, r3, #5
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	4413      	add	r3, r2
 800d06e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d072:	461a      	mov	r2, r3
 800d074:	2300      	movs	r3, #0
 800d076:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d078:	693b      	ldr	r3, [r7, #16]
 800d07a:	015a      	lsls	r2, r3, #5
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	4413      	add	r3, r2
 800d080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d084:	461a      	mov	r2, r3
 800d086:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d08a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	3301      	adds	r3, #1
 800d090:	613b      	str	r3, [r7, #16]
 800d092:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d096:	461a      	mov	r2, r3
 800d098:	693b      	ldr	r3, [r7, #16]
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d3b5      	bcc.n	800d00a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0a4:	691b      	ldr	r3, [r3, #16]
 800d0a6:	68fa      	ldr	r2, [r7, #12]
 800d0a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d0ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d0be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d0c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d105      	bne.n	800d0d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	699b      	ldr	r3, [r3, #24]
 800d0cc:	f043 0210 	orr.w	r2, r3, #16
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	699a      	ldr	r2, [r3, #24]
 800d0d8:	4b10      	ldr	r3, [pc, #64]	@ (800d11c <USB_DevInit+0x2c4>)
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	687a      	ldr	r2, [r7, #4]
 800d0de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d0e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d005      	beq.n	800d0f4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	699b      	ldr	r3, [r3, #24]
 800d0ec:	f043 0208 	orr.w	r2, r3, #8
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d0f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d0f8:	2b01      	cmp	r3, #1
 800d0fa:	d107      	bne.n	800d10c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	699b      	ldr	r3, [r3, #24]
 800d100:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d104:	f043 0304 	orr.w	r3, r3, #4
 800d108:	687a      	ldr	r2, [r7, #4]
 800d10a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d10c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3718      	adds	r7, #24
 800d112:	46bd      	mov	sp, r7
 800d114:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d118:	b004      	add	sp, #16
 800d11a:	4770      	bx	lr
 800d11c:	803c3800 	.word	0x803c3800

0800d120 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d120:	b480      	push	{r7}
 800d122:	b085      	sub	sp, #20
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
 800d128:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d12a:	2300      	movs	r3, #0
 800d12c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	3301      	adds	r3, #1
 800d132:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d13a:	d901      	bls.n	800d140 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d13c:	2303      	movs	r3, #3
 800d13e:	e01b      	b.n	800d178 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	691b      	ldr	r3, [r3, #16]
 800d144:	2b00      	cmp	r3, #0
 800d146:	daf2      	bge.n	800d12e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d148:	2300      	movs	r3, #0
 800d14a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	019b      	lsls	r3, r3, #6
 800d150:	f043 0220 	orr.w	r2, r3, #32
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	3301      	adds	r3, #1
 800d15c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d164:	d901      	bls.n	800d16a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d166:	2303      	movs	r3, #3
 800d168:	e006      	b.n	800d178 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	691b      	ldr	r3, [r3, #16]
 800d16e:	f003 0320 	and.w	r3, r3, #32
 800d172:	2b20      	cmp	r3, #32
 800d174:	d0f0      	beq.n	800d158 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d176:	2300      	movs	r3, #0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3714      	adds	r7, #20
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d184:	b480      	push	{r7}
 800d186:	b085      	sub	sp, #20
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d18c:	2300      	movs	r3, #0
 800d18e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	3301      	adds	r3, #1
 800d194:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d19c:	d901      	bls.n	800d1a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d19e:	2303      	movs	r3, #3
 800d1a0:	e018      	b.n	800d1d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	691b      	ldr	r3, [r3, #16]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	daf2      	bge.n	800d190 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2210      	movs	r2, #16
 800d1b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	3301      	adds	r3, #1
 800d1b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d1c0:	d901      	bls.n	800d1c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d1c2:	2303      	movs	r3, #3
 800d1c4:	e006      	b.n	800d1d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	691b      	ldr	r3, [r3, #16]
 800d1ca:	f003 0310 	and.w	r3, r3, #16
 800d1ce:	2b10      	cmp	r3, #16
 800d1d0:	d0f0      	beq.n	800d1b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d1d2:	2300      	movs	r3, #0
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3714      	adds	r7, #20
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b085      	sub	sp, #20
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	460b      	mov	r3, r1
 800d1ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	78fb      	ldrb	r3, [r7, #3]
 800d1fa:	68f9      	ldr	r1, [r7, #12]
 800d1fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d200:	4313      	orrs	r3, r2
 800d202:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d204:	2300      	movs	r3, #0
}
 800d206:	4618      	mov	r0, r3
 800d208:	3714      	adds	r7, #20
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr

0800d212 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800d212:	b480      	push	{r7}
 800d214:	b087      	sub	sp, #28
 800d216:	af00      	add	r7, sp, #0
 800d218:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d224:	689b      	ldr	r3, [r3, #8]
 800d226:	f003 0306 	and.w	r3, r3, #6
 800d22a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d102      	bne.n	800d238 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800d232:	2300      	movs	r3, #0
 800d234:	75fb      	strb	r3, [r7, #23]
 800d236:	e00a      	b.n	800d24e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2b02      	cmp	r3, #2
 800d23c:	d002      	beq.n	800d244 <USB_GetDevSpeed+0x32>
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2b06      	cmp	r3, #6
 800d242:	d102      	bne.n	800d24a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d244:	2302      	movs	r3, #2
 800d246:	75fb      	strb	r3, [r7, #23]
 800d248:	e001      	b.n	800d24e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800d24a:	230f      	movs	r3, #15
 800d24c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d250:	4618      	mov	r0, r3
 800d252:	371c      	adds	r7, #28
 800d254:	46bd      	mov	sp, r7
 800d256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25a:	4770      	bx	lr

0800d25c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b085      	sub	sp, #20
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
 800d264:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	781b      	ldrb	r3, [r3, #0]
 800d26e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	785b      	ldrb	r3, [r3, #1]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d13a      	bne.n	800d2ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d27e:	69da      	ldr	r2, [r3, #28]
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	f003 030f 	and.w	r3, r3, #15
 800d288:	2101      	movs	r1, #1
 800d28a:	fa01 f303 	lsl.w	r3, r1, r3
 800d28e:	b29b      	uxth	r3, r3
 800d290:	68f9      	ldr	r1, [r7, #12]
 800d292:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d296:	4313      	orrs	r3, r2
 800d298:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	015a      	lsls	r2, r3, #5
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d155      	bne.n	800d35c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	015a      	lsls	r2, r3, #5
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	689b      	ldr	r3, [r3, #8]
 800d2c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	791b      	ldrb	r3, [r3, #4]
 800d2ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	059b      	lsls	r3, r3, #22
 800d2d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	68ba      	ldr	r2, [r7, #8]
 800d2d8:	0151      	lsls	r1, r2, #5
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	440a      	add	r2, r1
 800d2de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d2e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2ea:	6013      	str	r3, [r2, #0]
 800d2ec:	e036      	b.n	800d35c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d2f4:	69da      	ldr	r2, [r3, #28]
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
 800d2fa:	f003 030f 	and.w	r3, r3, #15
 800d2fe:	2101      	movs	r1, #1
 800d300:	fa01 f303 	lsl.w	r3, r1, r3
 800d304:	041b      	lsls	r3, r3, #16
 800d306:	68f9      	ldr	r1, [r7, #12]
 800d308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d30c:	4313      	orrs	r3, r2
 800d30e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	015a      	lsls	r2, r3, #5
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	4413      	add	r3, r2
 800d318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d322:	2b00      	cmp	r3, #0
 800d324:	d11a      	bne.n	800d35c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	015a      	lsls	r2, r3, #5
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	4413      	add	r3, r2
 800d32e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d332:	681a      	ldr	r2, [r3, #0]
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	689b      	ldr	r3, [r3, #8]
 800d338:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	791b      	ldrb	r3, [r3, #4]
 800d340:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d342:	430b      	orrs	r3, r1
 800d344:	4313      	orrs	r3, r2
 800d346:	68ba      	ldr	r2, [r7, #8]
 800d348:	0151      	lsls	r1, r2, #5
 800d34a:	68fa      	ldr	r2, [r7, #12]
 800d34c:	440a      	add	r2, r1
 800d34e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d352:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d356:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d35a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d35c:	2300      	movs	r3, #0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3714      	adds	r7, #20
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr
	...

0800d36c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b085      	sub	sp, #20
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	781b      	ldrb	r3, [r3, #0]
 800d37e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	785b      	ldrb	r3, [r3, #1]
 800d384:	2b01      	cmp	r3, #1
 800d386:	d161      	bne.n	800d44c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	015a      	lsls	r2, r3, #5
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	4413      	add	r3, r2
 800d390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d39a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d39e:	d11f      	bne.n	800d3e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	015a      	lsls	r2, r3, #5
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	4413      	add	r3, r2
 800d3a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	68ba      	ldr	r2, [r7, #8]
 800d3b0:	0151      	lsls	r1, r2, #5
 800d3b2:	68fa      	ldr	r2, [r7, #12]
 800d3b4:	440a      	add	r2, r1
 800d3b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d3be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	015a      	lsls	r2, r3, #5
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	4413      	add	r3, r2
 800d3c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	68ba      	ldr	r2, [r7, #8]
 800d3d0:	0151      	lsls	r1, r2, #5
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	440a      	add	r2, r1
 800d3d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d3de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	781b      	ldrb	r3, [r3, #0]
 800d3ec:	f003 030f 	and.w	r3, r3, #15
 800d3f0:	2101      	movs	r1, #1
 800d3f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d3f6:	b29b      	uxth	r3, r3
 800d3f8:	43db      	mvns	r3, r3
 800d3fa:	68f9      	ldr	r1, [r7, #12]
 800d3fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d400:	4013      	ands	r3, r2
 800d402:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d40a:	69da      	ldr	r2, [r3, #28]
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	781b      	ldrb	r3, [r3, #0]
 800d410:	f003 030f 	and.w	r3, r3, #15
 800d414:	2101      	movs	r1, #1
 800d416:	fa01 f303 	lsl.w	r3, r1, r3
 800d41a:	b29b      	uxth	r3, r3
 800d41c:	43db      	mvns	r3, r3
 800d41e:	68f9      	ldr	r1, [r7, #12]
 800d420:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d424:	4013      	ands	r3, r2
 800d426:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	015a      	lsls	r2, r3, #5
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	4413      	add	r3, r2
 800d430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	0159      	lsls	r1, r3, #5
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	440b      	add	r3, r1
 800d43e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d442:	4619      	mov	r1, r3
 800d444:	4b35      	ldr	r3, [pc, #212]	@ (800d51c <USB_DeactivateEndpoint+0x1b0>)
 800d446:	4013      	ands	r3, r2
 800d448:	600b      	str	r3, [r1, #0]
 800d44a:	e060      	b.n	800d50e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	015a      	lsls	r2, r3, #5
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	4413      	add	r3, r2
 800d454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d45e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d462:	d11f      	bne.n	800d4a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	015a      	lsls	r2, r3, #5
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	4413      	add	r3, r2
 800d46c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	68ba      	ldr	r2, [r7, #8]
 800d474:	0151      	lsls	r1, r2, #5
 800d476:	68fa      	ldr	r2, [r7, #12]
 800d478:	440a      	add	r2, r1
 800d47a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d47e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d482:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	015a      	lsls	r2, r3, #5
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	4413      	add	r3, r2
 800d48c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68ba      	ldr	r2, [r7, #8]
 800d494:	0151      	lsls	r1, r2, #5
 800d496:	68fa      	ldr	r2, [r7, #12]
 800d498:	440a      	add	r2, r1
 800d49a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d49e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d4a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	781b      	ldrb	r3, [r3, #0]
 800d4b0:	f003 030f 	and.w	r3, r3, #15
 800d4b4:	2101      	movs	r1, #1
 800d4b6:	fa01 f303 	lsl.w	r3, r1, r3
 800d4ba:	041b      	lsls	r3, r3, #16
 800d4bc:	43db      	mvns	r3, r3
 800d4be:	68f9      	ldr	r1, [r7, #12]
 800d4c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d4c4:	4013      	ands	r3, r2
 800d4c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4ce:	69da      	ldr	r2, [r3, #28]
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	f003 030f 	and.w	r3, r3, #15
 800d4d8:	2101      	movs	r1, #1
 800d4da:	fa01 f303 	lsl.w	r3, r1, r3
 800d4de:	041b      	lsls	r3, r3, #16
 800d4e0:	43db      	mvns	r3, r3
 800d4e2:	68f9      	ldr	r1, [r7, #12]
 800d4e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d4e8:	4013      	ands	r3, r2
 800d4ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	015a      	lsls	r2, r3, #5
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	4413      	add	r3, r2
 800d4f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4f8:	681a      	ldr	r2, [r3, #0]
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	0159      	lsls	r1, r3, #5
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	440b      	add	r3, r1
 800d502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d506:	4619      	mov	r1, r3
 800d508:	4b05      	ldr	r3, [pc, #20]	@ (800d520 <USB_DeactivateEndpoint+0x1b4>)
 800d50a:	4013      	ands	r3, r2
 800d50c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d50e:	2300      	movs	r3, #0
}
 800d510:	4618      	mov	r0, r3
 800d512:	3714      	adds	r7, #20
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr
 800d51c:	ec337800 	.word	0xec337800
 800d520:	eff37800 	.word	0xeff37800

0800d524 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b08a      	sub	sp, #40	@ 0x28
 800d528:	af02      	add	r7, sp, #8
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	4613      	mov	r3, r2
 800d530:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	781b      	ldrb	r3, [r3, #0]
 800d53a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	785b      	ldrb	r3, [r3, #1]
 800d540:	2b01      	cmp	r3, #1
 800d542:	f040 817f 	bne.w	800d844 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	691b      	ldr	r3, [r3, #16]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d132      	bne.n	800d5b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d54e:	69bb      	ldr	r3, [r7, #24]
 800d550:	015a      	lsls	r2, r3, #5
 800d552:	69fb      	ldr	r3, [r7, #28]
 800d554:	4413      	add	r3, r2
 800d556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d55a:	691b      	ldr	r3, [r3, #16]
 800d55c:	69ba      	ldr	r2, [r7, #24]
 800d55e:	0151      	lsls	r1, r2, #5
 800d560:	69fa      	ldr	r2, [r7, #28]
 800d562:	440a      	add	r2, r1
 800d564:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d568:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d56c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d570:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d572:	69bb      	ldr	r3, [r7, #24]
 800d574:	015a      	lsls	r2, r3, #5
 800d576:	69fb      	ldr	r3, [r7, #28]
 800d578:	4413      	add	r3, r2
 800d57a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d57e:	691b      	ldr	r3, [r3, #16]
 800d580:	69ba      	ldr	r2, [r7, #24]
 800d582:	0151      	lsls	r1, r2, #5
 800d584:	69fa      	ldr	r2, [r7, #28]
 800d586:	440a      	add	r2, r1
 800d588:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d58c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d590:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d592:	69bb      	ldr	r3, [r7, #24]
 800d594:	015a      	lsls	r2, r3, #5
 800d596:	69fb      	ldr	r3, [r7, #28]
 800d598:	4413      	add	r3, r2
 800d59a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d59e:	691b      	ldr	r3, [r3, #16]
 800d5a0:	69ba      	ldr	r2, [r7, #24]
 800d5a2:	0151      	lsls	r1, r2, #5
 800d5a4:	69fa      	ldr	r2, [r7, #28]
 800d5a6:	440a      	add	r2, r1
 800d5a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5ac:	0cdb      	lsrs	r3, r3, #19
 800d5ae:	04db      	lsls	r3, r3, #19
 800d5b0:	6113      	str	r3, [r2, #16]
 800d5b2:	e097      	b.n	800d6e4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5b4:	69bb      	ldr	r3, [r7, #24]
 800d5b6:	015a      	lsls	r2, r3, #5
 800d5b8:	69fb      	ldr	r3, [r7, #28]
 800d5ba:	4413      	add	r3, r2
 800d5bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5c0:	691b      	ldr	r3, [r3, #16]
 800d5c2:	69ba      	ldr	r2, [r7, #24]
 800d5c4:	0151      	lsls	r1, r2, #5
 800d5c6:	69fa      	ldr	r2, [r7, #28]
 800d5c8:	440a      	add	r2, r1
 800d5ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5ce:	0cdb      	lsrs	r3, r3, #19
 800d5d0:	04db      	lsls	r3, r3, #19
 800d5d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	015a      	lsls	r2, r3, #5
 800d5d8:	69fb      	ldr	r3, [r7, #28]
 800d5da:	4413      	add	r3, r2
 800d5dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5e0:	691b      	ldr	r3, [r3, #16]
 800d5e2:	69ba      	ldr	r2, [r7, #24]
 800d5e4:	0151      	lsls	r1, r2, #5
 800d5e6:	69fa      	ldr	r2, [r7, #28]
 800d5e8:	440a      	add	r2, r1
 800d5ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d5f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d5f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800d5f8:	69bb      	ldr	r3, [r7, #24]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d11a      	bne.n	800d634 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	691a      	ldr	r2, [r3, #16]
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	689b      	ldr	r3, [r3, #8]
 800d606:	429a      	cmp	r2, r3
 800d608:	d903      	bls.n	800d612 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	689a      	ldr	r2, [r3, #8]
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	015a      	lsls	r2, r3, #5
 800d616:	69fb      	ldr	r3, [r7, #28]
 800d618:	4413      	add	r3, r2
 800d61a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d61e:	691b      	ldr	r3, [r3, #16]
 800d620:	69ba      	ldr	r2, [r7, #24]
 800d622:	0151      	lsls	r1, r2, #5
 800d624:	69fa      	ldr	r2, [r7, #28]
 800d626:	440a      	add	r2, r1
 800d628:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d62c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d630:	6113      	str	r3, [r2, #16]
 800d632:	e044      	b.n	800d6be <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	691a      	ldr	r2, [r3, #16]
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	689b      	ldr	r3, [r3, #8]
 800d63c:	4413      	add	r3, r2
 800d63e:	1e5a      	subs	r2, r3, #1
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	689b      	ldr	r3, [r3, #8]
 800d644:	fbb2 f3f3 	udiv	r3, r2, r3
 800d648:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	015a      	lsls	r2, r3, #5
 800d64e:	69fb      	ldr	r3, [r7, #28]
 800d650:	4413      	add	r3, r2
 800d652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d656:	691a      	ldr	r2, [r3, #16]
 800d658:	8afb      	ldrh	r3, [r7, #22]
 800d65a:	04d9      	lsls	r1, r3, #19
 800d65c:	4ba4      	ldr	r3, [pc, #656]	@ (800d8f0 <USB_EPStartXfer+0x3cc>)
 800d65e:	400b      	ands	r3, r1
 800d660:	69b9      	ldr	r1, [r7, #24]
 800d662:	0148      	lsls	r0, r1, #5
 800d664:	69f9      	ldr	r1, [r7, #28]
 800d666:	4401      	add	r1, r0
 800d668:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d66c:	4313      	orrs	r3, r2
 800d66e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	791b      	ldrb	r3, [r3, #4]
 800d674:	2b01      	cmp	r3, #1
 800d676:	d122      	bne.n	800d6be <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d678:	69bb      	ldr	r3, [r7, #24]
 800d67a:	015a      	lsls	r2, r3, #5
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	4413      	add	r3, r2
 800d680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d684:	691b      	ldr	r3, [r3, #16]
 800d686:	69ba      	ldr	r2, [r7, #24]
 800d688:	0151      	lsls	r1, r2, #5
 800d68a:	69fa      	ldr	r2, [r7, #28]
 800d68c:	440a      	add	r2, r1
 800d68e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d692:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d696:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800d698:	69bb      	ldr	r3, [r7, #24]
 800d69a:	015a      	lsls	r2, r3, #5
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	4413      	add	r3, r2
 800d6a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6a4:	691a      	ldr	r2, [r3, #16]
 800d6a6:	8afb      	ldrh	r3, [r7, #22]
 800d6a8:	075b      	lsls	r3, r3, #29
 800d6aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d6ae:	69b9      	ldr	r1, [r7, #24]
 800d6b0:	0148      	lsls	r0, r1, #5
 800d6b2:	69f9      	ldr	r1, [r7, #28]
 800d6b4:	4401      	add	r1, r0
 800d6b6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d6ba:	4313      	orrs	r3, r2
 800d6bc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d6be:	69bb      	ldr	r3, [r7, #24]
 800d6c0:	015a      	lsls	r2, r3, #5
 800d6c2:	69fb      	ldr	r3, [r7, #28]
 800d6c4:	4413      	add	r3, r2
 800d6c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6ca:	691a      	ldr	r2, [r3, #16]
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	691b      	ldr	r3, [r3, #16]
 800d6d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d6d4:	69b9      	ldr	r1, [r7, #24]
 800d6d6:	0148      	lsls	r0, r1, #5
 800d6d8:	69f9      	ldr	r1, [r7, #28]
 800d6da:	4401      	add	r1, r0
 800d6dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d6e4:	79fb      	ldrb	r3, [r7, #7]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d14b      	bne.n	800d782 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d6ea:	68bb      	ldr	r3, [r7, #8]
 800d6ec:	69db      	ldr	r3, [r3, #28]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d009      	beq.n	800d706 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d6f2:	69bb      	ldr	r3, [r7, #24]
 800d6f4:	015a      	lsls	r2, r3, #5
 800d6f6:	69fb      	ldr	r3, [r7, #28]
 800d6f8:	4413      	add	r3, r2
 800d6fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6fe:	461a      	mov	r2, r3
 800d700:	68bb      	ldr	r3, [r7, #8]
 800d702:	69db      	ldr	r3, [r3, #28]
 800d704:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	791b      	ldrb	r3, [r3, #4]
 800d70a:	2b01      	cmp	r3, #1
 800d70c:	d128      	bne.n	800d760 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d70e:	69fb      	ldr	r3, [r7, #28]
 800d710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d714:	689b      	ldr	r3, [r3, #8]
 800d716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d110      	bne.n	800d740 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	015a      	lsls	r2, r3, #5
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	4413      	add	r3, r2
 800d726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	69ba      	ldr	r2, [r7, #24]
 800d72e:	0151      	lsls	r1, r2, #5
 800d730:	69fa      	ldr	r2, [r7, #28]
 800d732:	440a      	add	r2, r1
 800d734:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d738:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d73c:	6013      	str	r3, [r2, #0]
 800d73e:	e00f      	b.n	800d760 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d740:	69bb      	ldr	r3, [r7, #24]
 800d742:	015a      	lsls	r2, r3, #5
 800d744:	69fb      	ldr	r3, [r7, #28]
 800d746:	4413      	add	r3, r2
 800d748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	69ba      	ldr	r2, [r7, #24]
 800d750:	0151      	lsls	r1, r2, #5
 800d752:	69fa      	ldr	r2, [r7, #28]
 800d754:	440a      	add	r2, r1
 800d756:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d75a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d75e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d760:	69bb      	ldr	r3, [r7, #24]
 800d762:	015a      	lsls	r2, r3, #5
 800d764:	69fb      	ldr	r3, [r7, #28]
 800d766:	4413      	add	r3, r2
 800d768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	69ba      	ldr	r2, [r7, #24]
 800d770:	0151      	lsls	r1, r2, #5
 800d772:	69fa      	ldr	r2, [r7, #28]
 800d774:	440a      	add	r2, r1
 800d776:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d77a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d77e:	6013      	str	r3, [r2, #0]
 800d780:	e166      	b.n	800da50 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d782:	69bb      	ldr	r3, [r7, #24]
 800d784:	015a      	lsls	r2, r3, #5
 800d786:	69fb      	ldr	r3, [r7, #28]
 800d788:	4413      	add	r3, r2
 800d78a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	69ba      	ldr	r2, [r7, #24]
 800d792:	0151      	lsls	r1, r2, #5
 800d794:	69fa      	ldr	r2, [r7, #28]
 800d796:	440a      	add	r2, r1
 800d798:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d79c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d7a0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	791b      	ldrb	r3, [r3, #4]
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d015      	beq.n	800d7d6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	691b      	ldr	r3, [r3, #16]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f000 814e 	beq.w	800da50 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d7b4:	69fb      	ldr	r3, [r7, #28]
 800d7b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	f003 030f 	and.w	r3, r3, #15
 800d7c4:	2101      	movs	r1, #1
 800d7c6:	fa01 f303 	lsl.w	r3, r1, r3
 800d7ca:	69f9      	ldr	r1, [r7, #28]
 800d7cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	634b      	str	r3, [r1, #52]	@ 0x34
 800d7d4:	e13c      	b.n	800da50 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d7d6:	69fb      	ldr	r3, [r7, #28]
 800d7d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d110      	bne.n	800d808 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d7e6:	69bb      	ldr	r3, [r7, #24]
 800d7e8:	015a      	lsls	r2, r3, #5
 800d7ea:	69fb      	ldr	r3, [r7, #28]
 800d7ec:	4413      	add	r3, r2
 800d7ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	69ba      	ldr	r2, [r7, #24]
 800d7f6:	0151      	lsls	r1, r2, #5
 800d7f8:	69fa      	ldr	r2, [r7, #28]
 800d7fa:	440a      	add	r2, r1
 800d7fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d800:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d804:	6013      	str	r3, [r2, #0]
 800d806:	e00f      	b.n	800d828 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d808:	69bb      	ldr	r3, [r7, #24]
 800d80a:	015a      	lsls	r2, r3, #5
 800d80c:	69fb      	ldr	r3, [r7, #28]
 800d80e:	4413      	add	r3, r2
 800d810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	69ba      	ldr	r2, [r7, #24]
 800d818:	0151      	lsls	r1, r2, #5
 800d81a:	69fa      	ldr	r2, [r7, #28]
 800d81c:	440a      	add	r2, r1
 800d81e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d826:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	68d9      	ldr	r1, [r3, #12]
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	781a      	ldrb	r2, [r3, #0]
 800d830:	68bb      	ldr	r3, [r7, #8]
 800d832:	691b      	ldr	r3, [r3, #16]
 800d834:	b298      	uxth	r0, r3
 800d836:	79fb      	ldrb	r3, [r7, #7]
 800d838:	9300      	str	r3, [sp, #0]
 800d83a:	4603      	mov	r3, r0
 800d83c:	68f8      	ldr	r0, [r7, #12]
 800d83e:	f000 f9b9 	bl	800dbb4 <USB_WritePacket>
 800d842:	e105      	b.n	800da50 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d844:	69bb      	ldr	r3, [r7, #24]
 800d846:	015a      	lsls	r2, r3, #5
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	4413      	add	r3, r2
 800d84c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d850:	691b      	ldr	r3, [r3, #16]
 800d852:	69ba      	ldr	r2, [r7, #24]
 800d854:	0151      	lsls	r1, r2, #5
 800d856:	69fa      	ldr	r2, [r7, #28]
 800d858:	440a      	add	r2, r1
 800d85a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d85e:	0cdb      	lsrs	r3, r3, #19
 800d860:	04db      	lsls	r3, r3, #19
 800d862:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d864:	69bb      	ldr	r3, [r7, #24]
 800d866:	015a      	lsls	r2, r3, #5
 800d868:	69fb      	ldr	r3, [r7, #28]
 800d86a:	4413      	add	r3, r2
 800d86c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d870:	691b      	ldr	r3, [r3, #16]
 800d872:	69ba      	ldr	r2, [r7, #24]
 800d874:	0151      	lsls	r1, r2, #5
 800d876:	69fa      	ldr	r2, [r7, #28]
 800d878:	440a      	add	r2, r1
 800d87a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d87e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d882:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d886:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800d888:	69bb      	ldr	r3, [r7, #24]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d132      	bne.n	800d8f4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	691b      	ldr	r3, [r3, #16]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d003      	beq.n	800d89e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	689a      	ldr	r2, [r3, #8]
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	689a      	ldr	r2, [r3, #8]
 800d8a2:	68bb      	ldr	r3, [r7, #8]
 800d8a4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d8a6:	69bb      	ldr	r3, [r7, #24]
 800d8a8:	015a      	lsls	r2, r3, #5
 800d8aa:	69fb      	ldr	r3, [r7, #28]
 800d8ac:	4413      	add	r3, r2
 800d8ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8b2:	691a      	ldr	r2, [r3, #16]
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	6a1b      	ldr	r3, [r3, #32]
 800d8b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8bc:	69b9      	ldr	r1, [r7, #24]
 800d8be:	0148      	lsls	r0, r1, #5
 800d8c0:	69f9      	ldr	r1, [r7, #28]
 800d8c2:	4401      	add	r1, r0
 800d8c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d8cc:	69bb      	ldr	r3, [r7, #24]
 800d8ce:	015a      	lsls	r2, r3, #5
 800d8d0:	69fb      	ldr	r3, [r7, #28]
 800d8d2:	4413      	add	r3, r2
 800d8d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	69ba      	ldr	r2, [r7, #24]
 800d8dc:	0151      	lsls	r1, r2, #5
 800d8de:	69fa      	ldr	r2, [r7, #28]
 800d8e0:	440a      	add	r2, r1
 800d8e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d8e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d8ea:	6113      	str	r3, [r2, #16]
 800d8ec:	e062      	b.n	800d9b4 <USB_EPStartXfer+0x490>
 800d8ee:	bf00      	nop
 800d8f0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	691b      	ldr	r3, [r3, #16]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d123      	bne.n	800d944 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d8fc:	69bb      	ldr	r3, [r7, #24]
 800d8fe:	015a      	lsls	r2, r3, #5
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	4413      	add	r3, r2
 800d904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d908:	691a      	ldr	r2, [r3, #16]
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	689b      	ldr	r3, [r3, #8]
 800d90e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d912:	69b9      	ldr	r1, [r7, #24]
 800d914:	0148      	lsls	r0, r1, #5
 800d916:	69f9      	ldr	r1, [r7, #28]
 800d918:	4401      	add	r1, r0
 800d91a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d91e:	4313      	orrs	r3, r2
 800d920:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d922:	69bb      	ldr	r3, [r7, #24]
 800d924:	015a      	lsls	r2, r3, #5
 800d926:	69fb      	ldr	r3, [r7, #28]
 800d928:	4413      	add	r3, r2
 800d92a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d92e:	691b      	ldr	r3, [r3, #16]
 800d930:	69ba      	ldr	r2, [r7, #24]
 800d932:	0151      	lsls	r1, r2, #5
 800d934:	69fa      	ldr	r2, [r7, #28]
 800d936:	440a      	add	r2, r1
 800d938:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d93c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d940:	6113      	str	r3, [r2, #16]
 800d942:	e037      	b.n	800d9b4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d944:	68bb      	ldr	r3, [r7, #8]
 800d946:	691a      	ldr	r2, [r3, #16]
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	689b      	ldr	r3, [r3, #8]
 800d94c:	4413      	add	r3, r2
 800d94e:	1e5a      	subs	r2, r3, #1
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	689b      	ldr	r3, [r3, #8]
 800d954:	fbb2 f3f3 	udiv	r3, r2, r3
 800d958:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	689b      	ldr	r3, [r3, #8]
 800d95e:	8afa      	ldrh	r2, [r7, #22]
 800d960:	fb03 f202 	mul.w	r2, r3, r2
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d968:	69bb      	ldr	r3, [r7, #24]
 800d96a:	015a      	lsls	r2, r3, #5
 800d96c:	69fb      	ldr	r3, [r7, #28]
 800d96e:	4413      	add	r3, r2
 800d970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d974:	691a      	ldr	r2, [r3, #16]
 800d976:	8afb      	ldrh	r3, [r7, #22]
 800d978:	04d9      	lsls	r1, r3, #19
 800d97a:	4b38      	ldr	r3, [pc, #224]	@ (800da5c <USB_EPStartXfer+0x538>)
 800d97c:	400b      	ands	r3, r1
 800d97e:	69b9      	ldr	r1, [r7, #24]
 800d980:	0148      	lsls	r0, r1, #5
 800d982:	69f9      	ldr	r1, [r7, #28]
 800d984:	4401      	add	r1, r0
 800d986:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d98a:	4313      	orrs	r3, r2
 800d98c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d98e:	69bb      	ldr	r3, [r7, #24]
 800d990:	015a      	lsls	r2, r3, #5
 800d992:	69fb      	ldr	r3, [r7, #28]
 800d994:	4413      	add	r3, r2
 800d996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d99a:	691a      	ldr	r2, [r3, #16]
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	6a1b      	ldr	r3, [r3, #32]
 800d9a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9a4:	69b9      	ldr	r1, [r7, #24]
 800d9a6:	0148      	lsls	r0, r1, #5
 800d9a8:	69f9      	ldr	r1, [r7, #28]
 800d9aa:	4401      	add	r1, r0
 800d9ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d9b0:	4313      	orrs	r3, r2
 800d9b2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d9b4:	79fb      	ldrb	r3, [r7, #7]
 800d9b6:	2b01      	cmp	r3, #1
 800d9b8:	d10d      	bne.n	800d9d6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	68db      	ldr	r3, [r3, #12]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d009      	beq.n	800d9d6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	68d9      	ldr	r1, [r3, #12]
 800d9c6:	69bb      	ldr	r3, [r7, #24]
 800d9c8:	015a      	lsls	r2, r3, #5
 800d9ca:	69fb      	ldr	r3, [r7, #28]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9d2:	460a      	mov	r2, r1
 800d9d4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	791b      	ldrb	r3, [r3, #4]
 800d9da:	2b01      	cmp	r3, #1
 800d9dc:	d128      	bne.n	800da30 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d9de:	69fb      	ldr	r3, [r7, #28]
 800d9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9e4:	689b      	ldr	r3, [r3, #8]
 800d9e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d110      	bne.n	800da10 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d9ee:	69bb      	ldr	r3, [r7, #24]
 800d9f0:	015a      	lsls	r2, r3, #5
 800d9f2:	69fb      	ldr	r3, [r7, #28]
 800d9f4:	4413      	add	r3, r2
 800d9f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	69ba      	ldr	r2, [r7, #24]
 800d9fe:	0151      	lsls	r1, r2, #5
 800da00:	69fa      	ldr	r2, [r7, #28]
 800da02:	440a      	add	r2, r1
 800da04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800da0c:	6013      	str	r3, [r2, #0]
 800da0e:	e00f      	b.n	800da30 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800da10:	69bb      	ldr	r3, [r7, #24]
 800da12:	015a      	lsls	r2, r3, #5
 800da14:	69fb      	ldr	r3, [r7, #28]
 800da16:	4413      	add	r3, r2
 800da18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	69ba      	ldr	r2, [r7, #24]
 800da20:	0151      	lsls	r1, r2, #5
 800da22:	69fa      	ldr	r2, [r7, #28]
 800da24:	440a      	add	r2, r1
 800da26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	015a      	lsls	r2, r3, #5
 800da34:	69fb      	ldr	r3, [r7, #28]
 800da36:	4413      	add	r3, r2
 800da38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	69ba      	ldr	r2, [r7, #24]
 800da40:	0151      	lsls	r1, r2, #5
 800da42:	69fa      	ldr	r2, [r7, #28]
 800da44:	440a      	add	r2, r1
 800da46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800da4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da50:	2300      	movs	r3, #0
}
 800da52:	4618      	mov	r0, r3
 800da54:	3720      	adds	r7, #32
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}
 800da5a:	bf00      	nop
 800da5c:	1ff80000 	.word	0x1ff80000

0800da60 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800da60:	b480      	push	{r7}
 800da62:	b087      	sub	sp, #28
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800da6a:	2300      	movs	r3, #0
 800da6c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800da6e:	2300      	movs	r3, #0
 800da70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	785b      	ldrb	r3, [r3, #1]
 800da7a:	2b01      	cmp	r3, #1
 800da7c:	d14a      	bne.n	800db14 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	015a      	lsls	r2, r3, #5
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	4413      	add	r3, r2
 800da88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800da92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800da96:	f040 8086 	bne.w	800dba6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	781b      	ldrb	r3, [r3, #0]
 800da9e:	015a      	lsls	r2, r3, #5
 800daa0:	693b      	ldr	r3, [r7, #16]
 800daa2:	4413      	add	r3, r2
 800daa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	683a      	ldr	r2, [r7, #0]
 800daac:	7812      	ldrb	r2, [r2, #0]
 800daae:	0151      	lsls	r1, r2, #5
 800dab0:	693a      	ldr	r2, [r7, #16]
 800dab2:	440a      	add	r2, r1
 800dab4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dab8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800dabc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	781b      	ldrb	r3, [r3, #0]
 800dac2:	015a      	lsls	r2, r3, #5
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	4413      	add	r3, r2
 800dac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	683a      	ldr	r2, [r7, #0]
 800dad0:	7812      	ldrb	r2, [r2, #0]
 800dad2:	0151      	lsls	r1, r2, #5
 800dad4:	693a      	ldr	r2, [r7, #16]
 800dad6:	440a      	add	r2, r1
 800dad8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dadc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800dae0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	3301      	adds	r3, #1
 800dae6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f242 7210 	movw	r2, #10000	@ 0x2710
 800daee:	4293      	cmp	r3, r2
 800daf0:	d902      	bls.n	800daf8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800daf2:	2301      	movs	r3, #1
 800daf4:	75fb      	strb	r3, [r7, #23]
          break;
 800daf6:	e056      	b.n	800dba6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	015a      	lsls	r2, r3, #5
 800dafe:	693b      	ldr	r3, [r7, #16]
 800db00:	4413      	add	r3, r2
 800db02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800db0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800db10:	d0e7      	beq.n	800dae2 <USB_EPStopXfer+0x82>
 800db12:	e048      	b.n	800dba6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	015a      	lsls	r2, r3, #5
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	4413      	add	r3, r2
 800db1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800db28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800db2c:	d13b      	bne.n	800dba6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	015a      	lsls	r2, r3, #5
 800db34:	693b      	ldr	r3, [r7, #16]
 800db36:	4413      	add	r3, r2
 800db38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	683a      	ldr	r2, [r7, #0]
 800db40:	7812      	ldrb	r2, [r2, #0]
 800db42:	0151      	lsls	r1, r2, #5
 800db44:	693a      	ldr	r2, [r7, #16]
 800db46:	440a      	add	r2, r1
 800db48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800db4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800db50:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	015a      	lsls	r2, r3, #5
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	4413      	add	r3, r2
 800db5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	683a      	ldr	r2, [r7, #0]
 800db64:	7812      	ldrb	r2, [r2, #0]
 800db66:	0151      	lsls	r1, r2, #5
 800db68:	693a      	ldr	r2, [r7, #16]
 800db6a:	440a      	add	r2, r1
 800db6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800db70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800db74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	3301      	adds	r3, #1
 800db7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800db82:	4293      	cmp	r3, r2
 800db84:	d902      	bls.n	800db8c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800db86:	2301      	movs	r3, #1
 800db88:	75fb      	strb	r3, [r7, #23]
          break;
 800db8a:	e00c      	b.n	800dba6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	781b      	ldrb	r3, [r3, #0]
 800db90:	015a      	lsls	r2, r3, #5
 800db92:	693b      	ldr	r3, [r7, #16]
 800db94:	4413      	add	r3, r2
 800db96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dba0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dba4:	d0e7      	beq.n	800db76 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800dba6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dba8:	4618      	mov	r0, r3
 800dbaa:	371c      	adds	r7, #28
 800dbac:	46bd      	mov	sp, r7
 800dbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb2:	4770      	bx	lr

0800dbb4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b089      	sub	sp, #36	@ 0x24
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	60f8      	str	r0, [r7, #12]
 800dbbc:	60b9      	str	r1, [r7, #8]
 800dbbe:	4611      	mov	r1, r2
 800dbc0:	461a      	mov	r2, r3
 800dbc2:	460b      	mov	r3, r1
 800dbc4:	71fb      	strb	r3, [r7, #7]
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dbd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d123      	bne.n	800dc22 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dbda:	88bb      	ldrh	r3, [r7, #4]
 800dbdc:	3303      	adds	r3, #3
 800dbde:	089b      	lsrs	r3, r3, #2
 800dbe0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	61bb      	str	r3, [r7, #24]
 800dbe6:	e018      	b.n	800dc1a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dbe8:	79fb      	ldrb	r3, [r7, #7]
 800dbea:	031a      	lsls	r2, r3, #12
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	4413      	add	r3, r2
 800dbf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dbf4:	461a      	mov	r2, r3
 800dbf6:	69fb      	ldr	r3, [r7, #28]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	6013      	str	r3, [r2, #0]
      pSrc++;
 800dbfc:	69fb      	ldr	r3, [r7, #28]
 800dbfe:	3301      	adds	r3, #1
 800dc00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc02:	69fb      	ldr	r3, [r7, #28]
 800dc04:	3301      	adds	r3, #1
 800dc06:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc08:	69fb      	ldr	r3, [r7, #28]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc0e:	69fb      	ldr	r3, [r7, #28]
 800dc10:	3301      	adds	r3, #1
 800dc12:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800dc14:	69bb      	ldr	r3, [r7, #24]
 800dc16:	3301      	adds	r3, #1
 800dc18:	61bb      	str	r3, [r7, #24]
 800dc1a:	69ba      	ldr	r2, [r7, #24]
 800dc1c:	693b      	ldr	r3, [r7, #16]
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d3e2      	bcc.n	800dbe8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800dc22:	2300      	movs	r3, #0
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3724      	adds	r7, #36	@ 0x24
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2e:	4770      	bx	lr

0800dc30 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800dc30:	b480      	push	{r7}
 800dc32:	b08b      	sub	sp, #44	@ 0x2c
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	60f8      	str	r0, [r7, #12]
 800dc38:	60b9      	str	r1, [r7, #8]
 800dc3a:	4613      	mov	r3, r2
 800dc3c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800dc42:	68bb      	ldr	r3, [r7, #8]
 800dc44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800dc46:	88fb      	ldrh	r3, [r7, #6]
 800dc48:	089b      	lsrs	r3, r3, #2
 800dc4a:	b29b      	uxth	r3, r3
 800dc4c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800dc4e:	88fb      	ldrh	r3, [r7, #6]
 800dc50:	f003 0303 	and.w	r3, r3, #3
 800dc54:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800dc56:	2300      	movs	r3, #0
 800dc58:	623b      	str	r3, [r7, #32]
 800dc5a:	e014      	b.n	800dc86 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800dc5c:	69bb      	ldr	r3, [r7, #24]
 800dc5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc62:	681a      	ldr	r2, [r3, #0]
 800dc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc66:	601a      	str	r2, [r3, #0]
    pDest++;
 800dc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc6a:	3301      	adds	r3, #1
 800dc6c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc70:	3301      	adds	r3, #1
 800dc72:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc76:	3301      	adds	r3, #1
 800dc78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800dc80:	6a3b      	ldr	r3, [r7, #32]
 800dc82:	3301      	adds	r3, #1
 800dc84:	623b      	str	r3, [r7, #32]
 800dc86:	6a3a      	ldr	r2, [r7, #32]
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	429a      	cmp	r2, r3
 800dc8c:	d3e6      	bcc.n	800dc5c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dc8e:	8bfb      	ldrh	r3, [r7, #30]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d01e      	beq.n	800dcd2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dc94:	2300      	movs	r3, #0
 800dc96:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800dc98:	69bb      	ldr	r3, [r7, #24]
 800dc9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc9e:	461a      	mov	r2, r3
 800dca0:	f107 0310 	add.w	r3, r7, #16
 800dca4:	6812      	ldr	r2, [r2, #0]
 800dca6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800dca8:	693a      	ldr	r2, [r7, #16]
 800dcaa:	6a3b      	ldr	r3, [r7, #32]
 800dcac:	b2db      	uxtb	r3, r3
 800dcae:	00db      	lsls	r3, r3, #3
 800dcb0:	fa22 f303 	lsr.w	r3, r2, r3
 800dcb4:	b2da      	uxtb	r2, r3
 800dcb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb8:	701a      	strb	r2, [r3, #0]
      i++;
 800dcba:	6a3b      	ldr	r3, [r7, #32]
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	623b      	str	r3, [r7, #32]
      pDest++;
 800dcc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcc2:	3301      	adds	r3, #1
 800dcc4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800dcc6:	8bfb      	ldrh	r3, [r7, #30]
 800dcc8:	3b01      	subs	r3, #1
 800dcca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dccc:	8bfb      	ldrh	r3, [r7, #30]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d1ea      	bne.n	800dca8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	372c      	adds	r7, #44	@ 0x2c
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr

0800dce0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b085      	sub	sp, #20
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
 800dce8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	785b      	ldrb	r3, [r3, #1]
 800dcf8:	2b01      	cmp	r3, #1
 800dcfa:	d12c      	bne.n	800dd56 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	015a      	lsls	r2, r3, #5
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	4413      	add	r3, r2
 800dd04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	db12      	blt.n	800dd34 <USB_EPSetStall+0x54>
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d00f      	beq.n	800dd34 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	015a      	lsls	r2, r3, #5
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	4413      	add	r3, r2
 800dd1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	68ba      	ldr	r2, [r7, #8]
 800dd24:	0151      	lsls	r1, r2, #5
 800dd26:	68fa      	ldr	r2, [r7, #12]
 800dd28:	440a      	add	r2, r1
 800dd2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dd2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dd32:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	015a      	lsls	r2, r3, #5
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	4413      	add	r3, r2
 800dd3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	68ba      	ldr	r2, [r7, #8]
 800dd44:	0151      	lsls	r1, r2, #5
 800dd46:	68fa      	ldr	r2, [r7, #12]
 800dd48:	440a      	add	r2, r1
 800dd4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dd4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dd52:	6013      	str	r3, [r2, #0]
 800dd54:	e02b      	b.n	800ddae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	015a      	lsls	r2, r3, #5
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	4413      	add	r3, r2
 800dd5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	db12      	blt.n	800dd8e <USB_EPSetStall+0xae>
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d00f      	beq.n	800dd8e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	015a      	lsls	r2, r3, #5
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	4413      	add	r3, r2
 800dd76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	68ba      	ldr	r2, [r7, #8]
 800dd7e:	0151      	lsls	r1, r2, #5
 800dd80:	68fa      	ldr	r2, [r7, #12]
 800dd82:	440a      	add	r2, r1
 800dd84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dd8c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800dd8e:	68bb      	ldr	r3, [r7, #8]
 800dd90:	015a      	lsls	r2, r3, #5
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	4413      	add	r3, r2
 800dd96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	68ba      	ldr	r2, [r7, #8]
 800dd9e:	0151      	lsls	r1, r2, #5
 800dda0:	68fa      	ldr	r2, [r7, #12]
 800dda2:	440a      	add	r2, r1
 800dda4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dda8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ddac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ddae:	2300      	movs	r3, #0
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	3714      	adds	r7, #20
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b085      	sub	sp, #20
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	781b      	ldrb	r3, [r3, #0]
 800ddce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	785b      	ldrb	r3, [r3, #1]
 800ddd4:	2b01      	cmp	r3, #1
 800ddd6:	d128      	bne.n	800de2a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	015a      	lsls	r2, r3, #5
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	4413      	add	r3, r2
 800dde0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	68ba      	ldr	r2, [r7, #8]
 800dde8:	0151      	lsls	r1, r2, #5
 800ddea:	68fa      	ldr	r2, [r7, #12]
 800ddec:	440a      	add	r2, r1
 800ddee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ddf2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ddf6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	791b      	ldrb	r3, [r3, #4]
 800ddfc:	2b03      	cmp	r3, #3
 800ddfe:	d003      	beq.n	800de08 <USB_EPClearStall+0x4c>
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	791b      	ldrb	r3, [r3, #4]
 800de04:	2b02      	cmp	r3, #2
 800de06:	d138      	bne.n	800de7a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	015a      	lsls	r2, r3, #5
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	4413      	add	r3, r2
 800de10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	68ba      	ldr	r2, [r7, #8]
 800de18:	0151      	lsls	r1, r2, #5
 800de1a:	68fa      	ldr	r2, [r7, #12]
 800de1c:	440a      	add	r2, r1
 800de1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800de22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de26:	6013      	str	r3, [r2, #0]
 800de28:	e027      	b.n	800de7a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	015a      	lsls	r2, r3, #5
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	4413      	add	r3, r2
 800de32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	68ba      	ldr	r2, [r7, #8]
 800de3a:	0151      	lsls	r1, r2, #5
 800de3c:	68fa      	ldr	r2, [r7, #12]
 800de3e:	440a      	add	r2, r1
 800de40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de44:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800de48:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	791b      	ldrb	r3, [r3, #4]
 800de4e:	2b03      	cmp	r3, #3
 800de50:	d003      	beq.n	800de5a <USB_EPClearStall+0x9e>
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	791b      	ldrb	r3, [r3, #4]
 800de56:	2b02      	cmp	r3, #2
 800de58:	d10f      	bne.n	800de7a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	015a      	lsls	r2, r3, #5
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	4413      	add	r3, r2
 800de62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	68ba      	ldr	r2, [r7, #8]
 800de6a:	0151      	lsls	r1, r2, #5
 800de6c:	68fa      	ldr	r2, [r7, #12]
 800de6e:	440a      	add	r2, r1
 800de70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de78:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800de7a:	2300      	movs	r3, #0
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	3714      	adds	r7, #20
 800de80:	46bd      	mov	sp, r7
 800de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de86:	4770      	bx	lr

0800de88 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800de88:	b480      	push	{r7}
 800de8a:	b085      	sub	sp, #20
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
 800de90:	460b      	mov	r3, r1
 800de92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68fa      	ldr	r2, [r7, #12]
 800dea2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dea6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800deaa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800deb2:	681a      	ldr	r2, [r3, #0]
 800deb4:	78fb      	ldrb	r3, [r7, #3]
 800deb6:	011b      	lsls	r3, r3, #4
 800deb8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800debc:	68f9      	ldr	r1, [r7, #12]
 800debe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800dec2:	4313      	orrs	r3, r2
 800dec4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800dec6:	2300      	movs	r3, #0
}
 800dec8:	4618      	mov	r0, r3
 800deca:	3714      	adds	r7, #20
 800decc:	46bd      	mov	sp, r7
 800dece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded2:	4770      	bx	lr

0800ded4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	68fa      	ldr	r2, [r7, #12]
 800deea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800deee:	f023 0303 	bic.w	r3, r3, #3
 800def2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df02:	f023 0302 	bic.w	r3, r3, #2
 800df06:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df08:	2300      	movs	r3, #0
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3714      	adds	r7, #20
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr

0800df16 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800df16:	b480      	push	{r7}
 800df18:	b085      	sub	sp, #20
 800df1a:	af00      	add	r7, sp, #0
 800df1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	68fa      	ldr	r2, [r7, #12]
 800df2c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df30:	f023 0303 	bic.w	r3, r3, #3
 800df34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df3c:	685b      	ldr	r3, [r3, #4]
 800df3e:	68fa      	ldr	r2, [r7, #12]
 800df40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df44:	f043 0302 	orr.w	r3, r3, #2
 800df48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df4a:	2300      	movs	r3, #0
}
 800df4c:	4618      	mov	r0, r3
 800df4e:	3714      	adds	r7, #20
 800df50:	46bd      	mov	sp, r7
 800df52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df56:	4770      	bx	lr

0800df58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800df58:	b480      	push	{r7}
 800df5a:	b085      	sub	sp, #20
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	695b      	ldr	r3, [r3, #20]
 800df64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	699b      	ldr	r3, [r3, #24]
 800df6a:	68fa      	ldr	r2, [r7, #12]
 800df6c:	4013      	ands	r3, r2
 800df6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800df70:	68fb      	ldr	r3, [r7, #12]
}
 800df72:	4618      	mov	r0, r3
 800df74:	3714      	adds	r7, #20
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr

0800df7e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800df7e:	b480      	push	{r7}
 800df80:	b085      	sub	sp, #20
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df90:	699b      	ldr	r3, [r3, #24]
 800df92:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df9a:	69db      	ldr	r3, [r3, #28]
 800df9c:	68ba      	ldr	r2, [r7, #8]
 800df9e:	4013      	ands	r3, r2
 800dfa0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	0c1b      	lsrs	r3, r3, #16
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	3714      	adds	r7, #20
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb0:	4770      	bx	lr

0800dfb2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dfb2:	b480      	push	{r7}
 800dfb4:	b085      	sub	sp, #20
 800dfb6:	af00      	add	r7, sp, #0
 800dfb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfc4:	699b      	ldr	r3, [r3, #24]
 800dfc6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfce:	69db      	ldr	r3, [r3, #28]
 800dfd0:	68ba      	ldr	r2, [r7, #8]
 800dfd2:	4013      	ands	r3, r2
 800dfd4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dfd6:	68bb      	ldr	r3, [r7, #8]
 800dfd8:	b29b      	uxth	r3, r3
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3714      	adds	r7, #20
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe4:	4770      	bx	lr

0800dfe6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dfe6:	b480      	push	{r7}
 800dfe8:	b085      	sub	sp, #20
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	6078      	str	r0, [r7, #4]
 800dfee:	460b      	mov	r3, r1
 800dff0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800dff6:	78fb      	ldrb	r3, [r7, #3]
 800dff8:	015a      	lsls	r2, r3, #5
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	4413      	add	r3, r2
 800dffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e002:	689b      	ldr	r3, [r3, #8]
 800e004:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e00c:	695b      	ldr	r3, [r3, #20]
 800e00e:	68ba      	ldr	r2, [r7, #8]
 800e010:	4013      	ands	r3, r2
 800e012:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e014:	68bb      	ldr	r3, [r7, #8]
}
 800e016:	4618      	mov	r0, r3
 800e018:	3714      	adds	r7, #20
 800e01a:	46bd      	mov	sp, r7
 800e01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e020:	4770      	bx	lr

0800e022 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e022:	b480      	push	{r7}
 800e024:	b087      	sub	sp, #28
 800e026:	af00      	add	r7, sp, #0
 800e028:	6078      	str	r0, [r7, #4]
 800e02a:	460b      	mov	r3, r1
 800e02c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e038:	691b      	ldr	r3, [r3, #16]
 800e03a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e03c:	697b      	ldr	r3, [r7, #20]
 800e03e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e044:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e046:	78fb      	ldrb	r3, [r7, #3]
 800e048:	f003 030f 	and.w	r3, r3, #15
 800e04c:	68fa      	ldr	r2, [r7, #12]
 800e04e:	fa22 f303 	lsr.w	r3, r2, r3
 800e052:	01db      	lsls	r3, r3, #7
 800e054:	b2db      	uxtb	r3, r3
 800e056:	693a      	ldr	r2, [r7, #16]
 800e058:	4313      	orrs	r3, r2
 800e05a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e05c:	78fb      	ldrb	r3, [r7, #3]
 800e05e:	015a      	lsls	r2, r3, #5
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	4413      	add	r3, r2
 800e064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e068:	689b      	ldr	r3, [r3, #8]
 800e06a:	693a      	ldr	r2, [r7, #16]
 800e06c:	4013      	ands	r3, r2
 800e06e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e070:	68bb      	ldr	r3, [r7, #8]
}
 800e072:	4618      	mov	r0, r3
 800e074:	371c      	adds	r7, #28
 800e076:	46bd      	mov	sp, r7
 800e078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07c:	4770      	bx	lr

0800e07e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800e07e:	b480      	push	{r7}
 800e080:	b083      	sub	sp, #12
 800e082:	af00      	add	r7, sp, #0
 800e084:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	695b      	ldr	r3, [r3, #20]
 800e08a:	f003 0301 	and.w	r3, r3, #1
}
 800e08e:	4618      	mov	r0, r3
 800e090:	370c      	adds	r7, #12
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr

0800e09a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800e09a:	b480      	push	{r7}
 800e09c:	b085      	sub	sp, #20
 800e09e:	af00      	add	r7, sp, #0
 800e0a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	68fa      	ldr	r2, [r7, #12]
 800e0b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e0b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800e0b8:	f023 0307 	bic.w	r3, r3, #7
 800e0bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e0c4:	685b      	ldr	r3, [r3, #4]
 800e0c6:	68fa      	ldr	r2, [r7, #12]
 800e0c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e0cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e0d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e0d2:	2300      	movs	r3, #0
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3714      	adds	r7, #20
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0de:	4770      	bx	lr

0800e0e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b087      	sub	sp, #28
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	60f8      	str	r0, [r7, #12]
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	607a      	str	r2, [r7, #4]
 800e0ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	333c      	adds	r3, #60	@ 0x3c
 800e0f6:	3304      	adds	r3, #4
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e0fc:	693b      	ldr	r3, [r7, #16]
 800e0fe:	4a26      	ldr	r2, [pc, #152]	@ (800e198 <USB_EP0_OutStart+0xb8>)
 800e100:	4293      	cmp	r3, r2
 800e102:	d90a      	bls.n	800e11a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e104:	697b      	ldr	r3, [r7, #20]
 800e106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e114:	d101      	bne.n	800e11a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800e116:	2300      	movs	r3, #0
 800e118:	e037      	b.n	800e18a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e120:	461a      	mov	r2, r3
 800e122:	2300      	movs	r3, #0
 800e124:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e12c:	691b      	ldr	r3, [r3, #16]
 800e12e:	697a      	ldr	r2, [r7, #20]
 800e130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e134:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e138:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	697a      	ldr	r2, [r7, #20]
 800e144:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e148:	f043 0318 	orr.w	r3, r3, #24
 800e14c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e154:	691b      	ldr	r3, [r3, #16]
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e15c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800e160:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800e162:	7afb      	ldrb	r3, [r7, #11]
 800e164:	2b01      	cmp	r3, #1
 800e166:	d10f      	bne.n	800e188 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e16e:	461a      	mov	r2, r3
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800e174:	697b      	ldr	r3, [r7, #20]
 800e176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	697a      	ldr	r2, [r7, #20]
 800e17e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e182:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800e186:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e188:	2300      	movs	r3, #0
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	371c      	adds	r7, #28
 800e18e:	46bd      	mov	sp, r7
 800e190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e194:	4770      	bx	lr
 800e196:	bf00      	nop
 800e198:	4f54300a 	.word	0x4f54300a

0800e19c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e19c:	b480      	push	{r7}
 800e19e:	b085      	sub	sp, #20
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e1b4:	d901      	bls.n	800e1ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e1b6:	2303      	movs	r3, #3
 800e1b8:	e022      	b.n	800e200 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	daf2      	bge.n	800e1a8 <USB_CoreReset+0xc>

  count = 10U;
 800e1c2:	230a      	movs	r3, #10
 800e1c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800e1c6:	e002      	b.n	800e1ce <USB_CoreReset+0x32>
  {
    count--;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	3b01      	subs	r3, #1
 800e1cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d1f9      	bne.n	800e1c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	691b      	ldr	r3, [r3, #16]
 800e1d8:	f043 0201 	orr.w	r2, r3, #1
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	3301      	adds	r3, #1
 800e1e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e1ec:	d901      	bls.n	800e1f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800e1ee:	2303      	movs	r3, #3
 800e1f0:	e006      	b.n	800e200 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	691b      	ldr	r3, [r3, #16]
 800e1f6:	f003 0301 	and.w	r3, r3, #1
 800e1fa:	2b01      	cmp	r3, #1
 800e1fc:	d0f0      	beq.n	800e1e0 <USB_CoreReset+0x44>

  return HAL_OK;
 800e1fe:	2300      	movs	r3, #0
}
 800e200:	4618      	mov	r0, r3
 800e202:	3714      	adds	r7, #20
 800e204:	46bd      	mov	sp, r7
 800e206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20a:	4770      	bx	lr

0800e20c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b084      	sub	sp, #16
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
 800e214:	460b      	mov	r3, r1
 800e216:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e218:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e21c:	f002 fd20 	bl	8010c60 <USBD_static_malloc>
 800e220:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d109      	bne.n	800e23c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	32b0      	adds	r2, #176	@ 0xb0
 800e232:	2100      	movs	r1, #0
 800e234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e238:	2302      	movs	r3, #2
 800e23a:	e0d4      	b.n	800e3e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800e23c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800e240:	2100      	movs	r1, #0
 800e242:	68f8      	ldr	r0, [r7, #12]
 800e244:	f003 faab 	bl	801179e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	32b0      	adds	r2, #176	@ 0xb0
 800e252:	68f9      	ldr	r1, [r7, #12]
 800e254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	32b0      	adds	r2, #176	@ 0xb0
 800e262:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	7c1b      	ldrb	r3, [r3, #16]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d138      	bne.n	800e2e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e274:	4b5e      	ldr	r3, [pc, #376]	@ (800e3f0 <USBD_CDC_Init+0x1e4>)
 800e276:	7819      	ldrb	r1, [r3, #0]
 800e278:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e27c:	2202      	movs	r2, #2
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f002 fbcb 	bl	8010a1a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e284:	4b5a      	ldr	r3, [pc, #360]	@ (800e3f0 <USBD_CDC_Init+0x1e4>)
 800e286:	781b      	ldrb	r3, [r3, #0]
 800e288:	f003 020f 	and.w	r2, r3, #15
 800e28c:	6879      	ldr	r1, [r7, #4]
 800e28e:	4613      	mov	r3, r2
 800e290:	009b      	lsls	r3, r3, #2
 800e292:	4413      	add	r3, r2
 800e294:	009b      	lsls	r3, r3, #2
 800e296:	440b      	add	r3, r1
 800e298:	3323      	adds	r3, #35	@ 0x23
 800e29a:	2201      	movs	r2, #1
 800e29c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e29e:	4b55      	ldr	r3, [pc, #340]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e2a0:	7819      	ldrb	r1, [r3, #0]
 800e2a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e2a6:	2202      	movs	r2, #2
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f002 fbb6 	bl	8010a1a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e2ae:	4b51      	ldr	r3, [pc, #324]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	f003 020f 	and.w	r2, r3, #15
 800e2b6:	6879      	ldr	r1, [r7, #4]
 800e2b8:	4613      	mov	r3, r2
 800e2ba:	009b      	lsls	r3, r3, #2
 800e2bc:	4413      	add	r3, r2
 800e2be:	009b      	lsls	r3, r3, #2
 800e2c0:	440b      	add	r3, r1
 800e2c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e2ca:	4b4b      	ldr	r3, [pc, #300]	@ (800e3f8 <USBD_CDC_Init+0x1ec>)
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	f003 020f 	and.w	r2, r3, #15
 800e2d2:	6879      	ldr	r1, [r7, #4]
 800e2d4:	4613      	mov	r3, r2
 800e2d6:	009b      	lsls	r3, r3, #2
 800e2d8:	4413      	add	r3, r2
 800e2da:	009b      	lsls	r3, r3, #2
 800e2dc:	440b      	add	r3, r1
 800e2de:	331c      	adds	r3, #28
 800e2e0:	2210      	movs	r2, #16
 800e2e2:	601a      	str	r2, [r3, #0]
 800e2e4:	e035      	b.n	800e352 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e2e6:	4b42      	ldr	r3, [pc, #264]	@ (800e3f0 <USBD_CDC_Init+0x1e4>)
 800e2e8:	7819      	ldrb	r1, [r3, #0]
 800e2ea:	2340      	movs	r3, #64	@ 0x40
 800e2ec:	2202      	movs	r2, #2
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f002 fb93 	bl	8010a1a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e2f4:	4b3e      	ldr	r3, [pc, #248]	@ (800e3f0 <USBD_CDC_Init+0x1e4>)
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	f003 020f 	and.w	r2, r3, #15
 800e2fc:	6879      	ldr	r1, [r7, #4]
 800e2fe:	4613      	mov	r3, r2
 800e300:	009b      	lsls	r3, r3, #2
 800e302:	4413      	add	r3, r2
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	440b      	add	r3, r1
 800e308:	3323      	adds	r3, #35	@ 0x23
 800e30a:	2201      	movs	r2, #1
 800e30c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e30e:	4b39      	ldr	r3, [pc, #228]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e310:	7819      	ldrb	r1, [r3, #0]
 800e312:	2340      	movs	r3, #64	@ 0x40
 800e314:	2202      	movs	r2, #2
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f002 fb7f 	bl	8010a1a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e31c:	4b35      	ldr	r3, [pc, #212]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	f003 020f 	and.w	r2, r3, #15
 800e324:	6879      	ldr	r1, [r7, #4]
 800e326:	4613      	mov	r3, r2
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	4413      	add	r3, r2
 800e32c:	009b      	lsls	r3, r3, #2
 800e32e:	440b      	add	r3, r1
 800e330:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e334:	2201      	movs	r2, #1
 800e336:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e338:	4b2f      	ldr	r3, [pc, #188]	@ (800e3f8 <USBD_CDC_Init+0x1ec>)
 800e33a:	781b      	ldrb	r3, [r3, #0]
 800e33c:	f003 020f 	and.w	r2, r3, #15
 800e340:	6879      	ldr	r1, [r7, #4]
 800e342:	4613      	mov	r3, r2
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	4413      	add	r3, r2
 800e348:	009b      	lsls	r3, r3, #2
 800e34a:	440b      	add	r3, r1
 800e34c:	331c      	adds	r3, #28
 800e34e:	2210      	movs	r2, #16
 800e350:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e352:	4b29      	ldr	r3, [pc, #164]	@ (800e3f8 <USBD_CDC_Init+0x1ec>)
 800e354:	7819      	ldrb	r1, [r3, #0]
 800e356:	2308      	movs	r3, #8
 800e358:	2203      	movs	r2, #3
 800e35a:	6878      	ldr	r0, [r7, #4]
 800e35c:	f002 fb5d 	bl	8010a1a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e360:	4b25      	ldr	r3, [pc, #148]	@ (800e3f8 <USBD_CDC_Init+0x1ec>)
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	f003 020f 	and.w	r2, r3, #15
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	4613      	mov	r3, r2
 800e36c:	009b      	lsls	r3, r3, #2
 800e36e:	4413      	add	r3, r2
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	440b      	add	r3, r1
 800e374:	3323      	adds	r3, #35	@ 0x23
 800e376:	2201      	movs	r2, #1
 800e378:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	2200      	movs	r2, #0
 800e37e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	33b0      	adds	r3, #176	@ 0xb0
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	4413      	add	r3, r2
 800e390:	685b      	ldr	r3, [r3, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2200      	movs	r2, #0
 800e39a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d101      	bne.n	800e3b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e3b0:	2302      	movs	r3, #2
 800e3b2:	e018      	b.n	800e3e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	7c1b      	ldrb	r3, [r3, #16]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d10a      	bne.n	800e3d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e3bc:	4b0d      	ldr	r3, [pc, #52]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e3be:	7819      	ldrb	r1, [r3, #0]
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e3c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f002 fc14 	bl	8010bf8 <USBD_LL_PrepareReceive>
 800e3d0:	e008      	b.n	800e3e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e3d2:	4b08      	ldr	r3, [pc, #32]	@ (800e3f4 <USBD_CDC_Init+0x1e8>)
 800e3d4:	7819      	ldrb	r1, [r3, #0]
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e3dc:	2340      	movs	r3, #64	@ 0x40
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f002 fc0a 	bl	8010bf8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e3e4:	2300      	movs	r3, #0
}
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	3710      	adds	r7, #16
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	2000009b 	.word	0x2000009b
 800e3f4:	2000009c 	.word	0x2000009c
 800e3f8:	2000009d 	.word	0x2000009d

0800e3fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b082      	sub	sp, #8
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	460b      	mov	r3, r1
 800e406:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e408:	4b3a      	ldr	r3, [pc, #232]	@ (800e4f4 <USBD_CDC_DeInit+0xf8>)
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	4619      	mov	r1, r3
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f002 fb29 	bl	8010a66 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e414:	4b37      	ldr	r3, [pc, #220]	@ (800e4f4 <USBD_CDC_DeInit+0xf8>)
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	f003 020f 	and.w	r2, r3, #15
 800e41c:	6879      	ldr	r1, [r7, #4]
 800e41e:	4613      	mov	r3, r2
 800e420:	009b      	lsls	r3, r3, #2
 800e422:	4413      	add	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	440b      	add	r3, r1
 800e428:	3323      	adds	r3, #35	@ 0x23
 800e42a:	2200      	movs	r2, #0
 800e42c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e42e:	4b32      	ldr	r3, [pc, #200]	@ (800e4f8 <USBD_CDC_DeInit+0xfc>)
 800e430:	781b      	ldrb	r3, [r3, #0]
 800e432:	4619      	mov	r1, r3
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f002 fb16 	bl	8010a66 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e43a:	4b2f      	ldr	r3, [pc, #188]	@ (800e4f8 <USBD_CDC_DeInit+0xfc>)
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	f003 020f 	and.w	r2, r3, #15
 800e442:	6879      	ldr	r1, [r7, #4]
 800e444:	4613      	mov	r3, r2
 800e446:	009b      	lsls	r3, r3, #2
 800e448:	4413      	add	r3, r2
 800e44a:	009b      	lsls	r3, r3, #2
 800e44c:	440b      	add	r3, r1
 800e44e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e452:	2200      	movs	r2, #0
 800e454:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e456:	4b29      	ldr	r3, [pc, #164]	@ (800e4fc <USBD_CDC_DeInit+0x100>)
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	4619      	mov	r1, r3
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f002 fb02 	bl	8010a66 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e462:	4b26      	ldr	r3, [pc, #152]	@ (800e4fc <USBD_CDC_DeInit+0x100>)
 800e464:	781b      	ldrb	r3, [r3, #0]
 800e466:	f003 020f 	and.w	r2, r3, #15
 800e46a:	6879      	ldr	r1, [r7, #4]
 800e46c:	4613      	mov	r3, r2
 800e46e:	009b      	lsls	r3, r3, #2
 800e470:	4413      	add	r3, r2
 800e472:	009b      	lsls	r3, r3, #2
 800e474:	440b      	add	r3, r1
 800e476:	3323      	adds	r3, #35	@ 0x23
 800e478:	2200      	movs	r2, #0
 800e47a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e47c:	4b1f      	ldr	r3, [pc, #124]	@ (800e4fc <USBD_CDC_DeInit+0x100>)
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	f003 020f 	and.w	r2, r3, #15
 800e484:	6879      	ldr	r1, [r7, #4]
 800e486:	4613      	mov	r3, r2
 800e488:	009b      	lsls	r3, r3, #2
 800e48a:	4413      	add	r3, r2
 800e48c:	009b      	lsls	r3, r3, #2
 800e48e:	440b      	add	r3, r1
 800e490:	331c      	adds	r3, #28
 800e492:	2200      	movs	r2, #0
 800e494:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	32b0      	adds	r2, #176	@ 0xb0
 800e4a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d01f      	beq.n	800e4e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e4ae:	687a      	ldr	r2, [r7, #4]
 800e4b0:	33b0      	adds	r3, #176	@ 0xb0
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	4413      	add	r3, r2
 800e4b6:	685b      	ldr	r3, [r3, #4]
 800e4b8:	685b      	ldr	r3, [r3, #4]
 800e4ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	32b0      	adds	r2, #176	@ 0xb0
 800e4c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f002 fbd6 	bl	8010c7c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	32b0      	adds	r2, #176	@ 0xb0
 800e4da:	2100      	movs	r1, #0
 800e4dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e4e8:	2300      	movs	r3, #0
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	3708      	adds	r7, #8
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	2000009b 	.word	0x2000009b
 800e4f8:	2000009c 	.word	0x2000009c
 800e4fc:	2000009d 	.word	0x2000009d

0800e500 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b086      	sub	sp, #24
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
 800e508:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	32b0      	adds	r2, #176	@ 0xb0
 800e514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e518:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e51a:	2300      	movs	r3, #0
 800e51c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e51e:	2300      	movs	r3, #0
 800e520:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e522:	2300      	movs	r3, #0
 800e524:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e526:	693b      	ldr	r3, [r7, #16]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d101      	bne.n	800e530 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e52c:	2303      	movs	r3, #3
 800e52e:	e0bf      	b.n	800e6b0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	781b      	ldrb	r3, [r3, #0]
 800e534:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d050      	beq.n	800e5de <USBD_CDC_Setup+0xde>
 800e53c:	2b20      	cmp	r3, #32
 800e53e:	f040 80af 	bne.w	800e6a0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	88db      	ldrh	r3, [r3, #6]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d03a      	beq.n	800e5c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	781b      	ldrb	r3, [r3, #0]
 800e54e:	b25b      	sxtb	r3, r3
 800e550:	2b00      	cmp	r3, #0
 800e552:	da1b      	bge.n	800e58c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e55a:	687a      	ldr	r2, [r7, #4]
 800e55c:	33b0      	adds	r3, #176	@ 0xb0
 800e55e:	009b      	lsls	r3, r3, #2
 800e560:	4413      	add	r3, r2
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	689b      	ldr	r3, [r3, #8]
 800e566:	683a      	ldr	r2, [r7, #0]
 800e568:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e56a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e56c:	683a      	ldr	r2, [r7, #0]
 800e56e:	88d2      	ldrh	r2, [r2, #6]
 800e570:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	88db      	ldrh	r3, [r3, #6]
 800e576:	2b07      	cmp	r3, #7
 800e578:	bf28      	it	cs
 800e57a:	2307      	movcs	r3, #7
 800e57c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	89fa      	ldrh	r2, [r7, #14]
 800e582:	4619      	mov	r1, r3
 800e584:	6878      	ldr	r0, [r7, #4]
 800e586:	f001 fda9 	bl	80100dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e58a:	e090      	b.n	800e6ae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	785a      	ldrb	r2, [r3, #1]
 800e590:	693b      	ldr	r3, [r7, #16]
 800e592:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	88db      	ldrh	r3, [r3, #6]
 800e59a:	2b3f      	cmp	r3, #63	@ 0x3f
 800e59c:	d803      	bhi.n	800e5a6 <USBD_CDC_Setup+0xa6>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	88db      	ldrh	r3, [r3, #6]
 800e5a2:	b2da      	uxtb	r2, r3
 800e5a4:	e000      	b.n	800e5a8 <USBD_CDC_Setup+0xa8>
 800e5a6:	2240      	movs	r2, #64	@ 0x40
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e5ae:	6939      	ldr	r1, [r7, #16]
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e5b6:	461a      	mov	r2, r3
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f001 fdbe 	bl	801013a <USBD_CtlPrepareRx>
      break;
 800e5be:	e076      	b.n	800e6ae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	33b0      	adds	r3, #176	@ 0xb0
 800e5ca:	009b      	lsls	r3, r3, #2
 800e5cc:	4413      	add	r3, r2
 800e5ce:	685b      	ldr	r3, [r3, #4]
 800e5d0:	689b      	ldr	r3, [r3, #8]
 800e5d2:	683a      	ldr	r2, [r7, #0]
 800e5d4:	7850      	ldrb	r0, [r2, #1]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	6839      	ldr	r1, [r7, #0]
 800e5da:	4798      	blx	r3
      break;
 800e5dc:	e067      	b.n	800e6ae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	785b      	ldrb	r3, [r3, #1]
 800e5e2:	2b0b      	cmp	r3, #11
 800e5e4:	d851      	bhi.n	800e68a <USBD_CDC_Setup+0x18a>
 800e5e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5ec <USBD_CDC_Setup+0xec>)
 800e5e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ec:	0800e61d 	.word	0x0800e61d
 800e5f0:	0800e699 	.word	0x0800e699
 800e5f4:	0800e68b 	.word	0x0800e68b
 800e5f8:	0800e68b 	.word	0x0800e68b
 800e5fc:	0800e68b 	.word	0x0800e68b
 800e600:	0800e68b 	.word	0x0800e68b
 800e604:	0800e68b 	.word	0x0800e68b
 800e608:	0800e68b 	.word	0x0800e68b
 800e60c:	0800e68b 	.word	0x0800e68b
 800e610:	0800e68b 	.word	0x0800e68b
 800e614:	0800e647 	.word	0x0800e647
 800e618:	0800e671 	.word	0x0800e671
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e622:	b2db      	uxtb	r3, r3
 800e624:	2b03      	cmp	r3, #3
 800e626:	d107      	bne.n	800e638 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e628:	f107 030a 	add.w	r3, r7, #10
 800e62c:	2202      	movs	r2, #2
 800e62e:	4619      	mov	r1, r3
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f001 fd53 	bl	80100dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e636:	e032      	b.n	800e69e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e638:	6839      	ldr	r1, [r7, #0]
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f001 fcd1 	bl	800ffe2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e640:	2303      	movs	r3, #3
 800e642:	75fb      	strb	r3, [r7, #23]
          break;
 800e644:	e02b      	b.n	800e69e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e64c:	b2db      	uxtb	r3, r3
 800e64e:	2b03      	cmp	r3, #3
 800e650:	d107      	bne.n	800e662 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e652:	f107 030d 	add.w	r3, r7, #13
 800e656:	2201      	movs	r2, #1
 800e658:	4619      	mov	r1, r3
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f001 fd3e 	bl	80100dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e660:	e01d      	b.n	800e69e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e662:	6839      	ldr	r1, [r7, #0]
 800e664:	6878      	ldr	r0, [r7, #4]
 800e666:	f001 fcbc 	bl	800ffe2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e66a:	2303      	movs	r3, #3
 800e66c:	75fb      	strb	r3, [r7, #23]
          break;
 800e66e:	e016      	b.n	800e69e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e676:	b2db      	uxtb	r3, r3
 800e678:	2b03      	cmp	r3, #3
 800e67a:	d00f      	beq.n	800e69c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e67c:	6839      	ldr	r1, [r7, #0]
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f001 fcaf 	bl	800ffe2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e684:	2303      	movs	r3, #3
 800e686:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e688:	e008      	b.n	800e69c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e68a:	6839      	ldr	r1, [r7, #0]
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	f001 fca8 	bl	800ffe2 <USBD_CtlError>
          ret = USBD_FAIL;
 800e692:	2303      	movs	r3, #3
 800e694:	75fb      	strb	r3, [r7, #23]
          break;
 800e696:	e002      	b.n	800e69e <USBD_CDC_Setup+0x19e>
          break;
 800e698:	bf00      	nop
 800e69a:	e008      	b.n	800e6ae <USBD_CDC_Setup+0x1ae>
          break;
 800e69c:	bf00      	nop
      }
      break;
 800e69e:	e006      	b.n	800e6ae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e6a0:	6839      	ldr	r1, [r7, #0]
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f001 fc9d 	bl	800ffe2 <USBD_CtlError>
      ret = USBD_FAIL;
 800e6a8:	2303      	movs	r3, #3
 800e6aa:	75fb      	strb	r3, [r7, #23]
      break;
 800e6ac:	bf00      	nop
  }

  return (uint8_t)ret;
 800e6ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3718      	adds	r7, #24
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b084      	sub	sp, #16
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e6ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	32b0      	adds	r2, #176	@ 0xb0
 800e6d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d101      	bne.n	800e6e2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e6de:	2303      	movs	r3, #3
 800e6e0:	e065      	b.n	800e7ae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	32b0      	adds	r2, #176	@ 0xb0
 800e6ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e6f2:	78fb      	ldrb	r3, [r7, #3]
 800e6f4:	f003 020f 	and.w	r2, r3, #15
 800e6f8:	6879      	ldr	r1, [r7, #4]
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	009b      	lsls	r3, r3, #2
 800e702:	440b      	add	r3, r1
 800e704:	3314      	adds	r3, #20
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d02f      	beq.n	800e76c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e70c:	78fb      	ldrb	r3, [r7, #3]
 800e70e:	f003 020f 	and.w	r2, r3, #15
 800e712:	6879      	ldr	r1, [r7, #4]
 800e714:	4613      	mov	r3, r2
 800e716:	009b      	lsls	r3, r3, #2
 800e718:	4413      	add	r3, r2
 800e71a:	009b      	lsls	r3, r3, #2
 800e71c:	440b      	add	r3, r1
 800e71e:	3314      	adds	r3, #20
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	78fb      	ldrb	r3, [r7, #3]
 800e724:	f003 010f 	and.w	r1, r3, #15
 800e728:	68f8      	ldr	r0, [r7, #12]
 800e72a:	460b      	mov	r3, r1
 800e72c:	00db      	lsls	r3, r3, #3
 800e72e:	440b      	add	r3, r1
 800e730:	009b      	lsls	r3, r3, #2
 800e732:	4403      	add	r3, r0
 800e734:	331c      	adds	r3, #28
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	fbb2 f1f3 	udiv	r1, r2, r3
 800e73c:	fb01 f303 	mul.w	r3, r1, r3
 800e740:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e742:	2b00      	cmp	r3, #0
 800e744:	d112      	bne.n	800e76c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e746:	78fb      	ldrb	r3, [r7, #3]
 800e748:	f003 020f 	and.w	r2, r3, #15
 800e74c:	6879      	ldr	r1, [r7, #4]
 800e74e:	4613      	mov	r3, r2
 800e750:	009b      	lsls	r3, r3, #2
 800e752:	4413      	add	r3, r2
 800e754:	009b      	lsls	r3, r3, #2
 800e756:	440b      	add	r3, r1
 800e758:	3314      	adds	r3, #20
 800e75a:	2200      	movs	r2, #0
 800e75c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e75e:	78f9      	ldrb	r1, [r7, #3]
 800e760:	2300      	movs	r3, #0
 800e762:	2200      	movs	r2, #0
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f002 fa26 	bl	8010bb6 <USBD_LL_Transmit>
 800e76a:	e01f      	b.n	800e7ac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	2200      	movs	r2, #0
 800e770:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e77a:	687a      	ldr	r2, [r7, #4]
 800e77c:	33b0      	adds	r3, #176	@ 0xb0
 800e77e:	009b      	lsls	r3, r3, #2
 800e780:	4413      	add	r3, r2
 800e782:	685b      	ldr	r3, [r3, #4]
 800e784:	691b      	ldr	r3, [r3, #16]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d010      	beq.n	800e7ac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e790:	687a      	ldr	r2, [r7, #4]
 800e792:	33b0      	adds	r3, #176	@ 0xb0
 800e794:	009b      	lsls	r3, r3, #2
 800e796:	4413      	add	r3, r2
 800e798:	685b      	ldr	r3, [r3, #4]
 800e79a:	691b      	ldr	r3, [r3, #16]
 800e79c:	68ba      	ldr	r2, [r7, #8]
 800e79e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e7a2:	68ba      	ldr	r2, [r7, #8]
 800e7a4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e7a8:	78fa      	ldrb	r2, [r7, #3]
 800e7aa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e7ac:	2300      	movs	r3, #0
}
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	3710      	adds	r7, #16
 800e7b2:	46bd      	mov	sp, r7
 800e7b4:	bd80      	pop	{r7, pc}

0800e7b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e7b6:	b580      	push	{r7, lr}
 800e7b8:	b084      	sub	sp, #16
 800e7ba:	af00      	add	r7, sp, #0
 800e7bc:	6078      	str	r0, [r7, #4]
 800e7be:	460b      	mov	r3, r1
 800e7c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	32b0      	adds	r2, #176	@ 0xb0
 800e7cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	32b0      	adds	r2, #176	@ 0xb0
 800e7dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d101      	bne.n	800e7e8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e7e4:	2303      	movs	r3, #3
 800e7e6:	e01a      	b.n	800e81e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e7e8:	78fb      	ldrb	r3, [r7, #3]
 800e7ea:	4619      	mov	r1, r3
 800e7ec:	6878      	ldr	r0, [r7, #4]
 800e7ee:	f002 fa24 	bl	8010c3a <USBD_LL_GetRxDataSize>
 800e7f2:	4602      	mov	r2, r0
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	33b0      	adds	r3, #176	@ 0xb0
 800e804:	009b      	lsls	r3, r3, #2
 800e806:	4413      	add	r3, r2
 800e808:	685b      	ldr	r3, [r3, #4]
 800e80a:	68db      	ldr	r3, [r3, #12]
 800e80c:	68fa      	ldr	r2, [r7, #12]
 800e80e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e812:	68fa      	ldr	r2, [r7, #12]
 800e814:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e818:	4611      	mov	r1, r2
 800e81a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e81c:	2300      	movs	r3, #0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3710      	adds	r7, #16
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}

0800e826 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e826:	b580      	push	{r7, lr}
 800e828:	b084      	sub	sp, #16
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	32b0      	adds	r2, #176	@ 0xb0
 800e838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e83c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d101      	bne.n	800e848 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e844:	2303      	movs	r3, #3
 800e846:	e024      	b.n	800e892 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e84e:	687a      	ldr	r2, [r7, #4]
 800e850:	33b0      	adds	r3, #176	@ 0xb0
 800e852:	009b      	lsls	r3, r3, #2
 800e854:	4413      	add	r3, r2
 800e856:	685b      	ldr	r3, [r3, #4]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d019      	beq.n	800e890 <USBD_CDC_EP0_RxReady+0x6a>
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e862:	2bff      	cmp	r3, #255	@ 0xff
 800e864:	d014      	beq.n	800e890 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	33b0      	adds	r3, #176	@ 0xb0
 800e870:	009b      	lsls	r3, r3, #2
 800e872:	4413      	add	r3, r2
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	689b      	ldr	r3, [r3, #8]
 800e878:	68fa      	ldr	r2, [r7, #12]
 800e87a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e87e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e880:	68fa      	ldr	r2, [r7, #12]
 800e882:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e886:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	22ff      	movs	r2, #255	@ 0xff
 800e88c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e890:	2300      	movs	r3, #0
}
 800e892:	4618      	mov	r0, r3
 800e894:	3710      	adds	r7, #16
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
	...

0800e89c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b086      	sub	sp, #24
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e8a4:	2182      	movs	r1, #130	@ 0x82
 800e8a6:	4818      	ldr	r0, [pc, #96]	@ (800e908 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8a8:	f000 fd62 	bl	800f370 <USBD_GetEpDesc>
 800e8ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e8ae:	2101      	movs	r1, #1
 800e8b0:	4815      	ldr	r0, [pc, #84]	@ (800e908 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8b2:	f000 fd5d 	bl	800f370 <USBD_GetEpDesc>
 800e8b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e8b8:	2181      	movs	r1, #129	@ 0x81
 800e8ba:	4813      	ldr	r0, [pc, #76]	@ (800e908 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8bc:	f000 fd58 	bl	800f370 <USBD_GetEpDesc>
 800e8c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e8c2:	697b      	ldr	r3, [r7, #20]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d002      	beq.n	800e8ce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	2210      	movs	r2, #16
 800e8cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d006      	beq.n	800e8e2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8dc:	711a      	strb	r2, [r3, #4]
 800e8de:	2200      	movs	r2, #0
 800e8e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d006      	beq.n	800e8f6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8f0:	711a      	strb	r2, [r3, #4]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	2243      	movs	r2, #67	@ 0x43
 800e8fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e8fc:	4b02      	ldr	r3, [pc, #8]	@ (800e908 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e8fe:	4618      	mov	r0, r3
 800e900:	3718      	adds	r7, #24
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}
 800e906:	bf00      	nop
 800e908:	20000058 	.word	0x20000058

0800e90c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b086      	sub	sp, #24
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e914:	2182      	movs	r1, #130	@ 0x82
 800e916:	4818      	ldr	r0, [pc, #96]	@ (800e978 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e918:	f000 fd2a 	bl	800f370 <USBD_GetEpDesc>
 800e91c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e91e:	2101      	movs	r1, #1
 800e920:	4815      	ldr	r0, [pc, #84]	@ (800e978 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e922:	f000 fd25 	bl	800f370 <USBD_GetEpDesc>
 800e926:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e928:	2181      	movs	r1, #129	@ 0x81
 800e92a:	4813      	ldr	r0, [pc, #76]	@ (800e978 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e92c:	f000 fd20 	bl	800f370 <USBD_GetEpDesc>
 800e930:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e932:	697b      	ldr	r3, [r7, #20]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d002      	beq.n	800e93e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	2210      	movs	r2, #16
 800e93c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d006      	beq.n	800e952 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	2200      	movs	r2, #0
 800e948:	711a      	strb	r2, [r3, #4]
 800e94a:	2200      	movs	r2, #0
 800e94c:	f042 0202 	orr.w	r2, r2, #2
 800e950:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d006      	beq.n	800e966 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	2200      	movs	r2, #0
 800e95c:	711a      	strb	r2, [r3, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	f042 0202 	orr.w	r2, r2, #2
 800e964:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2243      	movs	r2, #67	@ 0x43
 800e96a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e96c:	4b02      	ldr	r3, [pc, #8]	@ (800e978 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3718      	adds	r7, #24
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}
 800e976:	bf00      	nop
 800e978:	20000058 	.word	0x20000058

0800e97c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b086      	sub	sp, #24
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e984:	2182      	movs	r1, #130	@ 0x82
 800e986:	4818      	ldr	r0, [pc, #96]	@ (800e9e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e988:	f000 fcf2 	bl	800f370 <USBD_GetEpDesc>
 800e98c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e98e:	2101      	movs	r1, #1
 800e990:	4815      	ldr	r0, [pc, #84]	@ (800e9e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e992:	f000 fced 	bl	800f370 <USBD_GetEpDesc>
 800e996:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e998:	2181      	movs	r1, #129	@ 0x81
 800e99a:	4813      	ldr	r0, [pc, #76]	@ (800e9e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e99c:	f000 fce8 	bl	800f370 <USBD_GetEpDesc>
 800e9a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e9a2:	697b      	ldr	r3, [r7, #20]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d002      	beq.n	800e9ae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	2210      	movs	r2, #16
 800e9ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e9ae:	693b      	ldr	r3, [r7, #16]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d006      	beq.n	800e9c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9bc:	711a      	strb	r2, [r3, #4]
 800e9be:	2200      	movs	r2, #0
 800e9c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d006      	beq.n	800e9d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9d0:	711a      	strb	r2, [r3, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2243      	movs	r2, #67	@ 0x43
 800e9da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e9dc:	4b02      	ldr	r3, [pc, #8]	@ (800e9e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	3718      	adds	r7, #24
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}
 800e9e6:	bf00      	nop
 800e9e8:	20000058 	.word	0x20000058

0800e9ec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b083      	sub	sp, #12
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	220a      	movs	r2, #10
 800e9f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e9fa:	4b03      	ldr	r3, [pc, #12]	@ (800ea08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	370c      	adds	r7, #12
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr
 800ea08:	20000014 	.word	0x20000014

0800ea0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d101      	bne.n	800ea20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ea1c:	2303      	movs	r3, #3
 800ea1e:	e009      	b.n	800ea34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ea26:	687a      	ldr	r2, [r7, #4]
 800ea28:	33b0      	adds	r3, #176	@ 0xb0
 800ea2a:	009b      	lsls	r3, r3, #2
 800ea2c:	4413      	add	r3, r2
 800ea2e:	683a      	ldr	r2, [r7, #0]
 800ea30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	370c      	adds	r7, #12
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3e:	4770      	bx	lr

0800ea40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b087      	sub	sp, #28
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	60f8      	str	r0, [r7, #12]
 800ea48:	60b9      	str	r1, [r7, #8]
 800ea4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	32b0      	adds	r2, #176	@ 0xb0
 800ea56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d101      	bne.n	800ea66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ea62:	2303      	movs	r3, #3
 800ea64:	e008      	b.n	800ea78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	68ba      	ldr	r2, [r7, #8]
 800ea6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ea6e:	697b      	ldr	r3, [r7, #20]
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ea76:	2300      	movs	r3, #0
}
 800ea78:	4618      	mov	r0, r3
 800ea7a:	371c      	adds	r7, #28
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea82:	4770      	bx	lr

0800ea84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ea84:	b480      	push	{r7}
 800ea86:	b085      	sub	sp, #20
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
 800ea8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	32b0      	adds	r2, #176	@ 0xb0
 800ea98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d101      	bne.n	800eaa8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800eaa4:	2303      	movs	r3, #3
 800eaa6:	e004      	b.n	800eab2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	683a      	ldr	r2, [r7, #0]
 800eaac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800eab0:	2300      	movs	r3, #0
}
 800eab2:	4618      	mov	r0, r3
 800eab4:	3714      	adds	r7, #20
 800eab6:	46bd      	mov	sp, r7
 800eab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eabc:	4770      	bx	lr
	...

0800eac0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b084      	sub	sp, #16
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	32b0      	adds	r2, #176	@ 0xb0
 800ead2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ead6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800ead8:	2301      	movs	r3, #1
 800eada:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d101      	bne.n	800eae6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800eae2:	2303      	movs	r3, #3
 800eae4:	e025      	b.n	800eb32 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d11f      	bne.n	800eb30 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eaf8:	4b10      	ldr	r3, [pc, #64]	@ (800eb3c <USBD_CDC_TransmitPacket+0x7c>)
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	f003 020f 	and.w	r2, r3, #15
 800eb00:	68bb      	ldr	r3, [r7, #8]
 800eb02:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	4613      	mov	r3, r2
 800eb0a:	009b      	lsls	r3, r3, #2
 800eb0c:	4413      	add	r3, r2
 800eb0e:	009b      	lsls	r3, r3, #2
 800eb10:	4403      	add	r3, r0
 800eb12:	3314      	adds	r3, #20
 800eb14:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800eb16:	4b09      	ldr	r3, [pc, #36]	@ (800eb3c <USBD_CDC_TransmitPacket+0x7c>)
 800eb18:	7819      	ldrb	r1, [r3, #0]
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f002 f845 	bl	8010bb6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800eb30:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb32:	4618      	mov	r0, r3
 800eb34:	3710      	adds	r7, #16
 800eb36:	46bd      	mov	sp, r7
 800eb38:	bd80      	pop	{r7, pc}
 800eb3a:	bf00      	nop
 800eb3c:	2000009b 	.word	0x2000009b

0800eb40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b084      	sub	sp, #16
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	32b0      	adds	r2, #176	@ 0xb0
 800eb52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	32b0      	adds	r2, #176	@ 0xb0
 800eb62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d101      	bne.n	800eb6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800eb6a:	2303      	movs	r3, #3
 800eb6c:	e018      	b.n	800eba0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	7c1b      	ldrb	r3, [r3, #16]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d10a      	bne.n	800eb8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eb76:	4b0c      	ldr	r3, [pc, #48]	@ (800eba8 <USBD_CDC_ReceivePacket+0x68>)
 800eb78:	7819      	ldrb	r1, [r3, #0]
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f002 f837 	bl	8010bf8 <USBD_LL_PrepareReceive>
 800eb8a:	e008      	b.n	800eb9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eb8c:	4b06      	ldr	r3, [pc, #24]	@ (800eba8 <USBD_CDC_ReceivePacket+0x68>)
 800eb8e:	7819      	ldrb	r1, [r3, #0]
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb96:	2340      	movs	r3, #64	@ 0x40
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f002 f82d 	bl	8010bf8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800eb9e:	2300      	movs	r3, #0
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3710      	adds	r7, #16
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	2000009c 	.word	0x2000009c

0800ebac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b086      	sub	sp, #24
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	60f8      	str	r0, [r7, #12]
 800ebb4:	60b9      	str	r1, [r7, #8]
 800ebb6:	4613      	mov	r3, r2
 800ebb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d101      	bne.n	800ebc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ebc0:	2303      	movs	r3, #3
 800ebc2:	e01f      	b.n	800ec04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	2200      	movs	r2, #0
 800ebd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d003      	beq.n	800ebea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	68ba      	ldr	r2, [r7, #8]
 800ebe6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	2201      	movs	r2, #1
 800ebee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	79fa      	ldrb	r2, [r7, #7]
 800ebf6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ebf8:	68f8      	ldr	r0, [r7, #12]
 800ebfa:	f001 fea7 	bl	801094c <USBD_LL_Init>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ec02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec04:	4618      	mov	r0, r3
 800ec06:	3718      	adds	r7, #24
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b084      	sub	sp, #16
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
 800ec14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ec16:	2300      	movs	r3, #0
 800ec18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d101      	bne.n	800ec24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ec20:	2303      	movs	r3, #3
 800ec22:	e025      	b.n	800ec70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	683a      	ldr	r2, [r7, #0]
 800ec28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	32ae      	adds	r2, #174	@ 0xae
 800ec36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d00f      	beq.n	800ec60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	32ae      	adds	r2, #174	@ 0xae
 800ec4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec50:	f107 020e 	add.w	r2, r7, #14
 800ec54:	4610      	mov	r0, r2
 800ec56:	4798      	blx	r3
 800ec58:	4602      	mov	r2, r0
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ec66:	1c5a      	adds	r2, r3, #1
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ec6e:	2300      	movs	r3, #0
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3710      	adds	r7, #16
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd80      	pop	{r7, pc}

0800ec78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b082      	sub	sp, #8
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f001 feaf 	bl	80109e4 <USBD_LL_Start>
 800ec86:	4603      	mov	r3, r0
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3708      	adds	r7, #8
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}

0800ec90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ec90:	b480      	push	{r7}
 800ec92:	b083      	sub	sp, #12
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ec98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	370c      	adds	r7, #12
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca4:	4770      	bx	lr

0800eca6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eca6:	b580      	push	{r7, lr}
 800eca8:	b084      	sub	sp, #16
 800ecaa:	af00      	add	r7, sp, #0
 800ecac:	6078      	str	r0, [r7, #4]
 800ecae:	460b      	mov	r3, r1
 800ecb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d009      	beq.n	800ecd4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	78fa      	ldrb	r2, [r7, #3]
 800ecca:	4611      	mov	r1, r2
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	4798      	blx	r3
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ecd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}

0800ecde <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b084      	sub	sp, #16
 800ece2:	af00      	add	r7, sp, #0
 800ece4:	6078      	str	r0, [r7, #4]
 800ece6:	460b      	mov	r3, r1
 800ece8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecea:	2300      	movs	r3, #0
 800ecec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecf4:	685b      	ldr	r3, [r3, #4]
 800ecf6:	78fa      	ldrb	r2, [r7, #3]
 800ecf8:	4611      	mov	r1, r2
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	4798      	blx	r3
 800ecfe:	4603      	mov	r3, r0
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d001      	beq.n	800ed08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ed04:	2303      	movs	r3, #3
 800ed06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ed08:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	3710      	adds	r7, #16
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd80      	pop	{r7, pc}

0800ed12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ed12:	b580      	push	{r7, lr}
 800ed14:	b084      	sub	sp, #16
 800ed16:	af00      	add	r7, sp, #0
 800ed18:	6078      	str	r0, [r7, #4]
 800ed1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed22:	6839      	ldr	r1, [r7, #0]
 800ed24:	4618      	mov	r0, r3
 800ed26:	f001 f922 	bl	800ff6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ed38:	461a      	mov	r2, r3
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed46:	f003 031f 	and.w	r3, r3, #31
 800ed4a:	2b02      	cmp	r3, #2
 800ed4c:	d01a      	beq.n	800ed84 <USBD_LL_SetupStage+0x72>
 800ed4e:	2b02      	cmp	r3, #2
 800ed50:	d822      	bhi.n	800ed98 <USBD_LL_SetupStage+0x86>
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <USBD_LL_SetupStage+0x4a>
 800ed56:	2b01      	cmp	r3, #1
 800ed58:	d00a      	beq.n	800ed70 <USBD_LL_SetupStage+0x5e>
 800ed5a:	e01d      	b.n	800ed98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed62:	4619      	mov	r1, r3
 800ed64:	6878      	ldr	r0, [r7, #4]
 800ed66:	f000 fb77 	bl	800f458 <USBD_StdDevReq>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	73fb      	strb	r3, [r7, #15]
      break;
 800ed6e:	e020      	b.n	800edb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed76:	4619      	mov	r1, r3
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f000 fbdf 	bl	800f53c <USBD_StdItfReq>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	73fb      	strb	r3, [r7, #15]
      break;
 800ed82:	e016      	b.n	800edb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed8a:	4619      	mov	r1, r3
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fc41 	bl	800f614 <USBD_StdEPReq>
 800ed92:	4603      	mov	r3, r0
 800ed94:	73fb      	strb	r3, [r7, #15]
      break;
 800ed96:	e00c      	b.n	800edb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800eda2:	b2db      	uxtb	r3, r3
 800eda4:	4619      	mov	r1, r3
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f001 fe7c 	bl	8010aa4 <USBD_LL_StallEP>
 800edac:	4603      	mov	r3, r0
 800edae:	73fb      	strb	r3, [r7, #15]
      break;
 800edb0:	bf00      	nop
  }

  return ret;
 800edb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3710      	adds	r7, #16
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b086      	sub	sp, #24
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60f8      	str	r0, [r7, #12]
 800edc4:	460b      	mov	r3, r1
 800edc6:	607a      	str	r2, [r7, #4]
 800edc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800edca:	2300      	movs	r3, #0
 800edcc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800edce:	7afb      	ldrb	r3, [r7, #11]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d177      	bne.n	800eec4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800edda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ede2:	2b03      	cmp	r3, #3
 800ede4:	f040 80a1 	bne.w	800ef2a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ede8:	693b      	ldr	r3, [r7, #16]
 800edea:	685b      	ldr	r3, [r3, #4]
 800edec:	693a      	ldr	r2, [r7, #16]
 800edee:	8992      	ldrh	r2, [r2, #12]
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d91c      	bls.n	800ee2e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800edf4:	693b      	ldr	r3, [r7, #16]
 800edf6:	685b      	ldr	r3, [r3, #4]
 800edf8:	693a      	ldr	r2, [r7, #16]
 800edfa:	8992      	ldrh	r2, [r2, #12]
 800edfc:	1a9a      	subs	r2, r3, r2
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	691b      	ldr	r3, [r3, #16]
 800ee06:	693a      	ldr	r2, [r7, #16]
 800ee08:	8992      	ldrh	r2, [r2, #12]
 800ee0a:	441a      	add	r2, r3
 800ee0c:	693b      	ldr	r3, [r7, #16]
 800ee0e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	6919      	ldr	r1, [r3, #16]
 800ee14:	693b      	ldr	r3, [r7, #16]
 800ee16:	899b      	ldrh	r3, [r3, #12]
 800ee18:	461a      	mov	r2, r3
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	685b      	ldr	r3, [r3, #4]
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	bf38      	it	cc
 800ee22:	4613      	movcc	r3, r2
 800ee24:	461a      	mov	r2, r3
 800ee26:	68f8      	ldr	r0, [r7, #12]
 800ee28:	f001 f9a8 	bl	801017c <USBD_CtlContinueRx>
 800ee2c:	e07d      	b.n	800ef2a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ee34:	f003 031f 	and.w	r3, r3, #31
 800ee38:	2b02      	cmp	r3, #2
 800ee3a:	d014      	beq.n	800ee66 <USBD_LL_DataOutStage+0xaa>
 800ee3c:	2b02      	cmp	r3, #2
 800ee3e:	d81d      	bhi.n	800ee7c <USBD_LL_DataOutStage+0xc0>
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d002      	beq.n	800ee4a <USBD_LL_DataOutStage+0x8e>
 800ee44:	2b01      	cmp	r3, #1
 800ee46:	d003      	beq.n	800ee50 <USBD_LL_DataOutStage+0x94>
 800ee48:	e018      	b.n	800ee7c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	75bb      	strb	r3, [r7, #22]
            break;
 800ee4e:	e018      	b.n	800ee82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee56:	b2db      	uxtb	r3, r3
 800ee58:	4619      	mov	r1, r3
 800ee5a:	68f8      	ldr	r0, [r7, #12]
 800ee5c:	f000 fa6e 	bl	800f33c <USBD_CoreFindIF>
 800ee60:	4603      	mov	r3, r0
 800ee62:	75bb      	strb	r3, [r7, #22]
            break;
 800ee64:	e00d      	b.n	800ee82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	4619      	mov	r1, r3
 800ee70:	68f8      	ldr	r0, [r7, #12]
 800ee72:	f000 fa70 	bl	800f356 <USBD_CoreFindEP>
 800ee76:	4603      	mov	r3, r0
 800ee78:	75bb      	strb	r3, [r7, #22]
            break;
 800ee7a:	e002      	b.n	800ee82 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	75bb      	strb	r3, [r7, #22]
            break;
 800ee80:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ee82:	7dbb      	ldrb	r3, [r7, #22]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d119      	bne.n	800eebc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	2b03      	cmp	r3, #3
 800ee92:	d113      	bne.n	800eebc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ee94:	7dba      	ldrb	r2, [r7, #22]
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	32ae      	adds	r2, #174	@ 0xae
 800ee9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee9e:	691b      	ldr	r3, [r3, #16]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d00b      	beq.n	800eebc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800eea4:	7dba      	ldrb	r2, [r7, #22]
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800eeac:	7dba      	ldrb	r2, [r7, #22]
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	32ae      	adds	r2, #174	@ 0xae
 800eeb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeb6:	691b      	ldr	r3, [r3, #16]
 800eeb8:	68f8      	ldr	r0, [r7, #12]
 800eeba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eebc:	68f8      	ldr	r0, [r7, #12]
 800eebe:	f001 f96e 	bl	801019e <USBD_CtlSendStatus>
 800eec2:	e032      	b.n	800ef2a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800eec4:	7afb      	ldrb	r3, [r7, #11]
 800eec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eeca:	b2db      	uxtb	r3, r3
 800eecc:	4619      	mov	r1, r3
 800eece:	68f8      	ldr	r0, [r7, #12]
 800eed0:	f000 fa41 	bl	800f356 <USBD_CoreFindEP>
 800eed4:	4603      	mov	r3, r0
 800eed6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eed8:	7dbb      	ldrb	r3, [r7, #22]
 800eeda:	2bff      	cmp	r3, #255	@ 0xff
 800eedc:	d025      	beq.n	800ef2a <USBD_LL_DataOutStage+0x16e>
 800eede:	7dbb      	ldrb	r3, [r7, #22]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d122      	bne.n	800ef2a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeea:	b2db      	uxtb	r3, r3
 800eeec:	2b03      	cmp	r3, #3
 800eeee:	d117      	bne.n	800ef20 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800eef0:	7dba      	ldrb	r2, [r7, #22]
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	32ae      	adds	r2, #174	@ 0xae
 800eef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eefa:	699b      	ldr	r3, [r3, #24]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d00f      	beq.n	800ef20 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ef00:	7dba      	ldrb	r2, [r7, #22]
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ef08:	7dba      	ldrb	r2, [r7, #22]
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	32ae      	adds	r2, #174	@ 0xae
 800ef0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	7afa      	ldrb	r2, [r7, #11]
 800ef16:	4611      	mov	r1, r2
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	4798      	blx	r3
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ef20:	7dfb      	ldrb	r3, [r7, #23]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d001      	beq.n	800ef2a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ef26:	7dfb      	ldrb	r3, [r7, #23]
 800ef28:	e000      	b.n	800ef2c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ef2a:	2300      	movs	r3, #0
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3718      	adds	r7, #24
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}

0800ef34 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b086      	sub	sp, #24
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	60f8      	str	r0, [r7, #12]
 800ef3c:	460b      	mov	r3, r1
 800ef3e:	607a      	str	r2, [r7, #4]
 800ef40:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ef42:	7afb      	ldrb	r3, [r7, #11]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d178      	bne.n	800f03a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	3314      	adds	r3, #20
 800ef4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ef54:	2b02      	cmp	r3, #2
 800ef56:	d163      	bne.n	800f020 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef58:	693b      	ldr	r3, [r7, #16]
 800ef5a:	685b      	ldr	r3, [r3, #4]
 800ef5c:	693a      	ldr	r2, [r7, #16]
 800ef5e:	8992      	ldrh	r2, [r2, #12]
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d91c      	bls.n	800ef9e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	693a      	ldr	r2, [r7, #16]
 800ef6a:	8992      	ldrh	r2, [r2, #12]
 800ef6c:	1a9a      	subs	r2, r3, r2
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	691b      	ldr	r3, [r3, #16]
 800ef76:	693a      	ldr	r2, [r7, #16]
 800ef78:	8992      	ldrh	r2, [r2, #12]
 800ef7a:	441a      	add	r2, r3
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ef80:	693b      	ldr	r3, [r7, #16]
 800ef82:	6919      	ldr	r1, [r3, #16]
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	685b      	ldr	r3, [r3, #4]
 800ef88:	461a      	mov	r2, r3
 800ef8a:	68f8      	ldr	r0, [r7, #12]
 800ef8c:	f001 f8c4 	bl	8010118 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef90:	2300      	movs	r3, #0
 800ef92:	2200      	movs	r2, #0
 800ef94:	2100      	movs	r1, #0
 800ef96:	68f8      	ldr	r0, [r7, #12]
 800ef98:	f001 fe2e 	bl	8010bf8 <USBD_LL_PrepareReceive>
 800ef9c:	e040      	b.n	800f020 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ef9e:	693b      	ldr	r3, [r7, #16]
 800efa0:	899b      	ldrh	r3, [r3, #12]
 800efa2:	461a      	mov	r2, r3
 800efa4:	693b      	ldr	r3, [r7, #16]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	429a      	cmp	r2, r3
 800efaa:	d11c      	bne.n	800efe6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	693a      	ldr	r2, [r7, #16]
 800efb2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d316      	bcc.n	800efe6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800efb8:	693b      	ldr	r3, [r7, #16]
 800efba:	681a      	ldr	r2, [r3, #0]
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d20f      	bcs.n	800efe6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800efc6:	2200      	movs	r2, #0
 800efc8:	2100      	movs	r1, #0
 800efca:	68f8      	ldr	r0, [r7, #12]
 800efcc:	f001 f8a4 	bl	8010118 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	2200      	movs	r2, #0
 800efd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800efd8:	2300      	movs	r3, #0
 800efda:	2200      	movs	r2, #0
 800efdc:	2100      	movs	r1, #0
 800efde:	68f8      	ldr	r0, [r7, #12]
 800efe0:	f001 fe0a 	bl	8010bf8 <USBD_LL_PrepareReceive>
 800efe4:	e01c      	b.n	800f020 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efec:	b2db      	uxtb	r3, r3
 800efee:	2b03      	cmp	r3, #3
 800eff0:	d10f      	bne.n	800f012 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eff8:	68db      	ldr	r3, [r3, #12]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d009      	beq.n	800f012 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2200      	movs	r2, #0
 800f002:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f00c:	68db      	ldr	r3, [r3, #12]
 800f00e:	68f8      	ldr	r0, [r7, #12]
 800f010:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f012:	2180      	movs	r1, #128	@ 0x80
 800f014:	68f8      	ldr	r0, [r7, #12]
 800f016:	f001 fd45 	bl	8010aa4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f01a:	68f8      	ldr	r0, [r7, #12]
 800f01c:	f001 f8d2 	bl	80101c4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f026:	2b00      	cmp	r3, #0
 800f028:	d03a      	beq.n	800f0a0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800f02a:	68f8      	ldr	r0, [r7, #12]
 800f02c:	f7ff fe30 	bl	800ec90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	2200      	movs	r2, #0
 800f034:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f038:	e032      	b.n	800f0a0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800f03a:	7afb      	ldrb	r3, [r7, #11]
 800f03c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f040:	b2db      	uxtb	r3, r3
 800f042:	4619      	mov	r1, r3
 800f044:	68f8      	ldr	r0, [r7, #12]
 800f046:	f000 f986 	bl	800f356 <USBD_CoreFindEP>
 800f04a:	4603      	mov	r3, r0
 800f04c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f04e:	7dfb      	ldrb	r3, [r7, #23]
 800f050:	2bff      	cmp	r3, #255	@ 0xff
 800f052:	d025      	beq.n	800f0a0 <USBD_LL_DataInStage+0x16c>
 800f054:	7dfb      	ldrb	r3, [r7, #23]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d122      	bne.n	800f0a0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f060:	b2db      	uxtb	r3, r3
 800f062:	2b03      	cmp	r3, #3
 800f064:	d11c      	bne.n	800f0a0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800f066:	7dfa      	ldrb	r2, [r7, #23]
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	32ae      	adds	r2, #174	@ 0xae
 800f06c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f070:	695b      	ldr	r3, [r3, #20]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d014      	beq.n	800f0a0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800f076:	7dfa      	ldrb	r2, [r7, #23]
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800f07e:	7dfa      	ldrb	r2, [r7, #23]
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	32ae      	adds	r2, #174	@ 0xae
 800f084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f088:	695b      	ldr	r3, [r3, #20]
 800f08a:	7afa      	ldrb	r2, [r7, #11]
 800f08c:	4611      	mov	r1, r2
 800f08e:	68f8      	ldr	r0, [r7, #12]
 800f090:	4798      	blx	r3
 800f092:	4603      	mov	r3, r0
 800f094:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800f096:	7dbb      	ldrb	r3, [r7, #22]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d001      	beq.n	800f0a0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800f09c:	7dbb      	ldrb	r3, [r7, #22]
 800f09e:	e000      	b.n	800f0a2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800f0a0:	2300      	movs	r3, #0
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	3718      	adds	r7, #24
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bd80      	pop	{r7, pc}

0800f0aa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f0aa:	b580      	push	{r7, lr}
 800f0ac:	b084      	sub	sp, #16
 800f0ae:	af00      	add	r7, sp, #0
 800f0b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d014      	beq.n	800f110 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d00e      	beq.n	800f110 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0f8:	685b      	ldr	r3, [r3, #4]
 800f0fa:	687a      	ldr	r2, [r7, #4]
 800f0fc:	6852      	ldr	r2, [r2, #4]
 800f0fe:	b2d2      	uxtb	r2, r2
 800f100:	4611      	mov	r1, r2
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	4798      	blx	r3
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d001      	beq.n	800f110 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800f10c:	2303      	movs	r3, #3
 800f10e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f110:	2340      	movs	r3, #64	@ 0x40
 800f112:	2200      	movs	r2, #0
 800f114:	2100      	movs	r1, #0
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f001 fc7f 	bl	8010a1a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2201      	movs	r2, #1
 800f120:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2240      	movs	r2, #64	@ 0x40
 800f128:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f12c:	2340      	movs	r3, #64	@ 0x40
 800f12e:	2200      	movs	r2, #0
 800f130:	2180      	movs	r1, #128	@ 0x80
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f001 fc71 	bl	8010a1a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2201      	movs	r2, #1
 800f13c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2240      	movs	r2, #64	@ 0x40
 800f144:	841a      	strh	r2, [r3, #32]

  return ret;
 800f146:	7bfb      	ldrb	r3, [r7, #15]
}
 800f148:	4618      	mov	r0, r3
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}

0800f150 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	460b      	mov	r3, r1
 800f15a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	78fa      	ldrb	r2, [r7, #3]
 800f160:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f162:	2300      	movs	r3, #0
}
 800f164:	4618      	mov	r0, r3
 800f166:	370c      	adds	r7, #12
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr

0800f170 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f170:	b480      	push	{r7}
 800f172:	b083      	sub	sp, #12
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f17e:	b2db      	uxtb	r3, r3
 800f180:	2b04      	cmp	r3, #4
 800f182:	d006      	beq.n	800f192 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f18a:	b2da      	uxtb	r2, r3
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	2204      	movs	r2, #4
 800f196:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f19a:	2300      	movs	r3, #0
}
 800f19c:	4618      	mov	r0, r3
 800f19e:	370c      	adds	r7, #12
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr

0800f1a8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b083      	sub	sp, #12
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1b6:	b2db      	uxtb	r3, r3
 800f1b8:	2b04      	cmp	r3, #4
 800f1ba:	d106      	bne.n	800f1ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f1c2:	b2da      	uxtb	r2, r3
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f1ca:	2300      	movs	r3, #0
}
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	370c      	adds	r7, #12
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr

0800f1d8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b082      	sub	sp, #8
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1e6:	b2db      	uxtb	r3, r3
 800f1e8:	2b03      	cmp	r3, #3
 800f1ea:	d110      	bne.n	800f20e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d00b      	beq.n	800f20e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1fc:	69db      	ldr	r3, [r3, #28]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d005      	beq.n	800f20e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f208:	69db      	ldr	r3, [r3, #28]
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800f20e:	2300      	movs	r3, #0
}
 800f210:	4618      	mov	r0, r3
 800f212:	3708      	adds	r7, #8
 800f214:	46bd      	mov	sp, r7
 800f216:	bd80      	pop	{r7, pc}

0800f218 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b082      	sub	sp, #8
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	460b      	mov	r3, r1
 800f222:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	32ae      	adds	r2, #174	@ 0xae
 800f22e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d101      	bne.n	800f23a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800f236:	2303      	movs	r3, #3
 800f238:	e01c      	b.n	800f274 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f240:	b2db      	uxtb	r3, r3
 800f242:	2b03      	cmp	r3, #3
 800f244:	d115      	bne.n	800f272 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	32ae      	adds	r2, #174	@ 0xae
 800f250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f254:	6a1b      	ldr	r3, [r3, #32]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00b      	beq.n	800f272 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	32ae      	adds	r2, #174	@ 0xae
 800f264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f268:	6a1b      	ldr	r3, [r3, #32]
 800f26a:	78fa      	ldrb	r2, [r7, #3]
 800f26c:	4611      	mov	r1, r2
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f272:	2300      	movs	r3, #0
}
 800f274:	4618      	mov	r0, r3
 800f276:	3708      	adds	r7, #8
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b082      	sub	sp, #8
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
 800f284:	460b      	mov	r3, r1
 800f286:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	32ae      	adds	r2, #174	@ 0xae
 800f292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d101      	bne.n	800f29e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800f29a:	2303      	movs	r3, #3
 800f29c:	e01c      	b.n	800f2d8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2a4:	b2db      	uxtb	r3, r3
 800f2a6:	2b03      	cmp	r3, #3
 800f2a8:	d115      	bne.n	800f2d6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	32ae      	adds	r2, #174	@ 0xae
 800f2b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d00b      	beq.n	800f2d6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	32ae      	adds	r2, #174	@ 0xae
 800f2c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ce:	78fa      	ldrb	r2, [r7, #3]
 800f2d0:	4611      	mov	r1, r2
 800f2d2:	6878      	ldr	r0, [r7, #4]
 800f2d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f2d6:	2300      	movs	r3, #0
}
 800f2d8:	4618      	mov	r0, r3
 800f2da:	3708      	adds	r7, #8
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	bd80      	pop	{r7, pc}

0800f2e0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f2e0:	b480      	push	{r7}
 800f2e2:	b083      	sub	sp, #12
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f2e8:	2300      	movs	r3, #0
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	370c      	adds	r7, #12
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f4:	4770      	bx	lr

0800f2f6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f2f6:	b580      	push	{r7, lr}
 800f2f8:	b084      	sub	sp, #16
 800f2fa:	af00      	add	r7, sp, #0
 800f2fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800f2fe:	2300      	movs	r3, #0
 800f300:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2201      	movs	r2, #1
 800f306:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f310:	2b00      	cmp	r3, #0
 800f312:	d00e      	beq.n	800f332 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	687a      	ldr	r2, [r7, #4]
 800f31e:	6852      	ldr	r2, [r2, #4]
 800f320:	b2d2      	uxtb	r2, r2
 800f322:	4611      	mov	r1, r2
 800f324:	6878      	ldr	r0, [r7, #4]
 800f326:	4798      	blx	r3
 800f328:	4603      	mov	r3, r0
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d001      	beq.n	800f332 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800f32e:	2303      	movs	r3, #3
 800f330:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f332:	7bfb      	ldrb	r3, [r7, #15]
}
 800f334:	4618      	mov	r0, r3
 800f336:	3710      	adds	r7, #16
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}

0800f33c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b083      	sub	sp, #12
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
 800f344:	460b      	mov	r3, r1
 800f346:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f348:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	370c      	adds	r7, #12
 800f34e:	46bd      	mov	sp, r7
 800f350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f354:	4770      	bx	lr

0800f356 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f356:	b480      	push	{r7}
 800f358:	b083      	sub	sp, #12
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	6078      	str	r0, [r7, #4]
 800f35e:	460b      	mov	r3, r1
 800f360:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f362:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f364:	4618      	mov	r0, r3
 800f366:	370c      	adds	r7, #12
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr

0800f370 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b086      	sub	sp, #24
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
 800f378:	460b      	mov	r3, r1
 800f37a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800f384:	2300      	movs	r3, #0
 800f386:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	885b      	ldrh	r3, [r3, #2]
 800f38c:	b29b      	uxth	r3, r3
 800f38e:	68fa      	ldr	r2, [r7, #12]
 800f390:	7812      	ldrb	r2, [r2, #0]
 800f392:	4293      	cmp	r3, r2
 800f394:	d91f      	bls.n	800f3d6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	781b      	ldrb	r3, [r3, #0]
 800f39a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800f39c:	e013      	b.n	800f3c6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800f39e:	f107 030a 	add.w	r3, r7, #10
 800f3a2:	4619      	mov	r1, r3
 800f3a4:	6978      	ldr	r0, [r7, #20]
 800f3a6:	f000 f81b 	bl	800f3e0 <USBD_GetNextDesc>
 800f3aa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	785b      	ldrb	r3, [r3, #1]
 800f3b0:	2b05      	cmp	r3, #5
 800f3b2:	d108      	bne.n	800f3c6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800f3b4:	697b      	ldr	r3, [r7, #20]
 800f3b6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f3b8:	693b      	ldr	r3, [r7, #16]
 800f3ba:	789b      	ldrb	r3, [r3, #2]
 800f3bc:	78fa      	ldrb	r2, [r7, #3]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d008      	beq.n	800f3d4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	885b      	ldrh	r3, [r3, #2]
 800f3ca:	b29a      	uxth	r2, r3
 800f3cc:	897b      	ldrh	r3, [r7, #10]
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	d8e5      	bhi.n	800f39e <USBD_GetEpDesc+0x2e>
 800f3d2:	e000      	b.n	800f3d6 <USBD_GetEpDesc+0x66>
          break;
 800f3d4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f3d6:	693b      	ldr	r3, [r7, #16]
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3718      	adds	r7, #24
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	bd80      	pop	{r7, pc}

0800f3e0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	b085      	sub	sp, #20
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
 800f3e8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	881b      	ldrh	r3, [r3, #0]
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	7812      	ldrb	r2, [r2, #0]
 800f3f6:	4413      	add	r3, r2
 800f3f8:	b29a      	uxth	r2, r3
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	781b      	ldrb	r3, [r3, #0]
 800f402:	461a      	mov	r2, r3
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	4413      	add	r3, r2
 800f408:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f40a:	68fb      	ldr	r3, [r7, #12]
}
 800f40c:	4618      	mov	r0, r3
 800f40e:	3714      	adds	r7, #20
 800f410:	46bd      	mov	sp, r7
 800f412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f416:	4770      	bx	lr

0800f418 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f418:	b480      	push	{r7}
 800f41a:	b087      	sub	sp, #28
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f424:	697b      	ldr	r3, [r7, #20]
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f42a:	697b      	ldr	r3, [r7, #20]
 800f42c:	3301      	adds	r3, #1
 800f42e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f430:	697b      	ldr	r3, [r7, #20]
 800f432:	781b      	ldrb	r3, [r3, #0]
 800f434:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f436:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f43a:	021b      	lsls	r3, r3, #8
 800f43c:	b21a      	sxth	r2, r3
 800f43e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f442:	4313      	orrs	r3, r2
 800f444:	b21b      	sxth	r3, r3
 800f446:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f448:	89fb      	ldrh	r3, [r7, #14]
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	371c      	adds	r7, #28
 800f44e:	46bd      	mov	sp, r7
 800f450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f454:	4770      	bx	lr
	...

0800f458 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b084      	sub	sp, #16
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]
 800f460:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f462:	2300      	movs	r3, #0
 800f464:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f46e:	2b40      	cmp	r3, #64	@ 0x40
 800f470:	d005      	beq.n	800f47e <USBD_StdDevReq+0x26>
 800f472:	2b40      	cmp	r3, #64	@ 0x40
 800f474:	d857      	bhi.n	800f526 <USBD_StdDevReq+0xce>
 800f476:	2b00      	cmp	r3, #0
 800f478:	d00f      	beq.n	800f49a <USBD_StdDevReq+0x42>
 800f47a:	2b20      	cmp	r3, #32
 800f47c:	d153      	bne.n	800f526 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	32ae      	adds	r2, #174	@ 0xae
 800f488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f48c:	689b      	ldr	r3, [r3, #8]
 800f48e:	6839      	ldr	r1, [r7, #0]
 800f490:	6878      	ldr	r0, [r7, #4]
 800f492:	4798      	blx	r3
 800f494:	4603      	mov	r3, r0
 800f496:	73fb      	strb	r3, [r7, #15]
      break;
 800f498:	e04a      	b.n	800f530 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	785b      	ldrb	r3, [r3, #1]
 800f49e:	2b09      	cmp	r3, #9
 800f4a0:	d83b      	bhi.n	800f51a <USBD_StdDevReq+0xc2>
 800f4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800f4a8 <USBD_StdDevReq+0x50>)
 800f4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4a8:	0800f4fd 	.word	0x0800f4fd
 800f4ac:	0800f511 	.word	0x0800f511
 800f4b0:	0800f51b 	.word	0x0800f51b
 800f4b4:	0800f507 	.word	0x0800f507
 800f4b8:	0800f51b 	.word	0x0800f51b
 800f4bc:	0800f4db 	.word	0x0800f4db
 800f4c0:	0800f4d1 	.word	0x0800f4d1
 800f4c4:	0800f51b 	.word	0x0800f51b
 800f4c8:	0800f4f3 	.word	0x0800f4f3
 800f4cc:	0800f4e5 	.word	0x0800f4e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f4d0:	6839      	ldr	r1, [r7, #0]
 800f4d2:	6878      	ldr	r0, [r7, #4]
 800f4d4:	f000 fa3e 	bl	800f954 <USBD_GetDescriptor>
          break;
 800f4d8:	e024      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f4da:	6839      	ldr	r1, [r7, #0]
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f000 fba3 	bl	800fc28 <USBD_SetAddress>
          break;
 800f4e2:	e01f      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f4e4:	6839      	ldr	r1, [r7, #0]
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 fbe2 	bl	800fcb0 <USBD_SetConfig>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	73fb      	strb	r3, [r7, #15]
          break;
 800f4f0:	e018      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f4f2:	6839      	ldr	r1, [r7, #0]
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f000 fc85 	bl	800fe04 <USBD_GetConfig>
          break;
 800f4fa:	e013      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f4fc:	6839      	ldr	r1, [r7, #0]
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f000 fcb6 	bl	800fe70 <USBD_GetStatus>
          break;
 800f504:	e00e      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f506:	6839      	ldr	r1, [r7, #0]
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f000 fce5 	bl	800fed8 <USBD_SetFeature>
          break;
 800f50e:	e009      	b.n	800f524 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f510:	6839      	ldr	r1, [r7, #0]
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f000 fd09 	bl	800ff2a <USBD_ClrFeature>
          break;
 800f518:	e004      	b.n	800f524 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f51a:	6839      	ldr	r1, [r7, #0]
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f000 fd60 	bl	800ffe2 <USBD_CtlError>
          break;
 800f522:	bf00      	nop
      }
      break;
 800f524:	e004      	b.n	800f530 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f526:	6839      	ldr	r1, [r7, #0]
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f000 fd5a 	bl	800ffe2 <USBD_CtlError>
      break;
 800f52e:	bf00      	nop
  }

  return ret;
 800f530:	7bfb      	ldrb	r3, [r7, #15]
}
 800f532:	4618      	mov	r0, r3
 800f534:	3710      	adds	r7, #16
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
 800f53a:	bf00      	nop

0800f53c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	b084      	sub	sp, #16
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
 800f544:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f546:	2300      	movs	r3, #0
 800f548:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	781b      	ldrb	r3, [r3, #0]
 800f54e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f552:	2b40      	cmp	r3, #64	@ 0x40
 800f554:	d005      	beq.n	800f562 <USBD_StdItfReq+0x26>
 800f556:	2b40      	cmp	r3, #64	@ 0x40
 800f558:	d852      	bhi.n	800f600 <USBD_StdItfReq+0xc4>
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d001      	beq.n	800f562 <USBD_StdItfReq+0x26>
 800f55e:	2b20      	cmp	r3, #32
 800f560:	d14e      	bne.n	800f600 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f568:	b2db      	uxtb	r3, r3
 800f56a:	3b01      	subs	r3, #1
 800f56c:	2b02      	cmp	r3, #2
 800f56e:	d840      	bhi.n	800f5f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	889b      	ldrh	r3, [r3, #4]
 800f574:	b2db      	uxtb	r3, r3
 800f576:	2b01      	cmp	r3, #1
 800f578:	d836      	bhi.n	800f5e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	889b      	ldrh	r3, [r3, #4]
 800f57e:	b2db      	uxtb	r3, r3
 800f580:	4619      	mov	r1, r3
 800f582:	6878      	ldr	r0, [r7, #4]
 800f584:	f7ff feda 	bl	800f33c <USBD_CoreFindIF>
 800f588:	4603      	mov	r3, r0
 800f58a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f58c:	7bbb      	ldrb	r3, [r7, #14]
 800f58e:	2bff      	cmp	r3, #255	@ 0xff
 800f590:	d01d      	beq.n	800f5ce <USBD_StdItfReq+0x92>
 800f592:	7bbb      	ldrb	r3, [r7, #14]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d11a      	bne.n	800f5ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f598:	7bba      	ldrb	r2, [r7, #14]
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	32ae      	adds	r2, #174	@ 0xae
 800f59e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5a2:	689b      	ldr	r3, [r3, #8]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d00f      	beq.n	800f5c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f5a8:	7bba      	ldrb	r2, [r7, #14]
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f5b0:	7bba      	ldrb	r2, [r7, #14]
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	32ae      	adds	r2, #174	@ 0xae
 800f5b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5ba:	689b      	ldr	r3, [r3, #8]
 800f5bc:	6839      	ldr	r1, [r7, #0]
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	4798      	blx	r3
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f5c6:	e004      	b.n	800f5d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f5c8:	2303      	movs	r3, #3
 800f5ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f5cc:	e001      	b.n	800f5d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f5ce:	2303      	movs	r3, #3
 800f5d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	88db      	ldrh	r3, [r3, #6]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d110      	bne.n	800f5fc <USBD_StdItfReq+0xc0>
 800f5da:	7bfb      	ldrb	r3, [r7, #15]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d10d      	bne.n	800f5fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f5e0:	6878      	ldr	r0, [r7, #4]
 800f5e2:	f000 fddc 	bl	801019e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f5e6:	e009      	b.n	800f5fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f5e8:	6839      	ldr	r1, [r7, #0]
 800f5ea:	6878      	ldr	r0, [r7, #4]
 800f5ec:	f000 fcf9 	bl	800ffe2 <USBD_CtlError>
          break;
 800f5f0:	e004      	b.n	800f5fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f5f2:	6839      	ldr	r1, [r7, #0]
 800f5f4:	6878      	ldr	r0, [r7, #4]
 800f5f6:	f000 fcf4 	bl	800ffe2 <USBD_CtlError>
          break;
 800f5fa:	e000      	b.n	800f5fe <USBD_StdItfReq+0xc2>
          break;
 800f5fc:	bf00      	nop
      }
      break;
 800f5fe:	e004      	b.n	800f60a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f600:	6839      	ldr	r1, [r7, #0]
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f000 fced 	bl	800ffe2 <USBD_CtlError>
      break;
 800f608:	bf00      	nop
  }

  return ret;
 800f60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3710      	adds	r7, #16
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}

0800f614 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b084      	sub	sp, #16
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
 800f61c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f61e:	2300      	movs	r3, #0
 800f620:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	889b      	ldrh	r3, [r3, #4]
 800f626:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	781b      	ldrb	r3, [r3, #0]
 800f62c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f630:	2b40      	cmp	r3, #64	@ 0x40
 800f632:	d007      	beq.n	800f644 <USBD_StdEPReq+0x30>
 800f634:	2b40      	cmp	r3, #64	@ 0x40
 800f636:	f200 8181 	bhi.w	800f93c <USBD_StdEPReq+0x328>
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d02a      	beq.n	800f694 <USBD_StdEPReq+0x80>
 800f63e:	2b20      	cmp	r3, #32
 800f640:	f040 817c 	bne.w	800f93c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f644:	7bbb      	ldrb	r3, [r7, #14]
 800f646:	4619      	mov	r1, r3
 800f648:	6878      	ldr	r0, [r7, #4]
 800f64a:	f7ff fe84 	bl	800f356 <USBD_CoreFindEP>
 800f64e:	4603      	mov	r3, r0
 800f650:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f652:	7b7b      	ldrb	r3, [r7, #13]
 800f654:	2bff      	cmp	r3, #255	@ 0xff
 800f656:	f000 8176 	beq.w	800f946 <USBD_StdEPReq+0x332>
 800f65a:	7b7b      	ldrb	r3, [r7, #13]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	f040 8172 	bne.w	800f946 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800f662:	7b7a      	ldrb	r2, [r7, #13]
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f66a:	7b7a      	ldrb	r2, [r7, #13]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	32ae      	adds	r2, #174	@ 0xae
 800f670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f674:	689b      	ldr	r3, [r3, #8]
 800f676:	2b00      	cmp	r3, #0
 800f678:	f000 8165 	beq.w	800f946 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f67c:	7b7a      	ldrb	r2, [r7, #13]
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	32ae      	adds	r2, #174	@ 0xae
 800f682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f686:	689b      	ldr	r3, [r3, #8]
 800f688:	6839      	ldr	r1, [r7, #0]
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	4798      	blx	r3
 800f68e:	4603      	mov	r3, r0
 800f690:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f692:	e158      	b.n	800f946 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f694:	683b      	ldr	r3, [r7, #0]
 800f696:	785b      	ldrb	r3, [r3, #1]
 800f698:	2b03      	cmp	r3, #3
 800f69a:	d008      	beq.n	800f6ae <USBD_StdEPReq+0x9a>
 800f69c:	2b03      	cmp	r3, #3
 800f69e:	f300 8147 	bgt.w	800f930 <USBD_StdEPReq+0x31c>
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	f000 809b 	beq.w	800f7de <USBD_StdEPReq+0x1ca>
 800f6a8:	2b01      	cmp	r3, #1
 800f6aa:	d03c      	beq.n	800f726 <USBD_StdEPReq+0x112>
 800f6ac:	e140      	b.n	800f930 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6b4:	b2db      	uxtb	r3, r3
 800f6b6:	2b02      	cmp	r3, #2
 800f6b8:	d002      	beq.n	800f6c0 <USBD_StdEPReq+0xac>
 800f6ba:	2b03      	cmp	r3, #3
 800f6bc:	d016      	beq.n	800f6ec <USBD_StdEPReq+0xd8>
 800f6be:	e02c      	b.n	800f71a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f6c0:	7bbb      	ldrb	r3, [r7, #14]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d00d      	beq.n	800f6e2 <USBD_StdEPReq+0xce>
 800f6c6:	7bbb      	ldrb	r3, [r7, #14]
 800f6c8:	2b80      	cmp	r3, #128	@ 0x80
 800f6ca:	d00a      	beq.n	800f6e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f6cc:	7bbb      	ldrb	r3, [r7, #14]
 800f6ce:	4619      	mov	r1, r3
 800f6d0:	6878      	ldr	r0, [r7, #4]
 800f6d2:	f001 f9e7 	bl	8010aa4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f6d6:	2180      	movs	r1, #128	@ 0x80
 800f6d8:	6878      	ldr	r0, [r7, #4]
 800f6da:	f001 f9e3 	bl	8010aa4 <USBD_LL_StallEP>
 800f6de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f6e0:	e020      	b.n	800f724 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f6e2:	6839      	ldr	r1, [r7, #0]
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f000 fc7c 	bl	800ffe2 <USBD_CtlError>
              break;
 800f6ea:	e01b      	b.n	800f724 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	885b      	ldrh	r3, [r3, #2]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d10e      	bne.n	800f712 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f6f4:	7bbb      	ldrb	r3, [r7, #14]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d00b      	beq.n	800f712 <USBD_StdEPReq+0xfe>
 800f6fa:	7bbb      	ldrb	r3, [r7, #14]
 800f6fc:	2b80      	cmp	r3, #128	@ 0x80
 800f6fe:	d008      	beq.n	800f712 <USBD_StdEPReq+0xfe>
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	88db      	ldrh	r3, [r3, #6]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d104      	bne.n	800f712 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f708:	7bbb      	ldrb	r3, [r7, #14]
 800f70a:	4619      	mov	r1, r3
 800f70c:	6878      	ldr	r0, [r7, #4]
 800f70e:	f001 f9c9 	bl	8010aa4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f000 fd43 	bl	801019e <USBD_CtlSendStatus>

              break;
 800f718:	e004      	b.n	800f724 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f71a:	6839      	ldr	r1, [r7, #0]
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f000 fc60 	bl	800ffe2 <USBD_CtlError>
              break;
 800f722:	bf00      	nop
          }
          break;
 800f724:	e109      	b.n	800f93a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f72c:	b2db      	uxtb	r3, r3
 800f72e:	2b02      	cmp	r3, #2
 800f730:	d002      	beq.n	800f738 <USBD_StdEPReq+0x124>
 800f732:	2b03      	cmp	r3, #3
 800f734:	d016      	beq.n	800f764 <USBD_StdEPReq+0x150>
 800f736:	e04b      	b.n	800f7d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f738:	7bbb      	ldrb	r3, [r7, #14]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d00d      	beq.n	800f75a <USBD_StdEPReq+0x146>
 800f73e:	7bbb      	ldrb	r3, [r7, #14]
 800f740:	2b80      	cmp	r3, #128	@ 0x80
 800f742:	d00a      	beq.n	800f75a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f744:	7bbb      	ldrb	r3, [r7, #14]
 800f746:	4619      	mov	r1, r3
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f001 f9ab 	bl	8010aa4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f74e:	2180      	movs	r1, #128	@ 0x80
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f001 f9a7 	bl	8010aa4 <USBD_LL_StallEP>
 800f756:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f758:	e040      	b.n	800f7dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f75a:	6839      	ldr	r1, [r7, #0]
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 fc40 	bl	800ffe2 <USBD_CtlError>
              break;
 800f762:	e03b      	b.n	800f7dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	885b      	ldrh	r3, [r3, #2]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d136      	bne.n	800f7da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f76c:	7bbb      	ldrb	r3, [r7, #14]
 800f76e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f772:	2b00      	cmp	r3, #0
 800f774:	d004      	beq.n	800f780 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f776:	7bbb      	ldrb	r3, [r7, #14]
 800f778:	4619      	mov	r1, r3
 800f77a:	6878      	ldr	r0, [r7, #4]
 800f77c:	f001 f9b1 	bl	8010ae2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f000 fd0c 	bl	801019e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f786:	7bbb      	ldrb	r3, [r7, #14]
 800f788:	4619      	mov	r1, r3
 800f78a:	6878      	ldr	r0, [r7, #4]
 800f78c:	f7ff fde3 	bl	800f356 <USBD_CoreFindEP>
 800f790:	4603      	mov	r3, r0
 800f792:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f794:	7b7b      	ldrb	r3, [r7, #13]
 800f796:	2bff      	cmp	r3, #255	@ 0xff
 800f798:	d01f      	beq.n	800f7da <USBD_StdEPReq+0x1c6>
 800f79a:	7b7b      	ldrb	r3, [r7, #13]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d11c      	bne.n	800f7da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f7a0:	7b7a      	ldrb	r2, [r7, #13]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f7a8:	7b7a      	ldrb	r2, [r7, #13]
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	32ae      	adds	r2, #174	@ 0xae
 800f7ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7b2:	689b      	ldr	r3, [r3, #8]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d010      	beq.n	800f7da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f7b8:	7b7a      	ldrb	r2, [r7, #13]
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	32ae      	adds	r2, #174	@ 0xae
 800f7be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7c2:	689b      	ldr	r3, [r3, #8]
 800f7c4:	6839      	ldr	r1, [r7, #0]
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	4798      	blx	r3
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f7ce:	e004      	b.n	800f7da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f7d0:	6839      	ldr	r1, [r7, #0]
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f000 fc05 	bl	800ffe2 <USBD_CtlError>
              break;
 800f7d8:	e000      	b.n	800f7dc <USBD_StdEPReq+0x1c8>
              break;
 800f7da:	bf00      	nop
          }
          break;
 800f7dc:	e0ad      	b.n	800f93a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7e4:	b2db      	uxtb	r3, r3
 800f7e6:	2b02      	cmp	r3, #2
 800f7e8:	d002      	beq.n	800f7f0 <USBD_StdEPReq+0x1dc>
 800f7ea:	2b03      	cmp	r3, #3
 800f7ec:	d033      	beq.n	800f856 <USBD_StdEPReq+0x242>
 800f7ee:	e099      	b.n	800f924 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f7f0:	7bbb      	ldrb	r3, [r7, #14]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d007      	beq.n	800f806 <USBD_StdEPReq+0x1f2>
 800f7f6:	7bbb      	ldrb	r3, [r7, #14]
 800f7f8:	2b80      	cmp	r3, #128	@ 0x80
 800f7fa:	d004      	beq.n	800f806 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f7fc:	6839      	ldr	r1, [r7, #0]
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f000 fbef 	bl	800ffe2 <USBD_CtlError>
                break;
 800f804:	e093      	b.n	800f92e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f806:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	da0b      	bge.n	800f826 <USBD_StdEPReq+0x212>
 800f80e:	7bbb      	ldrb	r3, [r7, #14]
 800f810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f814:	4613      	mov	r3, r2
 800f816:	009b      	lsls	r3, r3, #2
 800f818:	4413      	add	r3, r2
 800f81a:	009b      	lsls	r3, r3, #2
 800f81c:	3310      	adds	r3, #16
 800f81e:	687a      	ldr	r2, [r7, #4]
 800f820:	4413      	add	r3, r2
 800f822:	3304      	adds	r3, #4
 800f824:	e00b      	b.n	800f83e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f826:	7bbb      	ldrb	r3, [r7, #14]
 800f828:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f82c:	4613      	mov	r3, r2
 800f82e:	009b      	lsls	r3, r3, #2
 800f830:	4413      	add	r3, r2
 800f832:	009b      	lsls	r3, r3, #2
 800f834:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f838:	687a      	ldr	r2, [r7, #4]
 800f83a:	4413      	add	r3, r2
 800f83c:	3304      	adds	r3, #4
 800f83e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	2200      	movs	r2, #0
 800f844:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f846:	68bb      	ldr	r3, [r7, #8]
 800f848:	330e      	adds	r3, #14
 800f84a:	2202      	movs	r2, #2
 800f84c:	4619      	mov	r1, r3
 800f84e:	6878      	ldr	r0, [r7, #4]
 800f850:	f000 fc44 	bl	80100dc <USBD_CtlSendData>
              break;
 800f854:	e06b      	b.n	800f92e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f856:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	da11      	bge.n	800f882 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f85e:	7bbb      	ldrb	r3, [r7, #14]
 800f860:	f003 020f 	and.w	r2, r3, #15
 800f864:	6879      	ldr	r1, [r7, #4]
 800f866:	4613      	mov	r3, r2
 800f868:	009b      	lsls	r3, r3, #2
 800f86a:	4413      	add	r3, r2
 800f86c:	009b      	lsls	r3, r3, #2
 800f86e:	440b      	add	r3, r1
 800f870:	3323      	adds	r3, #35	@ 0x23
 800f872:	781b      	ldrb	r3, [r3, #0]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d117      	bne.n	800f8a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f878:	6839      	ldr	r1, [r7, #0]
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f000 fbb1 	bl	800ffe2 <USBD_CtlError>
                  break;
 800f880:	e055      	b.n	800f92e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f882:	7bbb      	ldrb	r3, [r7, #14]
 800f884:	f003 020f 	and.w	r2, r3, #15
 800f888:	6879      	ldr	r1, [r7, #4]
 800f88a:	4613      	mov	r3, r2
 800f88c:	009b      	lsls	r3, r3, #2
 800f88e:	4413      	add	r3, r2
 800f890:	009b      	lsls	r3, r3, #2
 800f892:	440b      	add	r3, r1
 800f894:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d104      	bne.n	800f8a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f89e:	6839      	ldr	r1, [r7, #0]
 800f8a0:	6878      	ldr	r0, [r7, #4]
 800f8a2:	f000 fb9e 	bl	800ffe2 <USBD_CtlError>
                  break;
 800f8a6:	e042      	b.n	800f92e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f8a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	da0b      	bge.n	800f8c8 <USBD_StdEPReq+0x2b4>
 800f8b0:	7bbb      	ldrb	r3, [r7, #14]
 800f8b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f8b6:	4613      	mov	r3, r2
 800f8b8:	009b      	lsls	r3, r3, #2
 800f8ba:	4413      	add	r3, r2
 800f8bc:	009b      	lsls	r3, r3, #2
 800f8be:	3310      	adds	r3, #16
 800f8c0:	687a      	ldr	r2, [r7, #4]
 800f8c2:	4413      	add	r3, r2
 800f8c4:	3304      	adds	r3, #4
 800f8c6:	e00b      	b.n	800f8e0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f8c8:	7bbb      	ldrb	r3, [r7, #14]
 800f8ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f8ce:	4613      	mov	r3, r2
 800f8d0:	009b      	lsls	r3, r3, #2
 800f8d2:	4413      	add	r3, r2
 800f8d4:	009b      	lsls	r3, r3, #2
 800f8d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	4413      	add	r3, r2
 800f8de:	3304      	adds	r3, #4
 800f8e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f8e2:	7bbb      	ldrb	r3, [r7, #14]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d002      	beq.n	800f8ee <USBD_StdEPReq+0x2da>
 800f8e8:	7bbb      	ldrb	r3, [r7, #14]
 800f8ea:	2b80      	cmp	r3, #128	@ 0x80
 800f8ec:	d103      	bne.n	800f8f6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800f8ee:	68bb      	ldr	r3, [r7, #8]
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	739a      	strb	r2, [r3, #14]
 800f8f4:	e00e      	b.n	800f914 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f8f6:	7bbb      	ldrb	r3, [r7, #14]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f001 f910 	bl	8010b20 <USBD_LL_IsStallEP>
 800f900:	4603      	mov	r3, r0
 800f902:	2b00      	cmp	r3, #0
 800f904:	d003      	beq.n	800f90e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	2201      	movs	r2, #1
 800f90a:	739a      	strb	r2, [r3, #14]
 800f90c:	e002      	b.n	800f914 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800f90e:	68bb      	ldr	r3, [r7, #8]
 800f910:	2200      	movs	r2, #0
 800f912:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	330e      	adds	r3, #14
 800f918:	2202      	movs	r2, #2
 800f91a:	4619      	mov	r1, r3
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f000 fbdd 	bl	80100dc <USBD_CtlSendData>
              break;
 800f922:	e004      	b.n	800f92e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800f924:	6839      	ldr	r1, [r7, #0]
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f000 fb5b 	bl	800ffe2 <USBD_CtlError>
              break;
 800f92c:	bf00      	nop
          }
          break;
 800f92e:	e004      	b.n	800f93a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800f930:	6839      	ldr	r1, [r7, #0]
 800f932:	6878      	ldr	r0, [r7, #4]
 800f934:	f000 fb55 	bl	800ffe2 <USBD_CtlError>
          break;
 800f938:	bf00      	nop
      }
      break;
 800f93a:	e005      	b.n	800f948 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800f93c:	6839      	ldr	r1, [r7, #0]
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f000 fb4f 	bl	800ffe2 <USBD_CtlError>
      break;
 800f944:	e000      	b.n	800f948 <USBD_StdEPReq+0x334>
      break;
 800f946:	bf00      	nop
  }

  return ret;
 800f948:	7bfb      	ldrb	r3, [r7, #15]
}
 800f94a:	4618      	mov	r0, r3
 800f94c:	3710      	adds	r7, #16
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
	...

0800f954 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b084      	sub	sp, #16
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
 800f95c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f95e:	2300      	movs	r3, #0
 800f960:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f962:	2300      	movs	r3, #0
 800f964:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f966:	2300      	movs	r3, #0
 800f968:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	885b      	ldrh	r3, [r3, #2]
 800f96e:	0a1b      	lsrs	r3, r3, #8
 800f970:	b29b      	uxth	r3, r3
 800f972:	3b01      	subs	r3, #1
 800f974:	2b06      	cmp	r3, #6
 800f976:	f200 8128 	bhi.w	800fbca <USBD_GetDescriptor+0x276>
 800f97a:	a201      	add	r2, pc, #4	@ (adr r2, 800f980 <USBD_GetDescriptor+0x2c>)
 800f97c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f980:	0800f99d 	.word	0x0800f99d
 800f984:	0800f9b5 	.word	0x0800f9b5
 800f988:	0800f9f5 	.word	0x0800f9f5
 800f98c:	0800fbcb 	.word	0x0800fbcb
 800f990:	0800fbcb 	.word	0x0800fbcb
 800f994:	0800fb6b 	.word	0x0800fb6b
 800f998:	0800fb97 	.word	0x0800fb97
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	687a      	ldr	r2, [r7, #4]
 800f9a6:	7c12      	ldrb	r2, [r2, #16]
 800f9a8:	f107 0108 	add.w	r1, r7, #8
 800f9ac:	4610      	mov	r0, r2
 800f9ae:	4798      	blx	r3
 800f9b0:	60f8      	str	r0, [r7, #12]
      break;
 800f9b2:	e112      	b.n	800fbda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	7c1b      	ldrb	r3, [r3, #16]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d10d      	bne.n	800f9d8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9c4:	f107 0208 	add.w	r2, r7, #8
 800f9c8:	4610      	mov	r0, r2
 800f9ca:	4798      	blx	r3
 800f9cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	3301      	adds	r3, #1
 800f9d2:	2202      	movs	r2, #2
 800f9d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f9d6:	e100      	b.n	800fbda <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9e0:	f107 0208 	add.w	r2, r7, #8
 800f9e4:	4610      	mov	r0, r2
 800f9e6:	4798      	blx	r3
 800f9e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	3301      	adds	r3, #1
 800f9ee:	2202      	movs	r2, #2
 800f9f0:	701a      	strb	r2, [r3, #0]
      break;
 800f9f2:	e0f2      	b.n	800fbda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	885b      	ldrh	r3, [r3, #2]
 800f9f8:	b2db      	uxtb	r3, r3
 800f9fa:	2b05      	cmp	r3, #5
 800f9fc:	f200 80ac 	bhi.w	800fb58 <USBD_GetDescriptor+0x204>
 800fa00:	a201      	add	r2, pc, #4	@ (adr r2, 800fa08 <USBD_GetDescriptor+0xb4>)
 800fa02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa06:	bf00      	nop
 800fa08:	0800fa21 	.word	0x0800fa21
 800fa0c:	0800fa55 	.word	0x0800fa55
 800fa10:	0800fa89 	.word	0x0800fa89
 800fa14:	0800fabd 	.word	0x0800fabd
 800fa18:	0800faf1 	.word	0x0800faf1
 800fa1c:	0800fb25 	.word	0x0800fb25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa26:	685b      	ldr	r3, [r3, #4]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d00b      	beq.n	800fa44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa32:	685b      	ldr	r3, [r3, #4]
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	7c12      	ldrb	r2, [r2, #16]
 800fa38:	f107 0108 	add.w	r1, r7, #8
 800fa3c:	4610      	mov	r0, r2
 800fa3e:	4798      	blx	r3
 800fa40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa42:	e091      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa44:	6839      	ldr	r1, [r7, #0]
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 facb 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fa4c:	7afb      	ldrb	r3, [r7, #11]
 800fa4e:	3301      	adds	r3, #1
 800fa50:	72fb      	strb	r3, [r7, #11]
          break;
 800fa52:	e089      	b.n	800fb68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa5a:	689b      	ldr	r3, [r3, #8]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d00b      	beq.n	800fa78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa66:	689b      	ldr	r3, [r3, #8]
 800fa68:	687a      	ldr	r2, [r7, #4]
 800fa6a:	7c12      	ldrb	r2, [r2, #16]
 800fa6c:	f107 0108 	add.w	r1, r7, #8
 800fa70:	4610      	mov	r0, r2
 800fa72:	4798      	blx	r3
 800fa74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa76:	e077      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa78:	6839      	ldr	r1, [r7, #0]
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f000 fab1 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fa80:	7afb      	ldrb	r3, [r7, #11]
 800fa82:	3301      	adds	r3, #1
 800fa84:	72fb      	strb	r3, [r7, #11]
          break;
 800fa86:	e06f      	b.n	800fb68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa8e:	68db      	ldr	r3, [r3, #12]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d00b      	beq.n	800faac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa9a:	68db      	ldr	r3, [r3, #12]
 800fa9c:	687a      	ldr	r2, [r7, #4]
 800fa9e:	7c12      	ldrb	r2, [r2, #16]
 800faa0:	f107 0108 	add.w	r1, r7, #8
 800faa4:	4610      	mov	r0, r2
 800faa6:	4798      	blx	r3
 800faa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800faaa:	e05d      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800faac:	6839      	ldr	r1, [r7, #0]
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f000 fa97 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fab4:	7afb      	ldrb	r3, [r7, #11]
 800fab6:	3301      	adds	r3, #1
 800fab8:	72fb      	strb	r3, [r7, #11]
          break;
 800faba:	e055      	b.n	800fb68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fac2:	691b      	ldr	r3, [r3, #16]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d00b      	beq.n	800fae0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800face:	691b      	ldr	r3, [r3, #16]
 800fad0:	687a      	ldr	r2, [r7, #4]
 800fad2:	7c12      	ldrb	r2, [r2, #16]
 800fad4:	f107 0108 	add.w	r1, r7, #8
 800fad8:	4610      	mov	r0, r2
 800fada:	4798      	blx	r3
 800fadc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fade:	e043      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fae0:	6839      	ldr	r1, [r7, #0]
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f000 fa7d 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fae8:	7afb      	ldrb	r3, [r7, #11]
 800faea:	3301      	adds	r3, #1
 800faec:	72fb      	strb	r3, [r7, #11]
          break;
 800faee:	e03b      	b.n	800fb68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800faf6:	695b      	ldr	r3, [r3, #20]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d00b      	beq.n	800fb14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb02:	695b      	ldr	r3, [r3, #20]
 800fb04:	687a      	ldr	r2, [r7, #4]
 800fb06:	7c12      	ldrb	r2, [r2, #16]
 800fb08:	f107 0108 	add.w	r1, r7, #8
 800fb0c:	4610      	mov	r0, r2
 800fb0e:	4798      	blx	r3
 800fb10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb12:	e029      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb14:	6839      	ldr	r1, [r7, #0]
 800fb16:	6878      	ldr	r0, [r7, #4]
 800fb18:	f000 fa63 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fb1c:	7afb      	ldrb	r3, [r7, #11]
 800fb1e:	3301      	adds	r3, #1
 800fb20:	72fb      	strb	r3, [r7, #11]
          break;
 800fb22:	e021      	b.n	800fb68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb2a:	699b      	ldr	r3, [r3, #24]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d00b      	beq.n	800fb48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb36:	699b      	ldr	r3, [r3, #24]
 800fb38:	687a      	ldr	r2, [r7, #4]
 800fb3a:	7c12      	ldrb	r2, [r2, #16]
 800fb3c:	f107 0108 	add.w	r1, r7, #8
 800fb40:	4610      	mov	r0, r2
 800fb42:	4798      	blx	r3
 800fb44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb46:	e00f      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb48:	6839      	ldr	r1, [r7, #0]
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f000 fa49 	bl	800ffe2 <USBD_CtlError>
            err++;
 800fb50:	7afb      	ldrb	r3, [r7, #11]
 800fb52:	3301      	adds	r3, #1
 800fb54:	72fb      	strb	r3, [r7, #11]
          break;
 800fb56:	e007      	b.n	800fb68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800fb58:	6839      	ldr	r1, [r7, #0]
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f000 fa41 	bl	800ffe2 <USBD_CtlError>
          err++;
 800fb60:	7afb      	ldrb	r3, [r7, #11]
 800fb62:	3301      	adds	r3, #1
 800fb64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800fb66:	bf00      	nop
      }
      break;
 800fb68:	e037      	b.n	800fbda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	7c1b      	ldrb	r3, [r3, #16]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d109      	bne.n	800fb86 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb7a:	f107 0208 	add.w	r2, r7, #8
 800fb7e:	4610      	mov	r0, r2
 800fb80:	4798      	blx	r3
 800fb82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fb84:	e029      	b.n	800fbda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fb86:	6839      	ldr	r1, [r7, #0]
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f000 fa2a 	bl	800ffe2 <USBD_CtlError>
        err++;
 800fb8e:	7afb      	ldrb	r3, [r7, #11]
 800fb90:	3301      	adds	r3, #1
 800fb92:	72fb      	strb	r3, [r7, #11]
      break;
 800fb94:	e021      	b.n	800fbda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	7c1b      	ldrb	r3, [r3, #16]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d10d      	bne.n	800fbba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fba6:	f107 0208 	add.w	r2, r7, #8
 800fbaa:	4610      	mov	r0, r2
 800fbac:	4798      	blx	r3
 800fbae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	2207      	movs	r2, #7
 800fbb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fbb8:	e00f      	b.n	800fbda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fbba:	6839      	ldr	r1, [r7, #0]
 800fbbc:	6878      	ldr	r0, [r7, #4]
 800fbbe:	f000 fa10 	bl	800ffe2 <USBD_CtlError>
        err++;
 800fbc2:	7afb      	ldrb	r3, [r7, #11]
 800fbc4:	3301      	adds	r3, #1
 800fbc6:	72fb      	strb	r3, [r7, #11]
      break;
 800fbc8:	e007      	b.n	800fbda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800fbca:	6839      	ldr	r1, [r7, #0]
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f000 fa08 	bl	800ffe2 <USBD_CtlError>
      err++;
 800fbd2:	7afb      	ldrb	r3, [r7, #11]
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	72fb      	strb	r3, [r7, #11]
      break;
 800fbd8:	bf00      	nop
  }

  if (err != 0U)
 800fbda:	7afb      	ldrb	r3, [r7, #11]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d11e      	bne.n	800fc1e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	88db      	ldrh	r3, [r3, #6]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d016      	beq.n	800fc16 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800fbe8:	893b      	ldrh	r3, [r7, #8]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d00e      	beq.n	800fc0c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	88da      	ldrh	r2, [r3, #6]
 800fbf2:	893b      	ldrh	r3, [r7, #8]
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	bf28      	it	cs
 800fbf8:	4613      	movcs	r3, r2
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fbfe:	893b      	ldrh	r3, [r7, #8]
 800fc00:	461a      	mov	r2, r3
 800fc02:	68f9      	ldr	r1, [r7, #12]
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f000 fa69 	bl	80100dc <USBD_CtlSendData>
 800fc0a:	e009      	b.n	800fc20 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800fc0c:	6839      	ldr	r1, [r7, #0]
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f000 f9e7 	bl	800ffe2 <USBD_CtlError>
 800fc14:	e004      	b.n	800fc20 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f000 fac1 	bl	801019e <USBD_CtlSendStatus>
 800fc1c:	e000      	b.n	800fc20 <USBD_GetDescriptor+0x2cc>
    return;
 800fc1e:	bf00      	nop
  }
}
 800fc20:	3710      	adds	r7, #16
 800fc22:	46bd      	mov	sp, r7
 800fc24:	bd80      	pop	{r7, pc}
 800fc26:	bf00      	nop

0800fc28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b084      	sub	sp, #16
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
 800fc30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	889b      	ldrh	r3, [r3, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d131      	bne.n	800fc9e <USBD_SetAddress+0x76>
 800fc3a:	683b      	ldr	r3, [r7, #0]
 800fc3c:	88db      	ldrh	r3, [r3, #6]
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d12d      	bne.n	800fc9e <USBD_SetAddress+0x76>
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	885b      	ldrh	r3, [r3, #2]
 800fc46:	2b7f      	cmp	r3, #127	@ 0x7f
 800fc48:	d829      	bhi.n	800fc9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	885b      	ldrh	r3, [r3, #2]
 800fc4e:	b2db      	uxtb	r3, r3
 800fc50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fc54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc5c:	b2db      	uxtb	r3, r3
 800fc5e:	2b03      	cmp	r3, #3
 800fc60:	d104      	bne.n	800fc6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fc62:	6839      	ldr	r1, [r7, #0]
 800fc64:	6878      	ldr	r0, [r7, #4]
 800fc66:	f000 f9bc 	bl	800ffe2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc6a:	e01d      	b.n	800fca8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	7bfa      	ldrb	r2, [r7, #15]
 800fc70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fc74:	7bfb      	ldrb	r3, [r7, #15]
 800fc76:	4619      	mov	r1, r3
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f000 ff7d 	bl	8010b78 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fc7e:	6878      	ldr	r0, [r7, #4]
 800fc80:	f000 fa8d 	bl	801019e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fc84:	7bfb      	ldrb	r3, [r7, #15]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d004      	beq.n	800fc94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2202      	movs	r2, #2
 800fc8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc92:	e009      	b.n	800fca8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2201      	movs	r2, #1
 800fc98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc9c:	e004      	b.n	800fca8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fc9e:	6839      	ldr	r1, [r7, #0]
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f000 f99e 	bl	800ffe2 <USBD_CtlError>
  }
}
 800fca6:	bf00      	nop
 800fca8:	bf00      	nop
 800fcaa:	3710      	adds	r7, #16
 800fcac:	46bd      	mov	sp, r7
 800fcae:	bd80      	pop	{r7, pc}

0800fcb0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b084      	sub	sp, #16
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
 800fcb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fcba:	2300      	movs	r3, #0
 800fcbc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	885b      	ldrh	r3, [r3, #2]
 800fcc2:	b2da      	uxtb	r2, r3
 800fcc4:	4b4e      	ldr	r3, [pc, #312]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fcc6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fcc8:	4b4d      	ldr	r3, [pc, #308]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	2b01      	cmp	r3, #1
 800fcce:	d905      	bls.n	800fcdc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fcd0:	6839      	ldr	r1, [r7, #0]
 800fcd2:	6878      	ldr	r0, [r7, #4]
 800fcd4:	f000 f985 	bl	800ffe2 <USBD_CtlError>
    return USBD_FAIL;
 800fcd8:	2303      	movs	r3, #3
 800fcda:	e08c      	b.n	800fdf6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fce2:	b2db      	uxtb	r3, r3
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d002      	beq.n	800fcee <USBD_SetConfig+0x3e>
 800fce8:	2b03      	cmp	r3, #3
 800fcea:	d029      	beq.n	800fd40 <USBD_SetConfig+0x90>
 800fcec:	e075      	b.n	800fdda <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fcee:	4b44      	ldr	r3, [pc, #272]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d020      	beq.n	800fd38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800fcf6:	4b42      	ldr	r3, [pc, #264]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fcf8:	781b      	ldrb	r3, [r3, #0]
 800fcfa:	461a      	mov	r2, r3
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd00:	4b3f      	ldr	r3, [pc, #252]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd02:	781b      	ldrb	r3, [r3, #0]
 800fd04:	4619      	mov	r1, r3
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f7fe ffcd 	bl	800eca6 <USBD_SetClassConfig>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fd10:	7bfb      	ldrb	r3, [r7, #15]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d008      	beq.n	800fd28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800fd16:	6839      	ldr	r1, [r7, #0]
 800fd18:	6878      	ldr	r0, [r7, #4]
 800fd1a:	f000 f962 	bl	800ffe2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	2202      	movs	r2, #2
 800fd22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd26:	e065      	b.n	800fdf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f000 fa38 	bl	801019e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2203      	movs	r2, #3
 800fd32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fd36:	e05d      	b.n	800fdf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f000 fa30 	bl	801019e <USBD_CtlSendStatus>
      break;
 800fd3e:	e059      	b.n	800fdf4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fd40:	4b2f      	ldr	r3, [pc, #188]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd42:	781b      	ldrb	r3, [r3, #0]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d112      	bne.n	800fd6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	2202      	movs	r2, #2
 800fd4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fd50:	4b2b      	ldr	r3, [pc, #172]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd52:	781b      	ldrb	r3, [r3, #0]
 800fd54:	461a      	mov	r2, r3
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fd5a:	4b29      	ldr	r3, [pc, #164]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd5c:	781b      	ldrb	r3, [r3, #0]
 800fd5e:	4619      	mov	r1, r3
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	f7fe ffbc 	bl	800ecde <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 fa19 	bl	801019e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd6c:	e042      	b.n	800fdf4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fd6e:	4b24      	ldr	r3, [pc, #144]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd70:	781b      	ldrb	r3, [r3, #0]
 800fd72:	461a      	mov	r2, r3
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	685b      	ldr	r3, [r3, #4]
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	d02a      	beq.n	800fdd2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	b2db      	uxtb	r3, r3
 800fd82:	4619      	mov	r1, r3
 800fd84:	6878      	ldr	r0, [r7, #4]
 800fd86:	f7fe ffaa 	bl	800ecde <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fd8a:	4b1d      	ldr	r3, [pc, #116]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd8c:	781b      	ldrb	r3, [r3, #0]
 800fd8e:	461a      	mov	r2, r3
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd94:	4b1a      	ldr	r3, [pc, #104]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fd96:	781b      	ldrb	r3, [r3, #0]
 800fd98:	4619      	mov	r1, r3
 800fd9a:	6878      	ldr	r0, [r7, #4]
 800fd9c:	f7fe ff83 	bl	800eca6 <USBD_SetClassConfig>
 800fda0:	4603      	mov	r3, r0
 800fda2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fda4:	7bfb      	ldrb	r3, [r7, #15]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00f      	beq.n	800fdca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fdaa:	6839      	ldr	r1, [r7, #0]
 800fdac:	6878      	ldr	r0, [r7, #4]
 800fdae:	f000 f918 	bl	800ffe2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	685b      	ldr	r3, [r3, #4]
 800fdb6:	b2db      	uxtb	r3, r3
 800fdb8:	4619      	mov	r1, r3
 800fdba:	6878      	ldr	r0, [r7, #4]
 800fdbc:	f7fe ff8f 	bl	800ecde <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	2202      	movs	r2, #2
 800fdc4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fdc8:	e014      	b.n	800fdf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f000 f9e7 	bl	801019e <USBD_CtlSendStatus>
      break;
 800fdd0:	e010      	b.n	800fdf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fdd2:	6878      	ldr	r0, [r7, #4]
 800fdd4:	f000 f9e3 	bl	801019e <USBD_CtlSendStatus>
      break;
 800fdd8:	e00c      	b.n	800fdf4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fdda:	6839      	ldr	r1, [r7, #0]
 800fddc:	6878      	ldr	r0, [r7, #4]
 800fdde:	f000 f900 	bl	800ffe2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fde2:	4b07      	ldr	r3, [pc, #28]	@ (800fe00 <USBD_SetConfig+0x150>)
 800fde4:	781b      	ldrb	r3, [r3, #0]
 800fde6:	4619      	mov	r1, r3
 800fde8:	6878      	ldr	r0, [r7, #4]
 800fdea:	f7fe ff78 	bl	800ecde <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fdee:	2303      	movs	r3, #3
 800fdf0:	73fb      	strb	r3, [r7, #15]
      break;
 800fdf2:	bf00      	nop
  }

  return ret;
 800fdf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3710      	adds	r7, #16
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}
 800fdfe:	bf00      	nop
 800fe00:	20001088 	.word	0x20001088

0800fe04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
 800fe0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	88db      	ldrh	r3, [r3, #6]
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d004      	beq.n	800fe20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fe16:	6839      	ldr	r1, [r7, #0]
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 f8e2 	bl	800ffe2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fe1e:	e023      	b.n	800fe68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe26:	b2db      	uxtb	r3, r3
 800fe28:	2b02      	cmp	r3, #2
 800fe2a:	dc02      	bgt.n	800fe32 <USBD_GetConfig+0x2e>
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	dc03      	bgt.n	800fe38 <USBD_GetConfig+0x34>
 800fe30:	e015      	b.n	800fe5e <USBD_GetConfig+0x5a>
 800fe32:	2b03      	cmp	r3, #3
 800fe34:	d00b      	beq.n	800fe4e <USBD_GetConfig+0x4a>
 800fe36:	e012      	b.n	800fe5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	3308      	adds	r3, #8
 800fe42:	2201      	movs	r2, #1
 800fe44:	4619      	mov	r1, r3
 800fe46:	6878      	ldr	r0, [r7, #4]
 800fe48:	f000 f948 	bl	80100dc <USBD_CtlSendData>
        break;
 800fe4c:	e00c      	b.n	800fe68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	3304      	adds	r3, #4
 800fe52:	2201      	movs	r2, #1
 800fe54:	4619      	mov	r1, r3
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f000 f940 	bl	80100dc <USBD_CtlSendData>
        break;
 800fe5c:	e004      	b.n	800fe68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fe5e:	6839      	ldr	r1, [r7, #0]
 800fe60:	6878      	ldr	r0, [r7, #4]
 800fe62:	f000 f8be 	bl	800ffe2 <USBD_CtlError>
        break;
 800fe66:	bf00      	nop
}
 800fe68:	bf00      	nop
 800fe6a:	3708      	adds	r7, #8
 800fe6c:	46bd      	mov	sp, r7
 800fe6e:	bd80      	pop	{r7, pc}

0800fe70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b082      	sub	sp, #8
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
 800fe78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe80:	b2db      	uxtb	r3, r3
 800fe82:	3b01      	subs	r3, #1
 800fe84:	2b02      	cmp	r3, #2
 800fe86:	d81e      	bhi.n	800fec6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	88db      	ldrh	r3, [r3, #6]
 800fe8c:	2b02      	cmp	r3, #2
 800fe8e:	d004      	beq.n	800fe9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fe90:	6839      	ldr	r1, [r7, #0]
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f000 f8a5 	bl	800ffe2 <USBD_CtlError>
        break;
 800fe98:	e01a      	b.n	800fed0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	2201      	movs	r2, #1
 800fe9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d005      	beq.n	800feb6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	68db      	ldr	r3, [r3, #12]
 800feae:	f043 0202 	orr.w	r2, r3, #2
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	330c      	adds	r3, #12
 800feba:	2202      	movs	r2, #2
 800febc:	4619      	mov	r1, r3
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f000 f90c 	bl	80100dc <USBD_CtlSendData>
      break;
 800fec4:	e004      	b.n	800fed0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fec6:	6839      	ldr	r1, [r7, #0]
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	f000 f88a 	bl	800ffe2 <USBD_CtlError>
      break;
 800fece:	bf00      	nop
  }
}
 800fed0:	bf00      	nop
 800fed2:	3708      	adds	r7, #8
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}

0800fed8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b082      	sub	sp, #8
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]
 800fee0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fee2:	683b      	ldr	r3, [r7, #0]
 800fee4:	885b      	ldrh	r3, [r3, #2]
 800fee6:	2b01      	cmp	r3, #1
 800fee8:	d107      	bne.n	800fefa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2201      	movs	r2, #1
 800feee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fef2:	6878      	ldr	r0, [r7, #4]
 800fef4:	f000 f953 	bl	801019e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800fef8:	e013      	b.n	800ff22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	885b      	ldrh	r3, [r3, #2]
 800fefe:	2b02      	cmp	r3, #2
 800ff00:	d10b      	bne.n	800ff1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	889b      	ldrh	r3, [r3, #4]
 800ff06:	0a1b      	lsrs	r3, r3, #8
 800ff08:	b29b      	uxth	r3, r3
 800ff0a:	b2da      	uxtb	r2, r3
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	f000 f943 	bl	801019e <USBD_CtlSendStatus>
}
 800ff18:	e003      	b.n	800ff22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ff1a:	6839      	ldr	r1, [r7, #0]
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f000 f860 	bl	800ffe2 <USBD_CtlError>
}
 800ff22:	bf00      	nop
 800ff24:	3708      	adds	r7, #8
 800ff26:	46bd      	mov	sp, r7
 800ff28:	bd80      	pop	{r7, pc}

0800ff2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff2a:	b580      	push	{r7, lr}
 800ff2c:	b082      	sub	sp, #8
 800ff2e:	af00      	add	r7, sp, #0
 800ff30:	6078      	str	r0, [r7, #4]
 800ff32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ff3a:	b2db      	uxtb	r3, r3
 800ff3c:	3b01      	subs	r3, #1
 800ff3e:	2b02      	cmp	r3, #2
 800ff40:	d80b      	bhi.n	800ff5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	885b      	ldrh	r3, [r3, #2]
 800ff46:	2b01      	cmp	r3, #1
 800ff48:	d10c      	bne.n	800ff64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f000 f923 	bl	801019e <USBD_CtlSendStatus>
      }
      break;
 800ff58:	e004      	b.n	800ff64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ff5a:	6839      	ldr	r1, [r7, #0]
 800ff5c:	6878      	ldr	r0, [r7, #4]
 800ff5e:	f000 f840 	bl	800ffe2 <USBD_CtlError>
      break;
 800ff62:	e000      	b.n	800ff66 <USBD_ClrFeature+0x3c>
      break;
 800ff64:	bf00      	nop
  }
}
 800ff66:	bf00      	nop
 800ff68:	3708      	adds	r7, #8
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}

0800ff6e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ff6e:	b580      	push	{r7, lr}
 800ff70:	b084      	sub	sp, #16
 800ff72:	af00      	add	r7, sp, #0
 800ff74:	6078      	str	r0, [r7, #4]
 800ff76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	781a      	ldrb	r2, [r3, #0]
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	3301      	adds	r3, #1
 800ff88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	781a      	ldrb	r2, [r3, #0]
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	3301      	adds	r3, #1
 800ff96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ff98:	68f8      	ldr	r0, [r7, #12]
 800ff9a:	f7ff fa3d 	bl	800f418 <SWAPBYTE>
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	3301      	adds	r3, #1
 800ffaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	3301      	adds	r3, #1
 800ffb0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ffb2:	68f8      	ldr	r0, [r7, #12]
 800ffb4:	f7ff fa30 	bl	800f418 <SWAPBYTE>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	461a      	mov	r2, r3
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	3301      	adds	r3, #1
 800ffc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	3301      	adds	r3, #1
 800ffca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ffcc:	68f8      	ldr	r0, [r7, #12]
 800ffce:	f7ff fa23 	bl	800f418 <SWAPBYTE>
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	461a      	mov	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	80da      	strh	r2, [r3, #6]
}
 800ffda:	bf00      	nop
 800ffdc:	3710      	adds	r7, #16
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}

0800ffe2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffe2:	b580      	push	{r7, lr}
 800ffe4:	b082      	sub	sp, #8
 800ffe6:	af00      	add	r7, sp, #0
 800ffe8:	6078      	str	r0, [r7, #4]
 800ffea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ffec:	2180      	movs	r1, #128	@ 0x80
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 fd58 	bl	8010aa4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fff4:	2100      	movs	r1, #0
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f000 fd54 	bl	8010aa4 <USBD_LL_StallEP>
}
 800fffc:	bf00      	nop
 800fffe:	3708      	adds	r7, #8
 8010000:	46bd      	mov	sp, r7
 8010002:	bd80      	pop	{r7, pc}

08010004 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b086      	sub	sp, #24
 8010008:	af00      	add	r7, sp, #0
 801000a:	60f8      	str	r0, [r7, #12]
 801000c:	60b9      	str	r1, [r7, #8]
 801000e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010010:	2300      	movs	r3, #0
 8010012:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d042      	beq.n	80100a0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801001e:	6938      	ldr	r0, [r7, #16]
 8010020:	f000 f842 	bl	80100a8 <USBD_GetLen>
 8010024:	4603      	mov	r3, r0
 8010026:	3301      	adds	r3, #1
 8010028:	005b      	lsls	r3, r3, #1
 801002a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801002e:	d808      	bhi.n	8010042 <USBD_GetString+0x3e>
 8010030:	6938      	ldr	r0, [r7, #16]
 8010032:	f000 f839 	bl	80100a8 <USBD_GetLen>
 8010036:	4603      	mov	r3, r0
 8010038:	3301      	adds	r3, #1
 801003a:	b29b      	uxth	r3, r3
 801003c:	005b      	lsls	r3, r3, #1
 801003e:	b29a      	uxth	r2, r3
 8010040:	e001      	b.n	8010046 <USBD_GetString+0x42>
 8010042:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801004a:	7dfb      	ldrb	r3, [r7, #23]
 801004c:	68ba      	ldr	r2, [r7, #8]
 801004e:	4413      	add	r3, r2
 8010050:	687a      	ldr	r2, [r7, #4]
 8010052:	7812      	ldrb	r2, [r2, #0]
 8010054:	701a      	strb	r2, [r3, #0]
  idx++;
 8010056:	7dfb      	ldrb	r3, [r7, #23]
 8010058:	3301      	adds	r3, #1
 801005a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801005c:	7dfb      	ldrb	r3, [r7, #23]
 801005e:	68ba      	ldr	r2, [r7, #8]
 8010060:	4413      	add	r3, r2
 8010062:	2203      	movs	r2, #3
 8010064:	701a      	strb	r2, [r3, #0]
  idx++;
 8010066:	7dfb      	ldrb	r3, [r7, #23]
 8010068:	3301      	adds	r3, #1
 801006a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801006c:	e013      	b.n	8010096 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801006e:	7dfb      	ldrb	r3, [r7, #23]
 8010070:	68ba      	ldr	r2, [r7, #8]
 8010072:	4413      	add	r3, r2
 8010074:	693a      	ldr	r2, [r7, #16]
 8010076:	7812      	ldrb	r2, [r2, #0]
 8010078:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801007a:	693b      	ldr	r3, [r7, #16]
 801007c:	3301      	adds	r3, #1
 801007e:	613b      	str	r3, [r7, #16]
    idx++;
 8010080:	7dfb      	ldrb	r3, [r7, #23]
 8010082:	3301      	adds	r3, #1
 8010084:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010086:	7dfb      	ldrb	r3, [r7, #23]
 8010088:	68ba      	ldr	r2, [r7, #8]
 801008a:	4413      	add	r3, r2
 801008c:	2200      	movs	r2, #0
 801008e:	701a      	strb	r2, [r3, #0]
    idx++;
 8010090:	7dfb      	ldrb	r3, [r7, #23]
 8010092:	3301      	adds	r3, #1
 8010094:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	781b      	ldrb	r3, [r3, #0]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d1e7      	bne.n	801006e <USBD_GetString+0x6a>
 801009e:	e000      	b.n	80100a2 <USBD_GetString+0x9e>
    return;
 80100a0:	bf00      	nop
  }
}
 80100a2:	3718      	adds	r7, #24
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}

080100a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80100a8:	b480      	push	{r7}
 80100aa:	b085      	sub	sp, #20
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80100b0:	2300      	movs	r3, #0
 80100b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80100b8:	e005      	b.n	80100c6 <USBD_GetLen+0x1e>
  {
    len++;
 80100ba:	7bfb      	ldrb	r3, [r7, #15]
 80100bc:	3301      	adds	r3, #1
 80100be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80100c0:	68bb      	ldr	r3, [r7, #8]
 80100c2:	3301      	adds	r3, #1
 80100c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80100c6:	68bb      	ldr	r3, [r7, #8]
 80100c8:	781b      	ldrb	r3, [r3, #0]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d1f5      	bne.n	80100ba <USBD_GetLen+0x12>
  }

  return len;
 80100ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	3714      	adds	r7, #20
 80100d4:	46bd      	mov	sp, r7
 80100d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100da:	4770      	bx	lr

080100dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b084      	sub	sp, #16
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	60f8      	str	r0, [r7, #12]
 80100e4:	60b9      	str	r1, [r7, #8]
 80100e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	2202      	movs	r2, #2
 80100ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	687a      	ldr	r2, [r7, #4]
 80100f4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	68ba      	ldr	r2, [r7, #8]
 80100fa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	687a      	ldr	r2, [r7, #4]
 8010100:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	68ba      	ldr	r2, [r7, #8]
 8010106:	2100      	movs	r1, #0
 8010108:	68f8      	ldr	r0, [r7, #12]
 801010a:	f000 fd54 	bl	8010bb6 <USBD_LL_Transmit>

  return USBD_OK;
 801010e:	2300      	movs	r3, #0
}
 8010110:	4618      	mov	r0, r3
 8010112:	3710      	adds	r7, #16
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b084      	sub	sp, #16
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	68ba      	ldr	r2, [r7, #8]
 8010128:	2100      	movs	r1, #0
 801012a:	68f8      	ldr	r0, [r7, #12]
 801012c:	f000 fd43 	bl	8010bb6 <USBD_LL_Transmit>

  return USBD_OK;
 8010130:	2300      	movs	r3, #0
}
 8010132:	4618      	mov	r0, r3
 8010134:	3710      	adds	r7, #16
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}

0801013a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801013a:	b580      	push	{r7, lr}
 801013c:	b084      	sub	sp, #16
 801013e:	af00      	add	r7, sp, #0
 8010140:	60f8      	str	r0, [r7, #12]
 8010142:	60b9      	str	r1, [r7, #8]
 8010144:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	2203      	movs	r2, #3
 801014a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	687a      	ldr	r2, [r7, #4]
 8010152:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	68ba      	ldr	r2, [r7, #8]
 801015a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	687a      	ldr	r2, [r7, #4]
 8010162:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	68ba      	ldr	r2, [r7, #8]
 801016a:	2100      	movs	r1, #0
 801016c:	68f8      	ldr	r0, [r7, #12]
 801016e:	f000 fd43 	bl	8010bf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010172:	2300      	movs	r3, #0
}
 8010174:	4618      	mov	r0, r3
 8010176:	3710      	adds	r7, #16
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}

0801017c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b084      	sub	sp, #16
 8010180:	af00      	add	r7, sp, #0
 8010182:	60f8      	str	r0, [r7, #12]
 8010184:	60b9      	str	r1, [r7, #8]
 8010186:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	68ba      	ldr	r2, [r7, #8]
 801018c:	2100      	movs	r1, #0
 801018e:	68f8      	ldr	r0, [r7, #12]
 8010190:	f000 fd32 	bl	8010bf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010194:	2300      	movs	r3, #0
}
 8010196:	4618      	mov	r0, r3
 8010198:	3710      	adds	r7, #16
 801019a:	46bd      	mov	sp, r7
 801019c:	bd80      	pop	{r7, pc}

0801019e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801019e:	b580      	push	{r7, lr}
 80101a0:	b082      	sub	sp, #8
 80101a2:	af00      	add	r7, sp, #0
 80101a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	2204      	movs	r2, #4
 80101aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80101ae:	2300      	movs	r3, #0
 80101b0:	2200      	movs	r2, #0
 80101b2:	2100      	movs	r1, #0
 80101b4:	6878      	ldr	r0, [r7, #4]
 80101b6:	f000 fcfe 	bl	8010bb6 <USBD_LL_Transmit>

  return USBD_OK;
 80101ba:	2300      	movs	r3, #0
}
 80101bc:	4618      	mov	r0, r3
 80101be:	3708      	adds	r7, #8
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}

080101c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80101c4:	b580      	push	{r7, lr}
 80101c6:	b082      	sub	sp, #8
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2205      	movs	r2, #5
 80101d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80101d4:	2300      	movs	r3, #0
 80101d6:	2200      	movs	r2, #0
 80101d8:	2100      	movs	r1, #0
 80101da:	6878      	ldr	r0, [r7, #4]
 80101dc:	f000 fd0c 	bl	8010bf8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80101e0:	2300      	movs	r3, #0
}
 80101e2:	4618      	mov	r0, r3
 80101e4:	3708      	adds	r7, #8
 80101e6:	46bd      	mov	sp, r7
 80101e8:	bd80      	pop	{r7, pc}
	...

080101ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80101f0:	2200      	movs	r2, #0
 80101f2:	4912      	ldr	r1, [pc, #72]	@ (801023c <MX_USB_DEVICE_Init+0x50>)
 80101f4:	4812      	ldr	r0, [pc, #72]	@ (8010240 <MX_USB_DEVICE_Init+0x54>)
 80101f6:	f7fe fcd9 	bl	800ebac <USBD_Init>
 80101fa:	4603      	mov	r3, r0
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d001      	beq.n	8010204 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010200:	f7f4 f83c 	bl	800427c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010204:	490f      	ldr	r1, [pc, #60]	@ (8010244 <MX_USB_DEVICE_Init+0x58>)
 8010206:	480e      	ldr	r0, [pc, #56]	@ (8010240 <MX_USB_DEVICE_Init+0x54>)
 8010208:	f7fe fd00 	bl	800ec0c <USBD_RegisterClass>
 801020c:	4603      	mov	r3, r0
 801020e:	2b00      	cmp	r3, #0
 8010210:	d001      	beq.n	8010216 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010212:	f7f4 f833 	bl	800427c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010216:	490c      	ldr	r1, [pc, #48]	@ (8010248 <MX_USB_DEVICE_Init+0x5c>)
 8010218:	4809      	ldr	r0, [pc, #36]	@ (8010240 <MX_USB_DEVICE_Init+0x54>)
 801021a:	f7fe fbf7 	bl	800ea0c <USBD_CDC_RegisterInterface>
 801021e:	4603      	mov	r3, r0
 8010220:	2b00      	cmp	r3, #0
 8010222:	d001      	beq.n	8010228 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010224:	f7f4 f82a 	bl	800427c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010228:	4805      	ldr	r0, [pc, #20]	@ (8010240 <MX_USB_DEVICE_Init+0x54>)
 801022a:	f7fe fd25 	bl	800ec78 <USBD_Start>
 801022e:	4603      	mov	r3, r0
 8010230:	2b00      	cmp	r3, #0
 8010232:	d001      	beq.n	8010238 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010234:	f7f4 f822 	bl	800427c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010238:	bf00      	nop
 801023a:	bd80      	pop	{r7, pc}
 801023c:	200000b4 	.word	0x200000b4
 8010240:	2000108c 	.word	0x2000108c
 8010244:	20000020 	.word	0x20000020
 8010248:	200000a0 	.word	0x200000a0

0801024c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801024c:	b580      	push	{r7, lr}
 801024e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010250:	2200      	movs	r2, #0
 8010252:	4905      	ldr	r1, [pc, #20]	@ (8010268 <CDC_Init_FS+0x1c>)
 8010254:	4805      	ldr	r0, [pc, #20]	@ (801026c <CDC_Init_FS+0x20>)
 8010256:	f7fe fbf3 	bl	800ea40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801025a:	4905      	ldr	r1, [pc, #20]	@ (8010270 <CDC_Init_FS+0x24>)
 801025c:	4803      	ldr	r0, [pc, #12]	@ (801026c <CDC_Init_FS+0x20>)
 801025e:	f7fe fc11 	bl	800ea84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010262:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010264:	4618      	mov	r0, r3
 8010266:	bd80      	pop	{r7, pc}
 8010268:	20001bac 	.word	0x20001bac
 801026c:	2000108c 	.word	0x2000108c
 8010270:	200013ac 	.word	0x200013ac

08010274 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010274:	b480      	push	{r7}
 8010276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010278:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801027a:	4618      	mov	r0, r3
 801027c:	46bd      	mov	sp, r7
 801027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010282:	4770      	bx	lr

08010284 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010284:	b480      	push	{r7}
 8010286:	b083      	sub	sp, #12
 8010288:	af00      	add	r7, sp, #0
 801028a:	4603      	mov	r3, r0
 801028c:	6039      	str	r1, [r7, #0]
 801028e:	71fb      	strb	r3, [r7, #7]
 8010290:	4613      	mov	r3, r2
 8010292:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010294:	79fb      	ldrb	r3, [r7, #7]
 8010296:	2b23      	cmp	r3, #35	@ 0x23
 8010298:	d84a      	bhi.n	8010330 <CDC_Control_FS+0xac>
 801029a:	a201      	add	r2, pc, #4	@ (adr r2, 80102a0 <CDC_Control_FS+0x1c>)
 801029c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102a0:	08010331 	.word	0x08010331
 80102a4:	08010331 	.word	0x08010331
 80102a8:	08010331 	.word	0x08010331
 80102ac:	08010331 	.word	0x08010331
 80102b0:	08010331 	.word	0x08010331
 80102b4:	08010331 	.word	0x08010331
 80102b8:	08010331 	.word	0x08010331
 80102bc:	08010331 	.word	0x08010331
 80102c0:	08010331 	.word	0x08010331
 80102c4:	08010331 	.word	0x08010331
 80102c8:	08010331 	.word	0x08010331
 80102cc:	08010331 	.word	0x08010331
 80102d0:	08010331 	.word	0x08010331
 80102d4:	08010331 	.word	0x08010331
 80102d8:	08010331 	.word	0x08010331
 80102dc:	08010331 	.word	0x08010331
 80102e0:	08010331 	.word	0x08010331
 80102e4:	08010331 	.word	0x08010331
 80102e8:	08010331 	.word	0x08010331
 80102ec:	08010331 	.word	0x08010331
 80102f0:	08010331 	.word	0x08010331
 80102f4:	08010331 	.word	0x08010331
 80102f8:	08010331 	.word	0x08010331
 80102fc:	08010331 	.word	0x08010331
 8010300:	08010331 	.word	0x08010331
 8010304:	08010331 	.word	0x08010331
 8010308:	08010331 	.word	0x08010331
 801030c:	08010331 	.word	0x08010331
 8010310:	08010331 	.word	0x08010331
 8010314:	08010331 	.word	0x08010331
 8010318:	08010331 	.word	0x08010331
 801031c:	08010331 	.word	0x08010331
 8010320:	08010331 	.word	0x08010331
 8010324:	08010331 	.word	0x08010331
 8010328:	08010331 	.word	0x08010331
 801032c:	08010331 	.word	0x08010331
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010330:	bf00      	nop
  }

  return (USBD_OK);
 8010332:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010334:	4618      	mov	r0, r3
 8010336:	370c      	adds	r7, #12
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr

08010340 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b084      	sub	sp, #16
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
 8010348:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
    for (uint32_t i = 0; i < *Len; i++) {
 801034a:	2300      	movs	r3, #0
 801034c:	60fb      	str	r3, [r7, #12]
 801034e:	e04b      	b.n	80103e8 <CDC_Receive_FS+0xa8>
        char c = (char)Buf[i];
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	4413      	add	r3, r2
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	72fb      	strb	r3, [r7, #11]

        // End of command
        if (c == '\r' || c == '\n') {
 801035a:	7afb      	ldrb	r3, [r7, #11]
 801035c:	2b0d      	cmp	r3, #13
 801035e:	d002      	beq.n	8010366 <CDC_Receive_FS+0x26>
 8010360:	7afb      	ldrb	r3, [r7, #11]
 8010362:	2b0a      	cmp	r3, #10
 8010364:	d12f      	bne.n	80103c6 <CDC_Receive_FS+0x86>
            if (cmd_index > 0) {
 8010366:	4b29      	ldr	r3, [pc, #164]	@ (801040c <CDC_Receive_FS+0xcc>)
 8010368:	781b      	ldrb	r3, [r3, #0]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d039      	beq.n	80103e2 <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index] = '\0'; // Null-terminate
 801036e:	4b27      	ldr	r3, [pc, #156]	@ (801040c <CDC_Receive_FS+0xcc>)
 8010370:	781b      	ldrb	r3, [r3, #0]
 8010372:	461a      	mov	r2, r3
 8010374:	4b26      	ldr	r3, [pc, #152]	@ (8010410 <CDC_Receive_FS+0xd0>)
 8010376:	2100      	movs	r1, #0
 8010378:	5499      	strb	r1, [r3, r2]

                // Process command
                if (strcmp(cmd_buffer, "FLY") == 0) {
 801037a:	4926      	ldr	r1, [pc, #152]	@ (8010414 <CDC_Receive_FS+0xd4>)
 801037c:	4824      	ldr	r0, [pc, #144]	@ (8010410 <CDC_Receive_FS+0xd0>)
 801037e:	f7ef ff27 	bl	80001d0 <strcmp>
 8010382:	4603      	mov	r3, r0
 8010384:	2b00      	cmp	r3, #0
 8010386:	d107      	bne.n	8010398 <CDC_Receive_FS+0x58>
                    drone_system_state = SYSTEM_STATE_FLY_MODE;
 8010388:	4b23      	ldr	r3, [pc, #140]	@ (8010418 <CDC_Receive_FS+0xd8>)
 801038a:	2200      	movs	r2, #0
 801038c:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: FLY\r\n", 11);
 801038e:	210b      	movs	r1, #11
 8010390:	4822      	ldr	r0, [pc, #136]	@ (801041c <CDC_Receive_FS+0xdc>)
 8010392:	f000 f84d 	bl	8010430 <CDC_Transmit_FS>
 8010396:	e012      	b.n	80103be <CDC_Receive_FS+0x7e>
                }
                else if (strcmp(cmd_buffer, "DUMP") == 0) {
 8010398:	4921      	ldr	r1, [pc, #132]	@ (8010420 <CDC_Receive_FS+0xe0>)
 801039a:	481d      	ldr	r0, [pc, #116]	@ (8010410 <CDC_Receive_FS+0xd0>)
 801039c:	f7ef ff18 	bl	80001d0 <strcmp>
 80103a0:	4603      	mov	r3, r0
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d107      	bne.n	80103b6 <CDC_Receive_FS+0x76>
                    drone_system_state = SYSTEM_STATE_DUMP_DATA_MODE;
 80103a6:	4b1c      	ldr	r3, [pc, #112]	@ (8010418 <CDC_Receive_FS+0xd8>)
 80103a8:	2201      	movs	r2, #1
 80103aa:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: DATA DUMP\r\n", 17);
 80103ac:	2111      	movs	r1, #17
 80103ae:	481d      	ldr	r0, [pc, #116]	@ (8010424 <CDC_Receive_FS+0xe4>)
 80103b0:	f000 f83e 	bl	8010430 <CDC_Transmit_FS>
 80103b4:	e003      	b.n	80103be <CDC_Receive_FS+0x7e>
                }
                else {
                    CDC_Transmit_FS((uint8_t*)"Unknown command\r\n", 17);
 80103b6:	2111      	movs	r1, #17
 80103b8:	481b      	ldr	r0, [pc, #108]	@ (8010428 <CDC_Receive_FS+0xe8>)
 80103ba:	f000 f839 	bl	8010430 <CDC_Transmit_FS>
                }

                cmd_index = 0; // Reset for next command
 80103be:	4b13      	ldr	r3, [pc, #76]	@ (801040c <CDC_Receive_FS+0xcc>)
 80103c0:	2200      	movs	r2, #0
 80103c2:	701a      	strb	r2, [r3, #0]
            if (cmd_index > 0) {
 80103c4:	e00d      	b.n	80103e2 <CDC_Receive_FS+0xa2>
            }
        } else {
            // Append character to buffer
            if (cmd_index < CMD_BUFFER_SIZE - 1) {
 80103c6:	4b11      	ldr	r3, [pc, #68]	@ (801040c <CDC_Receive_FS+0xcc>)
 80103c8:	781b      	ldrb	r3, [r3, #0]
 80103ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80103cc:	d809      	bhi.n	80103e2 <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index++] = c;
 80103ce:	4b0f      	ldr	r3, [pc, #60]	@ (801040c <CDC_Receive_FS+0xcc>)
 80103d0:	781b      	ldrb	r3, [r3, #0]
 80103d2:	1c5a      	adds	r2, r3, #1
 80103d4:	b2d1      	uxtb	r1, r2
 80103d6:	4a0d      	ldr	r2, [pc, #52]	@ (801040c <CDC_Receive_FS+0xcc>)
 80103d8:	7011      	strb	r1, [r2, #0]
 80103da:	4619      	mov	r1, r3
 80103dc:	4a0c      	ldr	r2, [pc, #48]	@ (8010410 <CDC_Receive_FS+0xd0>)
 80103de:	7afb      	ldrb	r3, [r7, #11]
 80103e0:	5453      	strb	r3, [r2, r1]
    for (uint32_t i = 0; i < *Len; i++) {
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	3301      	adds	r3, #1
 80103e6:	60fb      	str	r3, [r7, #12]
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	68fa      	ldr	r2, [r7, #12]
 80103ee:	429a      	cmp	r2, r3
 80103f0:	d3ae      	bcc.n	8010350 <CDC_Receive_FS+0x10>
            }
        }
    }

    // Re-enable USB receive
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 80103f2:	6879      	ldr	r1, [r7, #4]
 80103f4:	480d      	ldr	r0, [pc, #52]	@ (801042c <CDC_Receive_FS+0xec>)
 80103f6:	f7fe fb45 	bl	800ea84 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80103fa:	480c      	ldr	r0, [pc, #48]	@ (801042c <CDC_Receive_FS+0xec>)
 80103fc:	f7fe fba0 	bl	800eb40 <USBD_CDC_ReceivePacket>

    return USBD_OK;
 8010400:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010402:	4618      	mov	r0, r3
 8010404:	3710      	adds	r7, #16
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
 801040a:	bf00      	nop
 801040c:	200013a8 	.word	0x200013a8
 8010410:	20001368 	.word	0x20001368
 8010414:	08013b70 	.word	0x08013b70
 8010418:	200009ed 	.word	0x200009ed
 801041c:	08013b74 	.word	0x08013b74
 8010420:	08013b80 	.word	0x08013b80
 8010424:	08013b88 	.word	0x08013b88
 8010428:	08013b9c 	.word	0x08013b9c
 801042c:	2000108c 	.word	0x2000108c

08010430 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b084      	sub	sp, #16
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
 8010438:	460b      	mov	r3, r1
 801043a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801043c:	2300      	movs	r3, #0
 801043e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010440:	4b0d      	ldr	r3, [pc, #52]	@ (8010478 <CDC_Transmit_FS+0x48>)
 8010442:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010446:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801044e:	2b00      	cmp	r3, #0
 8010450:	d001      	beq.n	8010456 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010452:	2301      	movs	r3, #1
 8010454:	e00b      	b.n	801046e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010456:	887b      	ldrh	r3, [r7, #2]
 8010458:	461a      	mov	r2, r3
 801045a:	6879      	ldr	r1, [r7, #4]
 801045c:	4806      	ldr	r0, [pc, #24]	@ (8010478 <CDC_Transmit_FS+0x48>)
 801045e:	f7fe faef 	bl	800ea40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010462:	4805      	ldr	r0, [pc, #20]	@ (8010478 <CDC_Transmit_FS+0x48>)
 8010464:	f7fe fb2c 	bl	800eac0 <USBD_CDC_TransmitPacket>
 8010468:	4603      	mov	r3, r0
 801046a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801046c:	7bfb      	ldrb	r3, [r7, #15]
}
 801046e:	4618      	mov	r0, r3
 8010470:	3710      	adds	r7, #16
 8010472:	46bd      	mov	sp, r7
 8010474:	bd80      	pop	{r7, pc}
 8010476:	bf00      	nop
 8010478:	2000108c 	.word	0x2000108c

0801047c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801047c:	b480      	push	{r7}
 801047e:	b087      	sub	sp, #28
 8010480:	af00      	add	r7, sp, #0
 8010482:	60f8      	str	r0, [r7, #12]
 8010484:	60b9      	str	r1, [r7, #8]
 8010486:	4613      	mov	r3, r2
 8010488:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801048a:	2300      	movs	r3, #0
 801048c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801048e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010492:	4618      	mov	r0, r3
 8010494:	371c      	adds	r7, #28
 8010496:	46bd      	mov	sp, r7
 8010498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049c:	4770      	bx	lr
	...

080104a0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b083      	sub	sp, #12
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	4603      	mov	r3, r0
 80104a8:	6039      	str	r1, [r7, #0]
 80104aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	2212      	movs	r2, #18
 80104b0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80104b2:	4b03      	ldr	r3, [pc, #12]	@ (80104c0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	370c      	adds	r7, #12
 80104b8:	46bd      	mov	sp, r7
 80104ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104be:	4770      	bx	lr
 80104c0:	200000d0 	.word	0x200000d0

080104c4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104c4:	b480      	push	{r7}
 80104c6:	b083      	sub	sp, #12
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	4603      	mov	r3, r0
 80104cc:	6039      	str	r1, [r7, #0]
 80104ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80104d0:	683b      	ldr	r3, [r7, #0]
 80104d2:	2204      	movs	r2, #4
 80104d4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80104d6:	4b03      	ldr	r3, [pc, #12]	@ (80104e4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80104d8:	4618      	mov	r0, r3
 80104da:	370c      	adds	r7, #12
 80104dc:	46bd      	mov	sp, r7
 80104de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e2:	4770      	bx	lr
 80104e4:	200000e4 	.word	0x200000e4

080104e8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b082      	sub	sp, #8
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	4603      	mov	r3, r0
 80104f0:	6039      	str	r1, [r7, #0]
 80104f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80104f4:	79fb      	ldrb	r3, [r7, #7]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d105      	bne.n	8010506 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80104fa:	683a      	ldr	r2, [r7, #0]
 80104fc:	4907      	ldr	r1, [pc, #28]	@ (801051c <USBD_FS_ProductStrDescriptor+0x34>)
 80104fe:	4808      	ldr	r0, [pc, #32]	@ (8010520 <USBD_FS_ProductStrDescriptor+0x38>)
 8010500:	f7ff fd80 	bl	8010004 <USBD_GetString>
 8010504:	e004      	b.n	8010510 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010506:	683a      	ldr	r2, [r7, #0]
 8010508:	4904      	ldr	r1, [pc, #16]	@ (801051c <USBD_FS_ProductStrDescriptor+0x34>)
 801050a:	4805      	ldr	r0, [pc, #20]	@ (8010520 <USBD_FS_ProductStrDescriptor+0x38>)
 801050c:	f7ff fd7a 	bl	8010004 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010510:	4b02      	ldr	r3, [pc, #8]	@ (801051c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010512:	4618      	mov	r0, r3
 8010514:	3708      	adds	r7, #8
 8010516:	46bd      	mov	sp, r7
 8010518:	bd80      	pop	{r7, pc}
 801051a:	bf00      	nop
 801051c:	200023ac 	.word	0x200023ac
 8010520:	08013bb0 	.word	0x08013bb0

08010524 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	4603      	mov	r3, r0
 801052c:	6039      	str	r1, [r7, #0]
 801052e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010530:	683a      	ldr	r2, [r7, #0]
 8010532:	4904      	ldr	r1, [pc, #16]	@ (8010544 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010534:	4804      	ldr	r0, [pc, #16]	@ (8010548 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010536:	f7ff fd65 	bl	8010004 <USBD_GetString>
  return USBD_StrDesc;
 801053a:	4b02      	ldr	r3, [pc, #8]	@ (8010544 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801053c:	4618      	mov	r0, r3
 801053e:	3708      	adds	r7, #8
 8010540:	46bd      	mov	sp, r7
 8010542:	bd80      	pop	{r7, pc}
 8010544:	200023ac 	.word	0x200023ac
 8010548:	08013bc8 	.word	0x08013bc8

0801054c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b082      	sub	sp, #8
 8010550:	af00      	add	r7, sp, #0
 8010552:	4603      	mov	r3, r0
 8010554:	6039      	str	r1, [r7, #0]
 8010556:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010558:	683b      	ldr	r3, [r7, #0]
 801055a:	221a      	movs	r2, #26
 801055c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801055e:	f000 f843 	bl	80105e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010562:	4b02      	ldr	r3, [pc, #8]	@ (801056c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010564:	4618      	mov	r0, r3
 8010566:	3708      	adds	r7, #8
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}
 801056c:	200000e8 	.word	0x200000e8

08010570 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010570:	b580      	push	{r7, lr}
 8010572:	b082      	sub	sp, #8
 8010574:	af00      	add	r7, sp, #0
 8010576:	4603      	mov	r3, r0
 8010578:	6039      	str	r1, [r7, #0]
 801057a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801057c:	79fb      	ldrb	r3, [r7, #7]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d105      	bne.n	801058e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010582:	683a      	ldr	r2, [r7, #0]
 8010584:	4907      	ldr	r1, [pc, #28]	@ (80105a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010586:	4808      	ldr	r0, [pc, #32]	@ (80105a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010588:	f7ff fd3c 	bl	8010004 <USBD_GetString>
 801058c:	e004      	b.n	8010598 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801058e:	683a      	ldr	r2, [r7, #0]
 8010590:	4904      	ldr	r1, [pc, #16]	@ (80105a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010592:	4805      	ldr	r0, [pc, #20]	@ (80105a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010594:	f7ff fd36 	bl	8010004 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010598:	4b02      	ldr	r3, [pc, #8]	@ (80105a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801059a:	4618      	mov	r0, r3
 801059c:	3708      	adds	r7, #8
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}
 80105a2:	bf00      	nop
 80105a4:	200023ac 	.word	0x200023ac
 80105a8:	08013bdc 	.word	0x08013bdc

080105ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b082      	sub	sp, #8
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	4603      	mov	r3, r0
 80105b4:	6039      	str	r1, [r7, #0]
 80105b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80105b8:	79fb      	ldrb	r3, [r7, #7]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d105      	bne.n	80105ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105be:	683a      	ldr	r2, [r7, #0]
 80105c0:	4907      	ldr	r1, [pc, #28]	@ (80105e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105c2:	4808      	ldr	r0, [pc, #32]	@ (80105e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105c4:	f7ff fd1e 	bl	8010004 <USBD_GetString>
 80105c8:	e004      	b.n	80105d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105ca:	683a      	ldr	r2, [r7, #0]
 80105cc:	4904      	ldr	r1, [pc, #16]	@ (80105e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105ce:	4805      	ldr	r0, [pc, #20]	@ (80105e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105d0:	f7ff fd18 	bl	8010004 <USBD_GetString>
  }
  return USBD_StrDesc;
 80105d4:	4b02      	ldr	r3, [pc, #8]	@ (80105e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3708      	adds	r7, #8
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}
 80105de:	bf00      	nop
 80105e0:	200023ac 	.word	0x200023ac
 80105e4:	08013be8 	.word	0x08013be8

080105e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b084      	sub	sp, #16
 80105ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80105ee:	4b0f      	ldr	r3, [pc, #60]	@ (801062c <Get_SerialNum+0x44>)
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80105f4:	4b0e      	ldr	r3, [pc, #56]	@ (8010630 <Get_SerialNum+0x48>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80105fa:	4b0e      	ldr	r3, [pc, #56]	@ (8010634 <Get_SerialNum+0x4c>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010600:	68fa      	ldr	r2, [r7, #12]
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	4413      	add	r3, r2
 8010606:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d009      	beq.n	8010622 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801060e:	2208      	movs	r2, #8
 8010610:	4909      	ldr	r1, [pc, #36]	@ (8010638 <Get_SerialNum+0x50>)
 8010612:	68f8      	ldr	r0, [r7, #12]
 8010614:	f000 f814 	bl	8010640 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010618:	2204      	movs	r2, #4
 801061a:	4908      	ldr	r1, [pc, #32]	@ (801063c <Get_SerialNum+0x54>)
 801061c:	68b8      	ldr	r0, [r7, #8]
 801061e:	f000 f80f 	bl	8010640 <IntToUnicode>
  }
}
 8010622:	bf00      	nop
 8010624:	3710      	adds	r7, #16
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}
 801062a:	bf00      	nop
 801062c:	1fff7a10 	.word	0x1fff7a10
 8010630:	1fff7a14 	.word	0x1fff7a14
 8010634:	1fff7a18 	.word	0x1fff7a18
 8010638:	200000ea 	.word	0x200000ea
 801063c:	200000fa 	.word	0x200000fa

08010640 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010640:	b480      	push	{r7}
 8010642:	b087      	sub	sp, #28
 8010644:	af00      	add	r7, sp, #0
 8010646:	60f8      	str	r0, [r7, #12]
 8010648:	60b9      	str	r1, [r7, #8]
 801064a:	4613      	mov	r3, r2
 801064c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801064e:	2300      	movs	r3, #0
 8010650:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010652:	2300      	movs	r3, #0
 8010654:	75fb      	strb	r3, [r7, #23]
 8010656:	e027      	b.n	80106a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	0f1b      	lsrs	r3, r3, #28
 801065c:	2b09      	cmp	r3, #9
 801065e:	d80b      	bhi.n	8010678 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	0f1b      	lsrs	r3, r3, #28
 8010664:	b2da      	uxtb	r2, r3
 8010666:	7dfb      	ldrb	r3, [r7, #23]
 8010668:	005b      	lsls	r3, r3, #1
 801066a:	4619      	mov	r1, r3
 801066c:	68bb      	ldr	r3, [r7, #8]
 801066e:	440b      	add	r3, r1
 8010670:	3230      	adds	r2, #48	@ 0x30
 8010672:	b2d2      	uxtb	r2, r2
 8010674:	701a      	strb	r2, [r3, #0]
 8010676:	e00a      	b.n	801068e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	0f1b      	lsrs	r3, r3, #28
 801067c:	b2da      	uxtb	r2, r3
 801067e:	7dfb      	ldrb	r3, [r7, #23]
 8010680:	005b      	lsls	r3, r3, #1
 8010682:	4619      	mov	r1, r3
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	440b      	add	r3, r1
 8010688:	3237      	adds	r2, #55	@ 0x37
 801068a:	b2d2      	uxtb	r2, r2
 801068c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	011b      	lsls	r3, r3, #4
 8010692:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010694:	7dfb      	ldrb	r3, [r7, #23]
 8010696:	005b      	lsls	r3, r3, #1
 8010698:	3301      	adds	r3, #1
 801069a:	68ba      	ldr	r2, [r7, #8]
 801069c:	4413      	add	r3, r2
 801069e:	2200      	movs	r2, #0
 80106a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80106a2:	7dfb      	ldrb	r3, [r7, #23]
 80106a4:	3301      	adds	r3, #1
 80106a6:	75fb      	strb	r3, [r7, #23]
 80106a8:	7dfa      	ldrb	r2, [r7, #23]
 80106aa:	79fb      	ldrb	r3, [r7, #7]
 80106ac:	429a      	cmp	r2, r3
 80106ae:	d3d3      	bcc.n	8010658 <IntToUnicode+0x18>
  }
}
 80106b0:	bf00      	nop
 80106b2:	bf00      	nop
 80106b4:	371c      	adds	r7, #28
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr
	...

080106c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b08a      	sub	sp, #40	@ 0x28
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106c8:	f107 0314 	add.w	r3, r7, #20
 80106cc:	2200      	movs	r2, #0
 80106ce:	601a      	str	r2, [r3, #0]
 80106d0:	605a      	str	r2, [r3, #4]
 80106d2:	609a      	str	r2, [r3, #8]
 80106d4:	60da      	str	r2, [r3, #12]
 80106d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80106e0:	d13a      	bne.n	8010758 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80106e2:	2300      	movs	r3, #0
 80106e4:	613b      	str	r3, [r7, #16]
 80106e6:	4b1e      	ldr	r3, [pc, #120]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 80106e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80106ea:	4a1d      	ldr	r2, [pc, #116]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 80106ec:	f043 0301 	orr.w	r3, r3, #1
 80106f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80106f2:	4b1b      	ldr	r3, [pc, #108]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 80106f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80106f6:	f003 0301 	and.w	r3, r3, #1
 80106fa:	613b      	str	r3, [r7, #16]
 80106fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80106fe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010702:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010704:	2302      	movs	r3, #2
 8010706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010708:	2300      	movs	r3, #0
 801070a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801070c:	2303      	movs	r3, #3
 801070e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010710:	230a      	movs	r3, #10
 8010712:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010714:	f107 0314 	add.w	r3, r7, #20
 8010718:	4619      	mov	r1, r3
 801071a:	4812      	ldr	r0, [pc, #72]	@ (8010764 <HAL_PCD_MspInit+0xa4>)
 801071c:	f7f6 fe8e 	bl	800743c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010720:	4b0f      	ldr	r3, [pc, #60]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 8010722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010724:	4a0e      	ldr	r2, [pc, #56]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 8010726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801072a:	6353      	str	r3, [r2, #52]	@ 0x34
 801072c:	2300      	movs	r3, #0
 801072e:	60fb      	str	r3, [r7, #12]
 8010730:	4b0b      	ldr	r3, [pc, #44]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 8010732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010734:	4a0a      	ldr	r2, [pc, #40]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 8010736:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801073a:	6453      	str	r3, [r2, #68]	@ 0x44
 801073c:	4b08      	ldr	r3, [pc, #32]	@ (8010760 <HAL_PCD_MspInit+0xa0>)
 801073e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010744:	60fb      	str	r3, [r7, #12]
 8010746:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010748:	2200      	movs	r2, #0
 801074a:	2100      	movs	r1, #0
 801074c:	2043      	movs	r0, #67	@ 0x43
 801074e:	f7f6 fa3c 	bl	8006bca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010752:	2043      	movs	r0, #67	@ 0x43
 8010754:	f7f6 fa55 	bl	8006c02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010758:	bf00      	nop
 801075a:	3728      	adds	r7, #40	@ 0x28
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}
 8010760:	40023800 	.word	0x40023800
 8010764:	40020000 	.word	0x40020000

08010768 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b082      	sub	sp, #8
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801077c:	4619      	mov	r1, r3
 801077e:	4610      	mov	r0, r2
 8010780:	f7fe fac7 	bl	800ed12 <USBD_LL_SetupStage>
}
 8010784:	bf00      	nop
 8010786:	3708      	adds	r7, #8
 8010788:	46bd      	mov	sp, r7
 801078a:	bd80      	pop	{r7, pc}

0801078c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801078c:	b580      	push	{r7, lr}
 801078e:	b082      	sub	sp, #8
 8010790:	af00      	add	r7, sp, #0
 8010792:	6078      	str	r0, [r7, #4]
 8010794:	460b      	mov	r3, r1
 8010796:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801079e:	78fa      	ldrb	r2, [r7, #3]
 80107a0:	6879      	ldr	r1, [r7, #4]
 80107a2:	4613      	mov	r3, r2
 80107a4:	00db      	lsls	r3, r3, #3
 80107a6:	4413      	add	r3, r2
 80107a8:	009b      	lsls	r3, r3, #2
 80107aa:	440b      	add	r3, r1
 80107ac:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80107b0:	681a      	ldr	r2, [r3, #0]
 80107b2:	78fb      	ldrb	r3, [r7, #3]
 80107b4:	4619      	mov	r1, r3
 80107b6:	f7fe fb01 	bl	800edbc <USBD_LL_DataOutStage>
}
 80107ba:	bf00      	nop
 80107bc:	3708      	adds	r7, #8
 80107be:	46bd      	mov	sp, r7
 80107c0:	bd80      	pop	{r7, pc}

080107c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107c2:	b580      	push	{r7, lr}
 80107c4:	b082      	sub	sp, #8
 80107c6:	af00      	add	r7, sp, #0
 80107c8:	6078      	str	r0, [r7, #4]
 80107ca:	460b      	mov	r3, r1
 80107cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80107d4:	78fa      	ldrb	r2, [r7, #3]
 80107d6:	6879      	ldr	r1, [r7, #4]
 80107d8:	4613      	mov	r3, r2
 80107da:	00db      	lsls	r3, r3, #3
 80107dc:	4413      	add	r3, r2
 80107de:	009b      	lsls	r3, r3, #2
 80107e0:	440b      	add	r3, r1
 80107e2:	3320      	adds	r3, #32
 80107e4:	681a      	ldr	r2, [r3, #0]
 80107e6:	78fb      	ldrb	r3, [r7, #3]
 80107e8:	4619      	mov	r1, r3
 80107ea:	f7fe fba3 	bl	800ef34 <USBD_LL_DataInStage>
}
 80107ee:	bf00      	nop
 80107f0:	3708      	adds	r7, #8
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}

080107f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107f6:	b580      	push	{r7, lr}
 80107f8:	b082      	sub	sp, #8
 80107fa:	af00      	add	r7, sp, #0
 80107fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010804:	4618      	mov	r0, r3
 8010806:	f7fe fce7 	bl	800f1d8 <USBD_LL_SOF>
}
 801080a:	bf00      	nop
 801080c:	3708      	adds	r7, #8
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}

08010812 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010812:	b580      	push	{r7, lr}
 8010814:	b084      	sub	sp, #16
 8010816:	af00      	add	r7, sp, #0
 8010818:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801081a:	2301      	movs	r3, #1
 801081c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	79db      	ldrb	r3, [r3, #7]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d102      	bne.n	801082c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010826:	2300      	movs	r3, #0
 8010828:	73fb      	strb	r3, [r7, #15]
 801082a:	e008      	b.n	801083e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	79db      	ldrb	r3, [r3, #7]
 8010830:	2b02      	cmp	r3, #2
 8010832:	d102      	bne.n	801083a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010834:	2301      	movs	r3, #1
 8010836:	73fb      	strb	r3, [r7, #15]
 8010838:	e001      	b.n	801083e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801083a:	f7f3 fd1f 	bl	800427c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010844:	7bfa      	ldrb	r2, [r7, #15]
 8010846:	4611      	mov	r1, r2
 8010848:	4618      	mov	r0, r3
 801084a:	f7fe fc81 	bl	800f150 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010854:	4618      	mov	r0, r3
 8010856:	f7fe fc28 	bl	800f0aa <USBD_LL_Reset>
}
 801085a:	bf00      	nop
 801085c:	3710      	adds	r7, #16
 801085e:	46bd      	mov	sp, r7
 8010860:	bd80      	pop	{r7, pc}
	...

08010864 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b082      	sub	sp, #8
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010872:	4618      	mov	r0, r3
 8010874:	f7fe fc7c 	bl	800f170 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	687a      	ldr	r2, [r7, #4]
 8010884:	6812      	ldr	r2, [r2, #0]
 8010886:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801088a:	f043 0301 	orr.w	r3, r3, #1
 801088e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	7adb      	ldrb	r3, [r3, #11]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d005      	beq.n	80108a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010898:	4b04      	ldr	r3, [pc, #16]	@ (80108ac <HAL_PCD_SuspendCallback+0x48>)
 801089a:	691b      	ldr	r3, [r3, #16]
 801089c:	4a03      	ldr	r2, [pc, #12]	@ (80108ac <HAL_PCD_SuspendCallback+0x48>)
 801089e:	f043 0306 	orr.w	r3, r3, #6
 80108a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80108a4:	bf00      	nop
 80108a6:	3708      	adds	r7, #8
 80108a8:	46bd      	mov	sp, r7
 80108aa:	bd80      	pop	{r7, pc}
 80108ac:	e000ed00 	.word	0xe000ed00

080108b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108be:	4618      	mov	r0, r3
 80108c0:	f7fe fc72 	bl	800f1a8 <USBD_LL_Resume>
}
 80108c4:	bf00      	nop
 80108c6:	3708      	adds	r7, #8
 80108c8:	46bd      	mov	sp, r7
 80108ca:	bd80      	pop	{r7, pc}

080108cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b082      	sub	sp, #8
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	460b      	mov	r3, r1
 80108d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108de:	78fa      	ldrb	r2, [r7, #3]
 80108e0:	4611      	mov	r1, r2
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7fe fcca 	bl	800f27c <USBD_LL_IsoOUTIncomplete>
}
 80108e8:	bf00      	nop
 80108ea:	3708      	adds	r7, #8
 80108ec:	46bd      	mov	sp, r7
 80108ee:	bd80      	pop	{r7, pc}

080108f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b082      	sub	sp, #8
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	6078      	str	r0, [r7, #4]
 80108f8:	460b      	mov	r3, r1
 80108fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010902:	78fa      	ldrb	r2, [r7, #3]
 8010904:	4611      	mov	r1, r2
 8010906:	4618      	mov	r0, r3
 8010908:	f7fe fc86 	bl	800f218 <USBD_LL_IsoINIncomplete>
}
 801090c:	bf00      	nop
 801090e:	3708      	adds	r7, #8
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}

08010914 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b082      	sub	sp, #8
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010922:	4618      	mov	r0, r3
 8010924:	f7fe fcdc 	bl	800f2e0 <USBD_LL_DevConnected>
}
 8010928:	bf00      	nop
 801092a:	3708      	adds	r7, #8
 801092c:	46bd      	mov	sp, r7
 801092e:	bd80      	pop	{r7, pc}

08010930 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b082      	sub	sp, #8
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801093e:	4618      	mov	r0, r3
 8010940:	f7fe fcd9 	bl	800f2f6 <USBD_LL_DevDisconnected>
}
 8010944:	bf00      	nop
 8010946:	3708      	adds	r7, #8
 8010948:	46bd      	mov	sp, r7
 801094a:	bd80      	pop	{r7, pc}

0801094c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801094c:	b580      	push	{r7, lr}
 801094e:	b082      	sub	sp, #8
 8010950:	af00      	add	r7, sp, #0
 8010952:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	781b      	ldrb	r3, [r3, #0]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d13c      	bne.n	80109d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801095c:	4a20      	ldr	r2, [pc, #128]	@ (80109e0 <USBD_LL_Init+0x94>)
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	4a1e      	ldr	r2, [pc, #120]	@ (80109e0 <USBD_LL_Init+0x94>)
 8010968:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801096c:	4b1c      	ldr	r3, [pc, #112]	@ (80109e0 <USBD_LL_Init+0x94>)
 801096e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8010972:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010974:	4b1a      	ldr	r3, [pc, #104]	@ (80109e0 <USBD_LL_Init+0x94>)
 8010976:	2204      	movs	r2, #4
 8010978:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801097a:	4b19      	ldr	r3, [pc, #100]	@ (80109e0 <USBD_LL_Init+0x94>)
 801097c:	2202      	movs	r2, #2
 801097e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010980:	4b17      	ldr	r3, [pc, #92]	@ (80109e0 <USBD_LL_Init+0x94>)
 8010982:	2200      	movs	r2, #0
 8010984:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010986:	4b16      	ldr	r3, [pc, #88]	@ (80109e0 <USBD_LL_Init+0x94>)
 8010988:	2202      	movs	r2, #2
 801098a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801098c:	4b14      	ldr	r3, [pc, #80]	@ (80109e0 <USBD_LL_Init+0x94>)
 801098e:	2200      	movs	r2, #0
 8010990:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010992:	4b13      	ldr	r3, [pc, #76]	@ (80109e0 <USBD_LL_Init+0x94>)
 8010994:	2200      	movs	r2, #0
 8010996:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010998:	4b11      	ldr	r3, [pc, #68]	@ (80109e0 <USBD_LL_Init+0x94>)
 801099a:	2200      	movs	r2, #0
 801099c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801099e:	4b10      	ldr	r3, [pc, #64]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109a0:	2200      	movs	r2, #0
 80109a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80109a4:	4b0e      	ldr	r3, [pc, #56]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109a6:	2200      	movs	r2, #0
 80109a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80109aa:	480d      	ldr	r0, [pc, #52]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109ac:	f7f6 fefb 	bl	80077a6 <HAL_PCD_Init>
 80109b0:	4603      	mov	r3, r0
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d001      	beq.n	80109ba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80109b6:	f7f3 fc61 	bl	800427c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80109ba:	2180      	movs	r1, #128	@ 0x80
 80109bc:	4808      	ldr	r0, [pc, #32]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109be:	f7f8 f928 	bl	8008c12 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80109c2:	2240      	movs	r2, #64	@ 0x40
 80109c4:	2100      	movs	r1, #0
 80109c6:	4806      	ldr	r0, [pc, #24]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109c8:	f7f8 f8dc 	bl	8008b84 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80109cc:	2280      	movs	r2, #128	@ 0x80
 80109ce:	2101      	movs	r1, #1
 80109d0:	4803      	ldr	r0, [pc, #12]	@ (80109e0 <USBD_LL_Init+0x94>)
 80109d2:	f7f8 f8d7 	bl	8008b84 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80109d6:	2300      	movs	r3, #0
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3708      	adds	r7, #8
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}
 80109e0:	200025ac 	.word	0x200025ac

080109e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b084      	sub	sp, #16
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80109ec:	2300      	movs	r3, #0
 80109ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80109f0:	2300      	movs	r3, #0
 80109f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80109fa:	4618      	mov	r0, r3
 80109fc:	f7f6 ffe2 	bl	80079c4 <HAL_PCD_Start>
 8010a00:	4603      	mov	r3, r0
 8010a02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a04:	7bfb      	ldrb	r3, [r7, #15]
 8010a06:	4618      	mov	r0, r3
 8010a08:	f000 f942 	bl	8010c90 <USBD_Get_USB_Status>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a10:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3710      	adds	r7, #16
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}

08010a1a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010a1a:	b580      	push	{r7, lr}
 8010a1c:	b084      	sub	sp, #16
 8010a1e:	af00      	add	r7, sp, #0
 8010a20:	6078      	str	r0, [r7, #4]
 8010a22:	4608      	mov	r0, r1
 8010a24:	4611      	mov	r1, r2
 8010a26:	461a      	mov	r2, r3
 8010a28:	4603      	mov	r3, r0
 8010a2a:	70fb      	strb	r3, [r7, #3]
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	70bb      	strb	r3, [r7, #2]
 8010a30:	4613      	mov	r3, r2
 8010a32:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a34:	2300      	movs	r3, #0
 8010a36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010a42:	78bb      	ldrb	r3, [r7, #2]
 8010a44:	883a      	ldrh	r2, [r7, #0]
 8010a46:	78f9      	ldrb	r1, [r7, #3]
 8010a48:	f7f7 fcb6 	bl	80083b8 <HAL_PCD_EP_Open>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a50:	7bfb      	ldrb	r3, [r7, #15]
 8010a52:	4618      	mov	r0, r3
 8010a54:	f000 f91c 	bl	8010c90 <USBD_Get_USB_Status>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	3710      	adds	r7, #16
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bd80      	pop	{r7, pc}

08010a66 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a66:	b580      	push	{r7, lr}
 8010a68:	b084      	sub	sp, #16
 8010a6a:	af00      	add	r7, sp, #0
 8010a6c:	6078      	str	r0, [r7, #4]
 8010a6e:	460b      	mov	r3, r1
 8010a70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a72:	2300      	movs	r3, #0
 8010a74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a76:	2300      	movs	r3, #0
 8010a78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a80:	78fa      	ldrb	r2, [r7, #3]
 8010a82:	4611      	mov	r1, r2
 8010a84:	4618      	mov	r0, r3
 8010a86:	f7f7 fd01 	bl	800848c <HAL_PCD_EP_Close>
 8010a8a:	4603      	mov	r3, r0
 8010a8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a8e:	7bfb      	ldrb	r3, [r7, #15]
 8010a90:	4618      	mov	r0, r3
 8010a92:	f000 f8fd 	bl	8010c90 <USBD_Get_USB_Status>
 8010a96:	4603      	mov	r3, r0
 8010a98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	3710      	adds	r7, #16
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	bd80      	pop	{r7, pc}

08010aa4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b084      	sub	sp, #16
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
 8010aac:	460b      	mov	r3, r1
 8010aae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010abe:	78fa      	ldrb	r2, [r7, #3]
 8010ac0:	4611      	mov	r1, r2
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f7f7 fdb9 	bl	800863a <HAL_PCD_EP_SetStall>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010acc:	7bfb      	ldrb	r3, [r7, #15]
 8010ace:	4618      	mov	r0, r3
 8010ad0:	f000 f8de 	bl	8010c90 <USBD_Get_USB_Status>
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ad8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3710      	adds	r7, #16
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}

08010ae2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ae2:	b580      	push	{r7, lr}
 8010ae4:	b084      	sub	sp, #16
 8010ae6:	af00      	add	r7, sp, #0
 8010ae8:	6078      	str	r0, [r7, #4]
 8010aea:	460b      	mov	r3, r1
 8010aec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010aee:	2300      	movs	r3, #0
 8010af0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010af2:	2300      	movs	r3, #0
 8010af4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010afc:	78fa      	ldrb	r2, [r7, #3]
 8010afe:	4611      	mov	r1, r2
 8010b00:	4618      	mov	r0, r3
 8010b02:	f7f7 fdfd 	bl	8008700 <HAL_PCD_EP_ClrStall>
 8010b06:	4603      	mov	r3, r0
 8010b08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b0a:	7bfb      	ldrb	r3, [r7, #15]
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	f000 f8bf 	bl	8010c90 <USBD_Get_USB_Status>
 8010b12:	4603      	mov	r3, r0
 8010b14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b16:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b18:	4618      	mov	r0, r3
 8010b1a:	3710      	adds	r7, #16
 8010b1c:	46bd      	mov	sp, r7
 8010b1e:	bd80      	pop	{r7, pc}

08010b20 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b20:	b480      	push	{r7}
 8010b22:	b085      	sub	sp, #20
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	460b      	mov	r3, r1
 8010b2a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b32:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010b34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	da0b      	bge.n	8010b54 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010b3c:	78fb      	ldrb	r3, [r7, #3]
 8010b3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b42:	68f9      	ldr	r1, [r7, #12]
 8010b44:	4613      	mov	r3, r2
 8010b46:	00db      	lsls	r3, r3, #3
 8010b48:	4413      	add	r3, r2
 8010b4a:	009b      	lsls	r3, r3, #2
 8010b4c:	440b      	add	r3, r1
 8010b4e:	3316      	adds	r3, #22
 8010b50:	781b      	ldrb	r3, [r3, #0]
 8010b52:	e00b      	b.n	8010b6c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010b54:	78fb      	ldrb	r3, [r7, #3]
 8010b56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b5a:	68f9      	ldr	r1, [r7, #12]
 8010b5c:	4613      	mov	r3, r2
 8010b5e:	00db      	lsls	r3, r3, #3
 8010b60:	4413      	add	r3, r2
 8010b62:	009b      	lsls	r3, r3, #2
 8010b64:	440b      	add	r3, r1
 8010b66:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010b6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3714      	adds	r7, #20
 8010b70:	46bd      	mov	sp, r7
 8010b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b76:	4770      	bx	lr

08010b78 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b084      	sub	sp, #16
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
 8010b80:	460b      	mov	r3, r1
 8010b82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b84:	2300      	movs	r3, #0
 8010b86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b88:	2300      	movs	r3, #0
 8010b8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b92:	78fa      	ldrb	r2, [r7, #3]
 8010b94:	4611      	mov	r1, r2
 8010b96:	4618      	mov	r0, r3
 8010b98:	f7f7 fbea 	bl	8008370 <HAL_PCD_SetAddress>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ba0:	7bfb      	ldrb	r3, [r7, #15]
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	f000 f874 	bl	8010c90 <USBD_Get_USB_Status>
 8010ba8:	4603      	mov	r3, r0
 8010baa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010bac:	7bbb      	ldrb	r3, [r7, #14]
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3710      	adds	r7, #16
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b086      	sub	sp, #24
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	60f8      	str	r0, [r7, #12]
 8010bbe:	607a      	str	r2, [r7, #4]
 8010bc0:	603b      	str	r3, [r7, #0]
 8010bc2:	460b      	mov	r3, r1
 8010bc4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010bd4:	7af9      	ldrb	r1, [r7, #11]
 8010bd6:	683b      	ldr	r3, [r7, #0]
 8010bd8:	687a      	ldr	r2, [r7, #4]
 8010bda:	f7f7 fcf4 	bl	80085c6 <HAL_PCD_EP_Transmit>
 8010bde:	4603      	mov	r3, r0
 8010be0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010be2:	7dfb      	ldrb	r3, [r7, #23]
 8010be4:	4618      	mov	r0, r3
 8010be6:	f000 f853 	bl	8010c90 <USBD_Get_USB_Status>
 8010bea:	4603      	mov	r3, r0
 8010bec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010bee:	7dbb      	ldrb	r3, [r7, #22]
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3718      	adds	r7, #24
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}

08010bf8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b086      	sub	sp, #24
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	60f8      	str	r0, [r7, #12]
 8010c00:	607a      	str	r2, [r7, #4]
 8010c02:	603b      	str	r3, [r7, #0]
 8010c04:	460b      	mov	r3, r1
 8010c06:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010c16:	7af9      	ldrb	r1, [r7, #11]
 8010c18:	683b      	ldr	r3, [r7, #0]
 8010c1a:	687a      	ldr	r2, [r7, #4]
 8010c1c:	f7f7 fc80 	bl	8008520 <HAL_PCD_EP_Receive>
 8010c20:	4603      	mov	r3, r0
 8010c22:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c24:	7dfb      	ldrb	r3, [r7, #23]
 8010c26:	4618      	mov	r0, r3
 8010c28:	f000 f832 	bl	8010c90 <USBD_Get_USB_Status>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c30:	7dbb      	ldrb	r3, [r7, #22]
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3718      	adds	r7, #24
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}

08010c3a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c3a:	b580      	push	{r7, lr}
 8010c3c:	b082      	sub	sp, #8
 8010c3e:	af00      	add	r7, sp, #0
 8010c40:	6078      	str	r0, [r7, #4]
 8010c42:	460b      	mov	r3, r1
 8010c44:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010c4c:	78fa      	ldrb	r2, [r7, #3]
 8010c4e:	4611      	mov	r1, r2
 8010c50:	4618      	mov	r0, r3
 8010c52:	f7f7 fca0 	bl	8008596 <HAL_PCD_EP_GetRxCount>
 8010c56:	4603      	mov	r3, r0
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3708      	adds	r7, #8
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}

08010c60 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b083      	sub	sp, #12
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010c68:	4b03      	ldr	r3, [pc, #12]	@ (8010c78 <USBD_static_malloc+0x18>)
}
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	370c      	adds	r7, #12
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c74:	4770      	bx	lr
 8010c76:	bf00      	nop
 8010c78:	20002a90 	.word	0x20002a90

08010c7c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	b083      	sub	sp, #12
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]

}
 8010c84:	bf00      	nop
 8010c86:	370c      	adds	r7, #12
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8e:	4770      	bx	lr

08010c90 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b085      	sub	sp, #20
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	4603      	mov	r3, r0
 8010c98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010c9e:	79fb      	ldrb	r3, [r7, #7]
 8010ca0:	2b03      	cmp	r3, #3
 8010ca2:	d817      	bhi.n	8010cd4 <USBD_Get_USB_Status+0x44>
 8010ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8010cac <USBD_Get_USB_Status+0x1c>)
 8010ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010caa:	bf00      	nop
 8010cac:	08010cbd 	.word	0x08010cbd
 8010cb0:	08010cc3 	.word	0x08010cc3
 8010cb4:	08010cc9 	.word	0x08010cc9
 8010cb8:	08010ccf 	.word	0x08010ccf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	73fb      	strb	r3, [r7, #15]
    break;
 8010cc0:	e00b      	b.n	8010cda <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010cc2:	2303      	movs	r3, #3
 8010cc4:	73fb      	strb	r3, [r7, #15]
    break;
 8010cc6:	e008      	b.n	8010cda <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010cc8:	2301      	movs	r3, #1
 8010cca:	73fb      	strb	r3, [r7, #15]
    break;
 8010ccc:	e005      	b.n	8010cda <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010cce:	2303      	movs	r3, #3
 8010cd0:	73fb      	strb	r3, [r7, #15]
    break;
 8010cd2:	e002      	b.n	8010cda <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010cd4:	2303      	movs	r3, #3
 8010cd6:	73fb      	strb	r3, [r7, #15]
    break;
 8010cd8:	bf00      	nop
  }
  return usb_status;
 8010cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3714      	adds	r7, #20
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce6:	4770      	bx	lr

08010ce8 <__cvt>:
 8010ce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010cec:	ec57 6b10 	vmov	r6, r7, d0
 8010cf0:	2f00      	cmp	r7, #0
 8010cf2:	460c      	mov	r4, r1
 8010cf4:	4619      	mov	r1, r3
 8010cf6:	463b      	mov	r3, r7
 8010cf8:	bfbb      	ittet	lt
 8010cfa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010cfe:	461f      	movlt	r7, r3
 8010d00:	2300      	movge	r3, #0
 8010d02:	232d      	movlt	r3, #45	@ 0x2d
 8010d04:	700b      	strb	r3, [r1, #0]
 8010d06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010d0c:	4691      	mov	r9, r2
 8010d0e:	f023 0820 	bic.w	r8, r3, #32
 8010d12:	bfbc      	itt	lt
 8010d14:	4632      	movlt	r2, r6
 8010d16:	4616      	movlt	r6, r2
 8010d18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010d1c:	d005      	beq.n	8010d2a <__cvt+0x42>
 8010d1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010d22:	d100      	bne.n	8010d26 <__cvt+0x3e>
 8010d24:	3401      	adds	r4, #1
 8010d26:	2102      	movs	r1, #2
 8010d28:	e000      	b.n	8010d2c <__cvt+0x44>
 8010d2a:	2103      	movs	r1, #3
 8010d2c:	ab03      	add	r3, sp, #12
 8010d2e:	9301      	str	r3, [sp, #4]
 8010d30:	ab02      	add	r3, sp, #8
 8010d32:	9300      	str	r3, [sp, #0]
 8010d34:	ec47 6b10 	vmov	d0, r6, r7
 8010d38:	4653      	mov	r3, sl
 8010d3a:	4622      	mov	r2, r4
 8010d3c:	f000 fe48 	bl	80119d0 <_dtoa_r>
 8010d40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010d44:	4605      	mov	r5, r0
 8010d46:	d119      	bne.n	8010d7c <__cvt+0x94>
 8010d48:	f019 0f01 	tst.w	r9, #1
 8010d4c:	d00e      	beq.n	8010d6c <__cvt+0x84>
 8010d4e:	eb00 0904 	add.w	r9, r0, r4
 8010d52:	2200      	movs	r2, #0
 8010d54:	2300      	movs	r3, #0
 8010d56:	4630      	mov	r0, r6
 8010d58:	4639      	mov	r1, r7
 8010d5a:	f7ef fec5 	bl	8000ae8 <__aeabi_dcmpeq>
 8010d5e:	b108      	cbz	r0, 8010d64 <__cvt+0x7c>
 8010d60:	f8cd 900c 	str.w	r9, [sp, #12]
 8010d64:	2230      	movs	r2, #48	@ 0x30
 8010d66:	9b03      	ldr	r3, [sp, #12]
 8010d68:	454b      	cmp	r3, r9
 8010d6a:	d31e      	bcc.n	8010daa <__cvt+0xc2>
 8010d6c:	9b03      	ldr	r3, [sp, #12]
 8010d6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d70:	1b5b      	subs	r3, r3, r5
 8010d72:	4628      	mov	r0, r5
 8010d74:	6013      	str	r3, [r2, #0]
 8010d76:	b004      	add	sp, #16
 8010d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010d80:	eb00 0904 	add.w	r9, r0, r4
 8010d84:	d1e5      	bne.n	8010d52 <__cvt+0x6a>
 8010d86:	7803      	ldrb	r3, [r0, #0]
 8010d88:	2b30      	cmp	r3, #48	@ 0x30
 8010d8a:	d10a      	bne.n	8010da2 <__cvt+0xba>
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	2300      	movs	r3, #0
 8010d90:	4630      	mov	r0, r6
 8010d92:	4639      	mov	r1, r7
 8010d94:	f7ef fea8 	bl	8000ae8 <__aeabi_dcmpeq>
 8010d98:	b918      	cbnz	r0, 8010da2 <__cvt+0xba>
 8010d9a:	f1c4 0401 	rsb	r4, r4, #1
 8010d9e:	f8ca 4000 	str.w	r4, [sl]
 8010da2:	f8da 3000 	ldr.w	r3, [sl]
 8010da6:	4499      	add	r9, r3
 8010da8:	e7d3      	b.n	8010d52 <__cvt+0x6a>
 8010daa:	1c59      	adds	r1, r3, #1
 8010dac:	9103      	str	r1, [sp, #12]
 8010dae:	701a      	strb	r2, [r3, #0]
 8010db0:	e7d9      	b.n	8010d66 <__cvt+0x7e>

08010db2 <__exponent>:
 8010db2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010db4:	2900      	cmp	r1, #0
 8010db6:	bfba      	itte	lt
 8010db8:	4249      	neglt	r1, r1
 8010dba:	232d      	movlt	r3, #45	@ 0x2d
 8010dbc:	232b      	movge	r3, #43	@ 0x2b
 8010dbe:	2909      	cmp	r1, #9
 8010dc0:	7002      	strb	r2, [r0, #0]
 8010dc2:	7043      	strb	r3, [r0, #1]
 8010dc4:	dd29      	ble.n	8010e1a <__exponent+0x68>
 8010dc6:	f10d 0307 	add.w	r3, sp, #7
 8010dca:	461d      	mov	r5, r3
 8010dcc:	270a      	movs	r7, #10
 8010dce:	461a      	mov	r2, r3
 8010dd0:	fbb1 f6f7 	udiv	r6, r1, r7
 8010dd4:	fb07 1416 	mls	r4, r7, r6, r1
 8010dd8:	3430      	adds	r4, #48	@ 0x30
 8010dda:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010dde:	460c      	mov	r4, r1
 8010de0:	2c63      	cmp	r4, #99	@ 0x63
 8010de2:	f103 33ff 	add.w	r3, r3, #4294967295
 8010de6:	4631      	mov	r1, r6
 8010de8:	dcf1      	bgt.n	8010dce <__exponent+0x1c>
 8010dea:	3130      	adds	r1, #48	@ 0x30
 8010dec:	1e94      	subs	r4, r2, #2
 8010dee:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010df2:	1c41      	adds	r1, r0, #1
 8010df4:	4623      	mov	r3, r4
 8010df6:	42ab      	cmp	r3, r5
 8010df8:	d30a      	bcc.n	8010e10 <__exponent+0x5e>
 8010dfa:	f10d 0309 	add.w	r3, sp, #9
 8010dfe:	1a9b      	subs	r3, r3, r2
 8010e00:	42ac      	cmp	r4, r5
 8010e02:	bf88      	it	hi
 8010e04:	2300      	movhi	r3, #0
 8010e06:	3302      	adds	r3, #2
 8010e08:	4403      	add	r3, r0
 8010e0a:	1a18      	subs	r0, r3, r0
 8010e0c:	b003      	add	sp, #12
 8010e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e10:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010e14:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010e18:	e7ed      	b.n	8010df6 <__exponent+0x44>
 8010e1a:	2330      	movs	r3, #48	@ 0x30
 8010e1c:	3130      	adds	r1, #48	@ 0x30
 8010e1e:	7083      	strb	r3, [r0, #2]
 8010e20:	70c1      	strb	r1, [r0, #3]
 8010e22:	1d03      	adds	r3, r0, #4
 8010e24:	e7f1      	b.n	8010e0a <__exponent+0x58>
	...

08010e28 <_printf_float>:
 8010e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e2c:	b08d      	sub	sp, #52	@ 0x34
 8010e2e:	460c      	mov	r4, r1
 8010e30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010e34:	4616      	mov	r6, r2
 8010e36:	461f      	mov	r7, r3
 8010e38:	4605      	mov	r5, r0
 8010e3a:	f000 fcb9 	bl	80117b0 <_localeconv_r>
 8010e3e:	6803      	ldr	r3, [r0, #0]
 8010e40:	9304      	str	r3, [sp, #16]
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7ef fa24 	bl	8000290 <strlen>
 8010e48:	2300      	movs	r3, #0
 8010e4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8010e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8010e50:	9005      	str	r0, [sp, #20]
 8010e52:	3307      	adds	r3, #7
 8010e54:	f023 0307 	bic.w	r3, r3, #7
 8010e58:	f103 0208 	add.w	r2, r3, #8
 8010e5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010e60:	f8d4 b000 	ldr.w	fp, [r4]
 8010e64:	f8c8 2000 	str.w	r2, [r8]
 8010e68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010e70:	9307      	str	r3, [sp, #28]
 8010e72:	f8cd 8018 	str.w	r8, [sp, #24]
 8010e76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010e7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e7e:	4b9c      	ldr	r3, [pc, #624]	@ (80110f0 <_printf_float+0x2c8>)
 8010e80:	f04f 32ff 	mov.w	r2, #4294967295
 8010e84:	f7ef fe62 	bl	8000b4c <__aeabi_dcmpun>
 8010e88:	bb70      	cbnz	r0, 8010ee8 <_printf_float+0xc0>
 8010e8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e8e:	4b98      	ldr	r3, [pc, #608]	@ (80110f0 <_printf_float+0x2c8>)
 8010e90:	f04f 32ff 	mov.w	r2, #4294967295
 8010e94:	f7ef fe3c 	bl	8000b10 <__aeabi_dcmple>
 8010e98:	bb30      	cbnz	r0, 8010ee8 <_printf_float+0xc0>
 8010e9a:	2200      	movs	r2, #0
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	4640      	mov	r0, r8
 8010ea0:	4649      	mov	r1, r9
 8010ea2:	f7ef fe2b 	bl	8000afc <__aeabi_dcmplt>
 8010ea6:	b110      	cbz	r0, 8010eae <_printf_float+0x86>
 8010ea8:	232d      	movs	r3, #45	@ 0x2d
 8010eaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010eae:	4a91      	ldr	r2, [pc, #580]	@ (80110f4 <_printf_float+0x2cc>)
 8010eb0:	4b91      	ldr	r3, [pc, #580]	@ (80110f8 <_printf_float+0x2d0>)
 8010eb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010eb6:	bf8c      	ite	hi
 8010eb8:	4690      	movhi	r8, r2
 8010eba:	4698      	movls	r8, r3
 8010ebc:	2303      	movs	r3, #3
 8010ebe:	6123      	str	r3, [r4, #16]
 8010ec0:	f02b 0304 	bic.w	r3, fp, #4
 8010ec4:	6023      	str	r3, [r4, #0]
 8010ec6:	f04f 0900 	mov.w	r9, #0
 8010eca:	9700      	str	r7, [sp, #0]
 8010ecc:	4633      	mov	r3, r6
 8010ece:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010ed0:	4621      	mov	r1, r4
 8010ed2:	4628      	mov	r0, r5
 8010ed4:	f000 f9d2 	bl	801127c <_printf_common>
 8010ed8:	3001      	adds	r0, #1
 8010eda:	f040 808d 	bne.w	8010ff8 <_printf_float+0x1d0>
 8010ede:	f04f 30ff 	mov.w	r0, #4294967295
 8010ee2:	b00d      	add	sp, #52	@ 0x34
 8010ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ee8:	4642      	mov	r2, r8
 8010eea:	464b      	mov	r3, r9
 8010eec:	4640      	mov	r0, r8
 8010eee:	4649      	mov	r1, r9
 8010ef0:	f7ef fe2c 	bl	8000b4c <__aeabi_dcmpun>
 8010ef4:	b140      	cbz	r0, 8010f08 <_printf_float+0xe0>
 8010ef6:	464b      	mov	r3, r9
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	bfbc      	itt	lt
 8010efc:	232d      	movlt	r3, #45	@ 0x2d
 8010efe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010f02:	4a7e      	ldr	r2, [pc, #504]	@ (80110fc <_printf_float+0x2d4>)
 8010f04:	4b7e      	ldr	r3, [pc, #504]	@ (8011100 <_printf_float+0x2d8>)
 8010f06:	e7d4      	b.n	8010eb2 <_printf_float+0x8a>
 8010f08:	6863      	ldr	r3, [r4, #4]
 8010f0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010f0e:	9206      	str	r2, [sp, #24]
 8010f10:	1c5a      	adds	r2, r3, #1
 8010f12:	d13b      	bne.n	8010f8c <_printf_float+0x164>
 8010f14:	2306      	movs	r3, #6
 8010f16:	6063      	str	r3, [r4, #4]
 8010f18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010f1c:	2300      	movs	r3, #0
 8010f1e:	6022      	str	r2, [r4, #0]
 8010f20:	9303      	str	r3, [sp, #12]
 8010f22:	ab0a      	add	r3, sp, #40	@ 0x28
 8010f24:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010f28:	ab09      	add	r3, sp, #36	@ 0x24
 8010f2a:	9300      	str	r3, [sp, #0]
 8010f2c:	6861      	ldr	r1, [r4, #4]
 8010f2e:	ec49 8b10 	vmov	d0, r8, r9
 8010f32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010f36:	4628      	mov	r0, r5
 8010f38:	f7ff fed6 	bl	8010ce8 <__cvt>
 8010f3c:	9b06      	ldr	r3, [sp, #24]
 8010f3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010f40:	2b47      	cmp	r3, #71	@ 0x47
 8010f42:	4680      	mov	r8, r0
 8010f44:	d129      	bne.n	8010f9a <_printf_float+0x172>
 8010f46:	1cc8      	adds	r0, r1, #3
 8010f48:	db02      	blt.n	8010f50 <_printf_float+0x128>
 8010f4a:	6863      	ldr	r3, [r4, #4]
 8010f4c:	4299      	cmp	r1, r3
 8010f4e:	dd41      	ble.n	8010fd4 <_printf_float+0x1ac>
 8010f50:	f1aa 0a02 	sub.w	sl, sl, #2
 8010f54:	fa5f fa8a 	uxtb.w	sl, sl
 8010f58:	3901      	subs	r1, #1
 8010f5a:	4652      	mov	r2, sl
 8010f5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010f60:	9109      	str	r1, [sp, #36]	@ 0x24
 8010f62:	f7ff ff26 	bl	8010db2 <__exponent>
 8010f66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010f68:	1813      	adds	r3, r2, r0
 8010f6a:	2a01      	cmp	r2, #1
 8010f6c:	4681      	mov	r9, r0
 8010f6e:	6123      	str	r3, [r4, #16]
 8010f70:	dc02      	bgt.n	8010f78 <_printf_float+0x150>
 8010f72:	6822      	ldr	r2, [r4, #0]
 8010f74:	07d2      	lsls	r2, r2, #31
 8010f76:	d501      	bpl.n	8010f7c <_printf_float+0x154>
 8010f78:	3301      	adds	r3, #1
 8010f7a:	6123      	str	r3, [r4, #16]
 8010f7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d0a2      	beq.n	8010eca <_printf_float+0xa2>
 8010f84:	232d      	movs	r3, #45	@ 0x2d
 8010f86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f8a:	e79e      	b.n	8010eca <_printf_float+0xa2>
 8010f8c:	9a06      	ldr	r2, [sp, #24]
 8010f8e:	2a47      	cmp	r2, #71	@ 0x47
 8010f90:	d1c2      	bne.n	8010f18 <_printf_float+0xf0>
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d1c0      	bne.n	8010f18 <_printf_float+0xf0>
 8010f96:	2301      	movs	r3, #1
 8010f98:	e7bd      	b.n	8010f16 <_printf_float+0xee>
 8010f9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010f9e:	d9db      	bls.n	8010f58 <_printf_float+0x130>
 8010fa0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010fa4:	d118      	bne.n	8010fd8 <_printf_float+0x1b0>
 8010fa6:	2900      	cmp	r1, #0
 8010fa8:	6863      	ldr	r3, [r4, #4]
 8010faa:	dd0b      	ble.n	8010fc4 <_printf_float+0x19c>
 8010fac:	6121      	str	r1, [r4, #16]
 8010fae:	b913      	cbnz	r3, 8010fb6 <_printf_float+0x18e>
 8010fb0:	6822      	ldr	r2, [r4, #0]
 8010fb2:	07d0      	lsls	r0, r2, #31
 8010fb4:	d502      	bpl.n	8010fbc <_printf_float+0x194>
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	440b      	add	r3, r1
 8010fba:	6123      	str	r3, [r4, #16]
 8010fbc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010fbe:	f04f 0900 	mov.w	r9, #0
 8010fc2:	e7db      	b.n	8010f7c <_printf_float+0x154>
 8010fc4:	b913      	cbnz	r3, 8010fcc <_printf_float+0x1a4>
 8010fc6:	6822      	ldr	r2, [r4, #0]
 8010fc8:	07d2      	lsls	r2, r2, #31
 8010fca:	d501      	bpl.n	8010fd0 <_printf_float+0x1a8>
 8010fcc:	3302      	adds	r3, #2
 8010fce:	e7f4      	b.n	8010fba <_printf_float+0x192>
 8010fd0:	2301      	movs	r3, #1
 8010fd2:	e7f2      	b.n	8010fba <_printf_float+0x192>
 8010fd4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fda:	4299      	cmp	r1, r3
 8010fdc:	db05      	blt.n	8010fea <_printf_float+0x1c2>
 8010fde:	6823      	ldr	r3, [r4, #0]
 8010fe0:	6121      	str	r1, [r4, #16]
 8010fe2:	07d8      	lsls	r0, r3, #31
 8010fe4:	d5ea      	bpl.n	8010fbc <_printf_float+0x194>
 8010fe6:	1c4b      	adds	r3, r1, #1
 8010fe8:	e7e7      	b.n	8010fba <_printf_float+0x192>
 8010fea:	2900      	cmp	r1, #0
 8010fec:	bfd4      	ite	le
 8010fee:	f1c1 0202 	rsble	r2, r1, #2
 8010ff2:	2201      	movgt	r2, #1
 8010ff4:	4413      	add	r3, r2
 8010ff6:	e7e0      	b.n	8010fba <_printf_float+0x192>
 8010ff8:	6823      	ldr	r3, [r4, #0]
 8010ffa:	055a      	lsls	r2, r3, #21
 8010ffc:	d407      	bmi.n	801100e <_printf_float+0x1e6>
 8010ffe:	6923      	ldr	r3, [r4, #16]
 8011000:	4642      	mov	r2, r8
 8011002:	4631      	mov	r1, r6
 8011004:	4628      	mov	r0, r5
 8011006:	47b8      	blx	r7
 8011008:	3001      	adds	r0, #1
 801100a:	d12b      	bne.n	8011064 <_printf_float+0x23c>
 801100c:	e767      	b.n	8010ede <_printf_float+0xb6>
 801100e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011012:	f240 80dd 	bls.w	80111d0 <_printf_float+0x3a8>
 8011016:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801101a:	2200      	movs	r2, #0
 801101c:	2300      	movs	r3, #0
 801101e:	f7ef fd63 	bl	8000ae8 <__aeabi_dcmpeq>
 8011022:	2800      	cmp	r0, #0
 8011024:	d033      	beq.n	801108e <_printf_float+0x266>
 8011026:	4a37      	ldr	r2, [pc, #220]	@ (8011104 <_printf_float+0x2dc>)
 8011028:	2301      	movs	r3, #1
 801102a:	4631      	mov	r1, r6
 801102c:	4628      	mov	r0, r5
 801102e:	47b8      	blx	r7
 8011030:	3001      	adds	r0, #1
 8011032:	f43f af54 	beq.w	8010ede <_printf_float+0xb6>
 8011036:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801103a:	4543      	cmp	r3, r8
 801103c:	db02      	blt.n	8011044 <_printf_float+0x21c>
 801103e:	6823      	ldr	r3, [r4, #0]
 8011040:	07d8      	lsls	r0, r3, #31
 8011042:	d50f      	bpl.n	8011064 <_printf_float+0x23c>
 8011044:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011048:	4631      	mov	r1, r6
 801104a:	4628      	mov	r0, r5
 801104c:	47b8      	blx	r7
 801104e:	3001      	adds	r0, #1
 8011050:	f43f af45 	beq.w	8010ede <_printf_float+0xb6>
 8011054:	f04f 0900 	mov.w	r9, #0
 8011058:	f108 38ff 	add.w	r8, r8, #4294967295
 801105c:	f104 0a1a 	add.w	sl, r4, #26
 8011060:	45c8      	cmp	r8, r9
 8011062:	dc09      	bgt.n	8011078 <_printf_float+0x250>
 8011064:	6823      	ldr	r3, [r4, #0]
 8011066:	079b      	lsls	r3, r3, #30
 8011068:	f100 8103 	bmi.w	8011272 <_printf_float+0x44a>
 801106c:	68e0      	ldr	r0, [r4, #12]
 801106e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011070:	4298      	cmp	r0, r3
 8011072:	bfb8      	it	lt
 8011074:	4618      	movlt	r0, r3
 8011076:	e734      	b.n	8010ee2 <_printf_float+0xba>
 8011078:	2301      	movs	r3, #1
 801107a:	4652      	mov	r2, sl
 801107c:	4631      	mov	r1, r6
 801107e:	4628      	mov	r0, r5
 8011080:	47b8      	blx	r7
 8011082:	3001      	adds	r0, #1
 8011084:	f43f af2b 	beq.w	8010ede <_printf_float+0xb6>
 8011088:	f109 0901 	add.w	r9, r9, #1
 801108c:	e7e8      	b.n	8011060 <_printf_float+0x238>
 801108e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011090:	2b00      	cmp	r3, #0
 8011092:	dc39      	bgt.n	8011108 <_printf_float+0x2e0>
 8011094:	4a1b      	ldr	r2, [pc, #108]	@ (8011104 <_printf_float+0x2dc>)
 8011096:	2301      	movs	r3, #1
 8011098:	4631      	mov	r1, r6
 801109a:	4628      	mov	r0, r5
 801109c:	47b8      	blx	r7
 801109e:	3001      	adds	r0, #1
 80110a0:	f43f af1d 	beq.w	8010ede <_printf_float+0xb6>
 80110a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80110a8:	ea59 0303 	orrs.w	r3, r9, r3
 80110ac:	d102      	bne.n	80110b4 <_printf_float+0x28c>
 80110ae:	6823      	ldr	r3, [r4, #0]
 80110b0:	07d9      	lsls	r1, r3, #31
 80110b2:	d5d7      	bpl.n	8011064 <_printf_float+0x23c>
 80110b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80110b8:	4631      	mov	r1, r6
 80110ba:	4628      	mov	r0, r5
 80110bc:	47b8      	blx	r7
 80110be:	3001      	adds	r0, #1
 80110c0:	f43f af0d 	beq.w	8010ede <_printf_float+0xb6>
 80110c4:	f04f 0a00 	mov.w	sl, #0
 80110c8:	f104 0b1a 	add.w	fp, r4, #26
 80110cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110ce:	425b      	negs	r3, r3
 80110d0:	4553      	cmp	r3, sl
 80110d2:	dc01      	bgt.n	80110d8 <_printf_float+0x2b0>
 80110d4:	464b      	mov	r3, r9
 80110d6:	e793      	b.n	8011000 <_printf_float+0x1d8>
 80110d8:	2301      	movs	r3, #1
 80110da:	465a      	mov	r2, fp
 80110dc:	4631      	mov	r1, r6
 80110de:	4628      	mov	r0, r5
 80110e0:	47b8      	blx	r7
 80110e2:	3001      	adds	r0, #1
 80110e4:	f43f aefb 	beq.w	8010ede <_printf_float+0xb6>
 80110e8:	f10a 0a01 	add.w	sl, sl, #1
 80110ec:	e7ee      	b.n	80110cc <_printf_float+0x2a4>
 80110ee:	bf00      	nop
 80110f0:	7fefffff 	.word	0x7fefffff
 80110f4:	08013c1c 	.word	0x08013c1c
 80110f8:	08013c18 	.word	0x08013c18
 80110fc:	08013c24 	.word	0x08013c24
 8011100:	08013c20 	.word	0x08013c20
 8011104:	08013c28 	.word	0x08013c28
 8011108:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801110a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801110e:	4553      	cmp	r3, sl
 8011110:	bfa8      	it	ge
 8011112:	4653      	movge	r3, sl
 8011114:	2b00      	cmp	r3, #0
 8011116:	4699      	mov	r9, r3
 8011118:	dc36      	bgt.n	8011188 <_printf_float+0x360>
 801111a:	f04f 0b00 	mov.w	fp, #0
 801111e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011122:	f104 021a 	add.w	r2, r4, #26
 8011126:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011128:	9306      	str	r3, [sp, #24]
 801112a:	eba3 0309 	sub.w	r3, r3, r9
 801112e:	455b      	cmp	r3, fp
 8011130:	dc31      	bgt.n	8011196 <_printf_float+0x36e>
 8011132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011134:	459a      	cmp	sl, r3
 8011136:	dc3a      	bgt.n	80111ae <_printf_float+0x386>
 8011138:	6823      	ldr	r3, [r4, #0]
 801113a:	07da      	lsls	r2, r3, #31
 801113c:	d437      	bmi.n	80111ae <_printf_float+0x386>
 801113e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011140:	ebaa 0903 	sub.w	r9, sl, r3
 8011144:	9b06      	ldr	r3, [sp, #24]
 8011146:	ebaa 0303 	sub.w	r3, sl, r3
 801114a:	4599      	cmp	r9, r3
 801114c:	bfa8      	it	ge
 801114e:	4699      	movge	r9, r3
 8011150:	f1b9 0f00 	cmp.w	r9, #0
 8011154:	dc33      	bgt.n	80111be <_printf_float+0x396>
 8011156:	f04f 0800 	mov.w	r8, #0
 801115a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801115e:	f104 0b1a 	add.w	fp, r4, #26
 8011162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011164:	ebaa 0303 	sub.w	r3, sl, r3
 8011168:	eba3 0309 	sub.w	r3, r3, r9
 801116c:	4543      	cmp	r3, r8
 801116e:	f77f af79 	ble.w	8011064 <_printf_float+0x23c>
 8011172:	2301      	movs	r3, #1
 8011174:	465a      	mov	r2, fp
 8011176:	4631      	mov	r1, r6
 8011178:	4628      	mov	r0, r5
 801117a:	47b8      	blx	r7
 801117c:	3001      	adds	r0, #1
 801117e:	f43f aeae 	beq.w	8010ede <_printf_float+0xb6>
 8011182:	f108 0801 	add.w	r8, r8, #1
 8011186:	e7ec      	b.n	8011162 <_printf_float+0x33a>
 8011188:	4642      	mov	r2, r8
 801118a:	4631      	mov	r1, r6
 801118c:	4628      	mov	r0, r5
 801118e:	47b8      	blx	r7
 8011190:	3001      	adds	r0, #1
 8011192:	d1c2      	bne.n	801111a <_printf_float+0x2f2>
 8011194:	e6a3      	b.n	8010ede <_printf_float+0xb6>
 8011196:	2301      	movs	r3, #1
 8011198:	4631      	mov	r1, r6
 801119a:	4628      	mov	r0, r5
 801119c:	9206      	str	r2, [sp, #24]
 801119e:	47b8      	blx	r7
 80111a0:	3001      	adds	r0, #1
 80111a2:	f43f ae9c 	beq.w	8010ede <_printf_float+0xb6>
 80111a6:	9a06      	ldr	r2, [sp, #24]
 80111a8:	f10b 0b01 	add.w	fp, fp, #1
 80111ac:	e7bb      	b.n	8011126 <_printf_float+0x2fe>
 80111ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111b2:	4631      	mov	r1, r6
 80111b4:	4628      	mov	r0, r5
 80111b6:	47b8      	blx	r7
 80111b8:	3001      	adds	r0, #1
 80111ba:	d1c0      	bne.n	801113e <_printf_float+0x316>
 80111bc:	e68f      	b.n	8010ede <_printf_float+0xb6>
 80111be:	9a06      	ldr	r2, [sp, #24]
 80111c0:	464b      	mov	r3, r9
 80111c2:	4442      	add	r2, r8
 80111c4:	4631      	mov	r1, r6
 80111c6:	4628      	mov	r0, r5
 80111c8:	47b8      	blx	r7
 80111ca:	3001      	adds	r0, #1
 80111cc:	d1c3      	bne.n	8011156 <_printf_float+0x32e>
 80111ce:	e686      	b.n	8010ede <_printf_float+0xb6>
 80111d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80111d4:	f1ba 0f01 	cmp.w	sl, #1
 80111d8:	dc01      	bgt.n	80111de <_printf_float+0x3b6>
 80111da:	07db      	lsls	r3, r3, #31
 80111dc:	d536      	bpl.n	801124c <_printf_float+0x424>
 80111de:	2301      	movs	r3, #1
 80111e0:	4642      	mov	r2, r8
 80111e2:	4631      	mov	r1, r6
 80111e4:	4628      	mov	r0, r5
 80111e6:	47b8      	blx	r7
 80111e8:	3001      	adds	r0, #1
 80111ea:	f43f ae78 	beq.w	8010ede <_printf_float+0xb6>
 80111ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111f2:	4631      	mov	r1, r6
 80111f4:	4628      	mov	r0, r5
 80111f6:	47b8      	blx	r7
 80111f8:	3001      	adds	r0, #1
 80111fa:	f43f ae70 	beq.w	8010ede <_printf_float+0xb6>
 80111fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011202:	2200      	movs	r2, #0
 8011204:	2300      	movs	r3, #0
 8011206:	f10a 3aff 	add.w	sl, sl, #4294967295
 801120a:	f7ef fc6d 	bl	8000ae8 <__aeabi_dcmpeq>
 801120e:	b9c0      	cbnz	r0, 8011242 <_printf_float+0x41a>
 8011210:	4653      	mov	r3, sl
 8011212:	f108 0201 	add.w	r2, r8, #1
 8011216:	4631      	mov	r1, r6
 8011218:	4628      	mov	r0, r5
 801121a:	47b8      	blx	r7
 801121c:	3001      	adds	r0, #1
 801121e:	d10c      	bne.n	801123a <_printf_float+0x412>
 8011220:	e65d      	b.n	8010ede <_printf_float+0xb6>
 8011222:	2301      	movs	r3, #1
 8011224:	465a      	mov	r2, fp
 8011226:	4631      	mov	r1, r6
 8011228:	4628      	mov	r0, r5
 801122a:	47b8      	blx	r7
 801122c:	3001      	adds	r0, #1
 801122e:	f43f ae56 	beq.w	8010ede <_printf_float+0xb6>
 8011232:	f108 0801 	add.w	r8, r8, #1
 8011236:	45d0      	cmp	r8, sl
 8011238:	dbf3      	blt.n	8011222 <_printf_float+0x3fa>
 801123a:	464b      	mov	r3, r9
 801123c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011240:	e6df      	b.n	8011002 <_printf_float+0x1da>
 8011242:	f04f 0800 	mov.w	r8, #0
 8011246:	f104 0b1a 	add.w	fp, r4, #26
 801124a:	e7f4      	b.n	8011236 <_printf_float+0x40e>
 801124c:	2301      	movs	r3, #1
 801124e:	4642      	mov	r2, r8
 8011250:	e7e1      	b.n	8011216 <_printf_float+0x3ee>
 8011252:	2301      	movs	r3, #1
 8011254:	464a      	mov	r2, r9
 8011256:	4631      	mov	r1, r6
 8011258:	4628      	mov	r0, r5
 801125a:	47b8      	blx	r7
 801125c:	3001      	adds	r0, #1
 801125e:	f43f ae3e 	beq.w	8010ede <_printf_float+0xb6>
 8011262:	f108 0801 	add.w	r8, r8, #1
 8011266:	68e3      	ldr	r3, [r4, #12]
 8011268:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801126a:	1a5b      	subs	r3, r3, r1
 801126c:	4543      	cmp	r3, r8
 801126e:	dcf0      	bgt.n	8011252 <_printf_float+0x42a>
 8011270:	e6fc      	b.n	801106c <_printf_float+0x244>
 8011272:	f04f 0800 	mov.w	r8, #0
 8011276:	f104 0919 	add.w	r9, r4, #25
 801127a:	e7f4      	b.n	8011266 <_printf_float+0x43e>

0801127c <_printf_common>:
 801127c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011280:	4616      	mov	r6, r2
 8011282:	4698      	mov	r8, r3
 8011284:	688a      	ldr	r2, [r1, #8]
 8011286:	690b      	ldr	r3, [r1, #16]
 8011288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801128c:	4293      	cmp	r3, r2
 801128e:	bfb8      	it	lt
 8011290:	4613      	movlt	r3, r2
 8011292:	6033      	str	r3, [r6, #0]
 8011294:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011298:	4607      	mov	r7, r0
 801129a:	460c      	mov	r4, r1
 801129c:	b10a      	cbz	r2, 80112a2 <_printf_common+0x26>
 801129e:	3301      	adds	r3, #1
 80112a0:	6033      	str	r3, [r6, #0]
 80112a2:	6823      	ldr	r3, [r4, #0]
 80112a4:	0699      	lsls	r1, r3, #26
 80112a6:	bf42      	ittt	mi
 80112a8:	6833      	ldrmi	r3, [r6, #0]
 80112aa:	3302      	addmi	r3, #2
 80112ac:	6033      	strmi	r3, [r6, #0]
 80112ae:	6825      	ldr	r5, [r4, #0]
 80112b0:	f015 0506 	ands.w	r5, r5, #6
 80112b4:	d106      	bne.n	80112c4 <_printf_common+0x48>
 80112b6:	f104 0a19 	add.w	sl, r4, #25
 80112ba:	68e3      	ldr	r3, [r4, #12]
 80112bc:	6832      	ldr	r2, [r6, #0]
 80112be:	1a9b      	subs	r3, r3, r2
 80112c0:	42ab      	cmp	r3, r5
 80112c2:	dc26      	bgt.n	8011312 <_printf_common+0x96>
 80112c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80112c8:	6822      	ldr	r2, [r4, #0]
 80112ca:	3b00      	subs	r3, #0
 80112cc:	bf18      	it	ne
 80112ce:	2301      	movne	r3, #1
 80112d0:	0692      	lsls	r2, r2, #26
 80112d2:	d42b      	bmi.n	801132c <_printf_common+0xb0>
 80112d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80112d8:	4641      	mov	r1, r8
 80112da:	4638      	mov	r0, r7
 80112dc:	47c8      	blx	r9
 80112de:	3001      	adds	r0, #1
 80112e0:	d01e      	beq.n	8011320 <_printf_common+0xa4>
 80112e2:	6823      	ldr	r3, [r4, #0]
 80112e4:	6922      	ldr	r2, [r4, #16]
 80112e6:	f003 0306 	and.w	r3, r3, #6
 80112ea:	2b04      	cmp	r3, #4
 80112ec:	bf02      	ittt	eq
 80112ee:	68e5      	ldreq	r5, [r4, #12]
 80112f0:	6833      	ldreq	r3, [r6, #0]
 80112f2:	1aed      	subeq	r5, r5, r3
 80112f4:	68a3      	ldr	r3, [r4, #8]
 80112f6:	bf0c      	ite	eq
 80112f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80112fc:	2500      	movne	r5, #0
 80112fe:	4293      	cmp	r3, r2
 8011300:	bfc4      	itt	gt
 8011302:	1a9b      	subgt	r3, r3, r2
 8011304:	18ed      	addgt	r5, r5, r3
 8011306:	2600      	movs	r6, #0
 8011308:	341a      	adds	r4, #26
 801130a:	42b5      	cmp	r5, r6
 801130c:	d11a      	bne.n	8011344 <_printf_common+0xc8>
 801130e:	2000      	movs	r0, #0
 8011310:	e008      	b.n	8011324 <_printf_common+0xa8>
 8011312:	2301      	movs	r3, #1
 8011314:	4652      	mov	r2, sl
 8011316:	4641      	mov	r1, r8
 8011318:	4638      	mov	r0, r7
 801131a:	47c8      	blx	r9
 801131c:	3001      	adds	r0, #1
 801131e:	d103      	bne.n	8011328 <_printf_common+0xac>
 8011320:	f04f 30ff 	mov.w	r0, #4294967295
 8011324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011328:	3501      	adds	r5, #1
 801132a:	e7c6      	b.n	80112ba <_printf_common+0x3e>
 801132c:	18e1      	adds	r1, r4, r3
 801132e:	1c5a      	adds	r2, r3, #1
 8011330:	2030      	movs	r0, #48	@ 0x30
 8011332:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011336:	4422      	add	r2, r4
 8011338:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801133c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011340:	3302      	adds	r3, #2
 8011342:	e7c7      	b.n	80112d4 <_printf_common+0x58>
 8011344:	2301      	movs	r3, #1
 8011346:	4622      	mov	r2, r4
 8011348:	4641      	mov	r1, r8
 801134a:	4638      	mov	r0, r7
 801134c:	47c8      	blx	r9
 801134e:	3001      	adds	r0, #1
 8011350:	d0e6      	beq.n	8011320 <_printf_common+0xa4>
 8011352:	3601      	adds	r6, #1
 8011354:	e7d9      	b.n	801130a <_printf_common+0x8e>
	...

08011358 <_printf_i>:
 8011358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801135c:	7e0f      	ldrb	r7, [r1, #24]
 801135e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011360:	2f78      	cmp	r7, #120	@ 0x78
 8011362:	4691      	mov	r9, r2
 8011364:	4680      	mov	r8, r0
 8011366:	460c      	mov	r4, r1
 8011368:	469a      	mov	sl, r3
 801136a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801136e:	d807      	bhi.n	8011380 <_printf_i+0x28>
 8011370:	2f62      	cmp	r7, #98	@ 0x62
 8011372:	d80a      	bhi.n	801138a <_printf_i+0x32>
 8011374:	2f00      	cmp	r7, #0
 8011376:	f000 80d1 	beq.w	801151c <_printf_i+0x1c4>
 801137a:	2f58      	cmp	r7, #88	@ 0x58
 801137c:	f000 80b8 	beq.w	80114f0 <_printf_i+0x198>
 8011380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011384:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011388:	e03a      	b.n	8011400 <_printf_i+0xa8>
 801138a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801138e:	2b15      	cmp	r3, #21
 8011390:	d8f6      	bhi.n	8011380 <_printf_i+0x28>
 8011392:	a101      	add	r1, pc, #4	@ (adr r1, 8011398 <_printf_i+0x40>)
 8011394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011398:	080113f1 	.word	0x080113f1
 801139c:	08011405 	.word	0x08011405
 80113a0:	08011381 	.word	0x08011381
 80113a4:	08011381 	.word	0x08011381
 80113a8:	08011381 	.word	0x08011381
 80113ac:	08011381 	.word	0x08011381
 80113b0:	08011405 	.word	0x08011405
 80113b4:	08011381 	.word	0x08011381
 80113b8:	08011381 	.word	0x08011381
 80113bc:	08011381 	.word	0x08011381
 80113c0:	08011381 	.word	0x08011381
 80113c4:	08011503 	.word	0x08011503
 80113c8:	0801142f 	.word	0x0801142f
 80113cc:	080114bd 	.word	0x080114bd
 80113d0:	08011381 	.word	0x08011381
 80113d4:	08011381 	.word	0x08011381
 80113d8:	08011525 	.word	0x08011525
 80113dc:	08011381 	.word	0x08011381
 80113e0:	0801142f 	.word	0x0801142f
 80113e4:	08011381 	.word	0x08011381
 80113e8:	08011381 	.word	0x08011381
 80113ec:	080114c5 	.word	0x080114c5
 80113f0:	6833      	ldr	r3, [r6, #0]
 80113f2:	1d1a      	adds	r2, r3, #4
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	6032      	str	r2, [r6, #0]
 80113f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80113fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011400:	2301      	movs	r3, #1
 8011402:	e09c      	b.n	801153e <_printf_i+0x1e6>
 8011404:	6833      	ldr	r3, [r6, #0]
 8011406:	6820      	ldr	r0, [r4, #0]
 8011408:	1d19      	adds	r1, r3, #4
 801140a:	6031      	str	r1, [r6, #0]
 801140c:	0606      	lsls	r6, r0, #24
 801140e:	d501      	bpl.n	8011414 <_printf_i+0xbc>
 8011410:	681d      	ldr	r5, [r3, #0]
 8011412:	e003      	b.n	801141c <_printf_i+0xc4>
 8011414:	0645      	lsls	r5, r0, #25
 8011416:	d5fb      	bpl.n	8011410 <_printf_i+0xb8>
 8011418:	f9b3 5000 	ldrsh.w	r5, [r3]
 801141c:	2d00      	cmp	r5, #0
 801141e:	da03      	bge.n	8011428 <_printf_i+0xd0>
 8011420:	232d      	movs	r3, #45	@ 0x2d
 8011422:	426d      	negs	r5, r5
 8011424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011428:	4858      	ldr	r0, [pc, #352]	@ (801158c <_printf_i+0x234>)
 801142a:	230a      	movs	r3, #10
 801142c:	e011      	b.n	8011452 <_printf_i+0xfa>
 801142e:	6821      	ldr	r1, [r4, #0]
 8011430:	6833      	ldr	r3, [r6, #0]
 8011432:	0608      	lsls	r0, r1, #24
 8011434:	f853 5b04 	ldr.w	r5, [r3], #4
 8011438:	d402      	bmi.n	8011440 <_printf_i+0xe8>
 801143a:	0649      	lsls	r1, r1, #25
 801143c:	bf48      	it	mi
 801143e:	b2ad      	uxthmi	r5, r5
 8011440:	2f6f      	cmp	r7, #111	@ 0x6f
 8011442:	4852      	ldr	r0, [pc, #328]	@ (801158c <_printf_i+0x234>)
 8011444:	6033      	str	r3, [r6, #0]
 8011446:	bf14      	ite	ne
 8011448:	230a      	movne	r3, #10
 801144a:	2308      	moveq	r3, #8
 801144c:	2100      	movs	r1, #0
 801144e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011452:	6866      	ldr	r6, [r4, #4]
 8011454:	60a6      	str	r6, [r4, #8]
 8011456:	2e00      	cmp	r6, #0
 8011458:	db05      	blt.n	8011466 <_printf_i+0x10e>
 801145a:	6821      	ldr	r1, [r4, #0]
 801145c:	432e      	orrs	r6, r5
 801145e:	f021 0104 	bic.w	r1, r1, #4
 8011462:	6021      	str	r1, [r4, #0]
 8011464:	d04b      	beq.n	80114fe <_printf_i+0x1a6>
 8011466:	4616      	mov	r6, r2
 8011468:	fbb5 f1f3 	udiv	r1, r5, r3
 801146c:	fb03 5711 	mls	r7, r3, r1, r5
 8011470:	5dc7      	ldrb	r7, [r0, r7]
 8011472:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011476:	462f      	mov	r7, r5
 8011478:	42bb      	cmp	r3, r7
 801147a:	460d      	mov	r5, r1
 801147c:	d9f4      	bls.n	8011468 <_printf_i+0x110>
 801147e:	2b08      	cmp	r3, #8
 8011480:	d10b      	bne.n	801149a <_printf_i+0x142>
 8011482:	6823      	ldr	r3, [r4, #0]
 8011484:	07df      	lsls	r7, r3, #31
 8011486:	d508      	bpl.n	801149a <_printf_i+0x142>
 8011488:	6923      	ldr	r3, [r4, #16]
 801148a:	6861      	ldr	r1, [r4, #4]
 801148c:	4299      	cmp	r1, r3
 801148e:	bfde      	ittt	le
 8011490:	2330      	movle	r3, #48	@ 0x30
 8011492:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011496:	f106 36ff 	addle.w	r6, r6, #4294967295
 801149a:	1b92      	subs	r2, r2, r6
 801149c:	6122      	str	r2, [r4, #16]
 801149e:	f8cd a000 	str.w	sl, [sp]
 80114a2:	464b      	mov	r3, r9
 80114a4:	aa03      	add	r2, sp, #12
 80114a6:	4621      	mov	r1, r4
 80114a8:	4640      	mov	r0, r8
 80114aa:	f7ff fee7 	bl	801127c <_printf_common>
 80114ae:	3001      	adds	r0, #1
 80114b0:	d14a      	bne.n	8011548 <_printf_i+0x1f0>
 80114b2:	f04f 30ff 	mov.w	r0, #4294967295
 80114b6:	b004      	add	sp, #16
 80114b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114bc:	6823      	ldr	r3, [r4, #0]
 80114be:	f043 0320 	orr.w	r3, r3, #32
 80114c2:	6023      	str	r3, [r4, #0]
 80114c4:	4832      	ldr	r0, [pc, #200]	@ (8011590 <_printf_i+0x238>)
 80114c6:	2778      	movs	r7, #120	@ 0x78
 80114c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80114cc:	6823      	ldr	r3, [r4, #0]
 80114ce:	6831      	ldr	r1, [r6, #0]
 80114d0:	061f      	lsls	r7, r3, #24
 80114d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80114d6:	d402      	bmi.n	80114de <_printf_i+0x186>
 80114d8:	065f      	lsls	r7, r3, #25
 80114da:	bf48      	it	mi
 80114dc:	b2ad      	uxthmi	r5, r5
 80114de:	6031      	str	r1, [r6, #0]
 80114e0:	07d9      	lsls	r1, r3, #31
 80114e2:	bf44      	itt	mi
 80114e4:	f043 0320 	orrmi.w	r3, r3, #32
 80114e8:	6023      	strmi	r3, [r4, #0]
 80114ea:	b11d      	cbz	r5, 80114f4 <_printf_i+0x19c>
 80114ec:	2310      	movs	r3, #16
 80114ee:	e7ad      	b.n	801144c <_printf_i+0xf4>
 80114f0:	4826      	ldr	r0, [pc, #152]	@ (801158c <_printf_i+0x234>)
 80114f2:	e7e9      	b.n	80114c8 <_printf_i+0x170>
 80114f4:	6823      	ldr	r3, [r4, #0]
 80114f6:	f023 0320 	bic.w	r3, r3, #32
 80114fa:	6023      	str	r3, [r4, #0]
 80114fc:	e7f6      	b.n	80114ec <_printf_i+0x194>
 80114fe:	4616      	mov	r6, r2
 8011500:	e7bd      	b.n	801147e <_printf_i+0x126>
 8011502:	6833      	ldr	r3, [r6, #0]
 8011504:	6825      	ldr	r5, [r4, #0]
 8011506:	6961      	ldr	r1, [r4, #20]
 8011508:	1d18      	adds	r0, r3, #4
 801150a:	6030      	str	r0, [r6, #0]
 801150c:	062e      	lsls	r6, r5, #24
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	d501      	bpl.n	8011516 <_printf_i+0x1be>
 8011512:	6019      	str	r1, [r3, #0]
 8011514:	e002      	b.n	801151c <_printf_i+0x1c4>
 8011516:	0668      	lsls	r0, r5, #25
 8011518:	d5fb      	bpl.n	8011512 <_printf_i+0x1ba>
 801151a:	8019      	strh	r1, [r3, #0]
 801151c:	2300      	movs	r3, #0
 801151e:	6123      	str	r3, [r4, #16]
 8011520:	4616      	mov	r6, r2
 8011522:	e7bc      	b.n	801149e <_printf_i+0x146>
 8011524:	6833      	ldr	r3, [r6, #0]
 8011526:	1d1a      	adds	r2, r3, #4
 8011528:	6032      	str	r2, [r6, #0]
 801152a:	681e      	ldr	r6, [r3, #0]
 801152c:	6862      	ldr	r2, [r4, #4]
 801152e:	2100      	movs	r1, #0
 8011530:	4630      	mov	r0, r6
 8011532:	f7ee fe5d 	bl	80001f0 <memchr>
 8011536:	b108      	cbz	r0, 801153c <_printf_i+0x1e4>
 8011538:	1b80      	subs	r0, r0, r6
 801153a:	6060      	str	r0, [r4, #4]
 801153c:	6863      	ldr	r3, [r4, #4]
 801153e:	6123      	str	r3, [r4, #16]
 8011540:	2300      	movs	r3, #0
 8011542:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011546:	e7aa      	b.n	801149e <_printf_i+0x146>
 8011548:	6923      	ldr	r3, [r4, #16]
 801154a:	4632      	mov	r2, r6
 801154c:	4649      	mov	r1, r9
 801154e:	4640      	mov	r0, r8
 8011550:	47d0      	blx	sl
 8011552:	3001      	adds	r0, #1
 8011554:	d0ad      	beq.n	80114b2 <_printf_i+0x15a>
 8011556:	6823      	ldr	r3, [r4, #0]
 8011558:	079b      	lsls	r3, r3, #30
 801155a:	d413      	bmi.n	8011584 <_printf_i+0x22c>
 801155c:	68e0      	ldr	r0, [r4, #12]
 801155e:	9b03      	ldr	r3, [sp, #12]
 8011560:	4298      	cmp	r0, r3
 8011562:	bfb8      	it	lt
 8011564:	4618      	movlt	r0, r3
 8011566:	e7a6      	b.n	80114b6 <_printf_i+0x15e>
 8011568:	2301      	movs	r3, #1
 801156a:	4632      	mov	r2, r6
 801156c:	4649      	mov	r1, r9
 801156e:	4640      	mov	r0, r8
 8011570:	47d0      	blx	sl
 8011572:	3001      	adds	r0, #1
 8011574:	d09d      	beq.n	80114b2 <_printf_i+0x15a>
 8011576:	3501      	adds	r5, #1
 8011578:	68e3      	ldr	r3, [r4, #12]
 801157a:	9903      	ldr	r1, [sp, #12]
 801157c:	1a5b      	subs	r3, r3, r1
 801157e:	42ab      	cmp	r3, r5
 8011580:	dcf2      	bgt.n	8011568 <_printf_i+0x210>
 8011582:	e7eb      	b.n	801155c <_printf_i+0x204>
 8011584:	2500      	movs	r5, #0
 8011586:	f104 0619 	add.w	r6, r4, #25
 801158a:	e7f5      	b.n	8011578 <_printf_i+0x220>
 801158c:	08013c2a 	.word	0x08013c2a
 8011590:	08013c3b 	.word	0x08013c3b

08011594 <std>:
 8011594:	2300      	movs	r3, #0
 8011596:	b510      	push	{r4, lr}
 8011598:	4604      	mov	r4, r0
 801159a:	e9c0 3300 	strd	r3, r3, [r0]
 801159e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80115a2:	6083      	str	r3, [r0, #8]
 80115a4:	8181      	strh	r1, [r0, #12]
 80115a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80115a8:	81c2      	strh	r2, [r0, #14]
 80115aa:	6183      	str	r3, [r0, #24]
 80115ac:	4619      	mov	r1, r3
 80115ae:	2208      	movs	r2, #8
 80115b0:	305c      	adds	r0, #92	@ 0x5c
 80115b2:	f000 f8f4 	bl	801179e <memset>
 80115b6:	4b0d      	ldr	r3, [pc, #52]	@ (80115ec <std+0x58>)
 80115b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80115ba:	4b0d      	ldr	r3, [pc, #52]	@ (80115f0 <std+0x5c>)
 80115bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80115be:	4b0d      	ldr	r3, [pc, #52]	@ (80115f4 <std+0x60>)
 80115c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80115c2:	4b0d      	ldr	r3, [pc, #52]	@ (80115f8 <std+0x64>)
 80115c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80115c6:	4b0d      	ldr	r3, [pc, #52]	@ (80115fc <std+0x68>)
 80115c8:	6224      	str	r4, [r4, #32]
 80115ca:	429c      	cmp	r4, r3
 80115cc:	d006      	beq.n	80115dc <std+0x48>
 80115ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80115d2:	4294      	cmp	r4, r2
 80115d4:	d002      	beq.n	80115dc <std+0x48>
 80115d6:	33d0      	adds	r3, #208	@ 0xd0
 80115d8:	429c      	cmp	r4, r3
 80115da:	d105      	bne.n	80115e8 <std+0x54>
 80115dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80115e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115e4:	f000 b958 	b.w	8011898 <__retarget_lock_init_recursive>
 80115e8:	bd10      	pop	{r4, pc}
 80115ea:	bf00      	nop
 80115ec:	08011719 	.word	0x08011719
 80115f0:	0801173b 	.word	0x0801173b
 80115f4:	08011773 	.word	0x08011773
 80115f8:	08011797 	.word	0x08011797
 80115fc:	20002cb0 	.word	0x20002cb0

08011600 <stdio_exit_handler>:
 8011600:	4a02      	ldr	r2, [pc, #8]	@ (801160c <stdio_exit_handler+0xc>)
 8011602:	4903      	ldr	r1, [pc, #12]	@ (8011610 <stdio_exit_handler+0x10>)
 8011604:	4803      	ldr	r0, [pc, #12]	@ (8011614 <stdio_exit_handler+0x14>)
 8011606:	f000 b869 	b.w	80116dc <_fwalk_sglue>
 801160a:	bf00      	nop
 801160c:	20000104 	.word	0x20000104
 8011610:	08012f6d 	.word	0x08012f6d
 8011614:	20000114 	.word	0x20000114

08011618 <cleanup_stdio>:
 8011618:	6841      	ldr	r1, [r0, #4]
 801161a:	4b0c      	ldr	r3, [pc, #48]	@ (801164c <cleanup_stdio+0x34>)
 801161c:	4299      	cmp	r1, r3
 801161e:	b510      	push	{r4, lr}
 8011620:	4604      	mov	r4, r0
 8011622:	d001      	beq.n	8011628 <cleanup_stdio+0x10>
 8011624:	f001 fca2 	bl	8012f6c <_fflush_r>
 8011628:	68a1      	ldr	r1, [r4, #8]
 801162a:	4b09      	ldr	r3, [pc, #36]	@ (8011650 <cleanup_stdio+0x38>)
 801162c:	4299      	cmp	r1, r3
 801162e:	d002      	beq.n	8011636 <cleanup_stdio+0x1e>
 8011630:	4620      	mov	r0, r4
 8011632:	f001 fc9b 	bl	8012f6c <_fflush_r>
 8011636:	68e1      	ldr	r1, [r4, #12]
 8011638:	4b06      	ldr	r3, [pc, #24]	@ (8011654 <cleanup_stdio+0x3c>)
 801163a:	4299      	cmp	r1, r3
 801163c:	d004      	beq.n	8011648 <cleanup_stdio+0x30>
 801163e:	4620      	mov	r0, r4
 8011640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011644:	f001 bc92 	b.w	8012f6c <_fflush_r>
 8011648:	bd10      	pop	{r4, pc}
 801164a:	bf00      	nop
 801164c:	20002cb0 	.word	0x20002cb0
 8011650:	20002d18 	.word	0x20002d18
 8011654:	20002d80 	.word	0x20002d80

08011658 <global_stdio_init.part.0>:
 8011658:	b510      	push	{r4, lr}
 801165a:	4b0b      	ldr	r3, [pc, #44]	@ (8011688 <global_stdio_init.part.0+0x30>)
 801165c:	4c0b      	ldr	r4, [pc, #44]	@ (801168c <global_stdio_init.part.0+0x34>)
 801165e:	4a0c      	ldr	r2, [pc, #48]	@ (8011690 <global_stdio_init.part.0+0x38>)
 8011660:	601a      	str	r2, [r3, #0]
 8011662:	4620      	mov	r0, r4
 8011664:	2200      	movs	r2, #0
 8011666:	2104      	movs	r1, #4
 8011668:	f7ff ff94 	bl	8011594 <std>
 801166c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011670:	2201      	movs	r2, #1
 8011672:	2109      	movs	r1, #9
 8011674:	f7ff ff8e 	bl	8011594 <std>
 8011678:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801167c:	2202      	movs	r2, #2
 801167e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011682:	2112      	movs	r1, #18
 8011684:	f7ff bf86 	b.w	8011594 <std>
 8011688:	20002de8 	.word	0x20002de8
 801168c:	20002cb0 	.word	0x20002cb0
 8011690:	08011601 	.word	0x08011601

08011694 <__sfp_lock_acquire>:
 8011694:	4801      	ldr	r0, [pc, #4]	@ (801169c <__sfp_lock_acquire+0x8>)
 8011696:	f000 b900 	b.w	801189a <__retarget_lock_acquire_recursive>
 801169a:	bf00      	nop
 801169c:	20002df1 	.word	0x20002df1

080116a0 <__sfp_lock_release>:
 80116a0:	4801      	ldr	r0, [pc, #4]	@ (80116a8 <__sfp_lock_release+0x8>)
 80116a2:	f000 b8fb 	b.w	801189c <__retarget_lock_release_recursive>
 80116a6:	bf00      	nop
 80116a8:	20002df1 	.word	0x20002df1

080116ac <__sinit>:
 80116ac:	b510      	push	{r4, lr}
 80116ae:	4604      	mov	r4, r0
 80116b0:	f7ff fff0 	bl	8011694 <__sfp_lock_acquire>
 80116b4:	6a23      	ldr	r3, [r4, #32]
 80116b6:	b11b      	cbz	r3, 80116c0 <__sinit+0x14>
 80116b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116bc:	f7ff bff0 	b.w	80116a0 <__sfp_lock_release>
 80116c0:	4b04      	ldr	r3, [pc, #16]	@ (80116d4 <__sinit+0x28>)
 80116c2:	6223      	str	r3, [r4, #32]
 80116c4:	4b04      	ldr	r3, [pc, #16]	@ (80116d8 <__sinit+0x2c>)
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d1f5      	bne.n	80116b8 <__sinit+0xc>
 80116cc:	f7ff ffc4 	bl	8011658 <global_stdio_init.part.0>
 80116d0:	e7f2      	b.n	80116b8 <__sinit+0xc>
 80116d2:	bf00      	nop
 80116d4:	08011619 	.word	0x08011619
 80116d8:	20002de8 	.word	0x20002de8

080116dc <_fwalk_sglue>:
 80116dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116e0:	4607      	mov	r7, r0
 80116e2:	4688      	mov	r8, r1
 80116e4:	4614      	mov	r4, r2
 80116e6:	2600      	movs	r6, #0
 80116e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80116ec:	f1b9 0901 	subs.w	r9, r9, #1
 80116f0:	d505      	bpl.n	80116fe <_fwalk_sglue+0x22>
 80116f2:	6824      	ldr	r4, [r4, #0]
 80116f4:	2c00      	cmp	r4, #0
 80116f6:	d1f7      	bne.n	80116e8 <_fwalk_sglue+0xc>
 80116f8:	4630      	mov	r0, r6
 80116fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80116fe:	89ab      	ldrh	r3, [r5, #12]
 8011700:	2b01      	cmp	r3, #1
 8011702:	d907      	bls.n	8011714 <_fwalk_sglue+0x38>
 8011704:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011708:	3301      	adds	r3, #1
 801170a:	d003      	beq.n	8011714 <_fwalk_sglue+0x38>
 801170c:	4629      	mov	r1, r5
 801170e:	4638      	mov	r0, r7
 8011710:	47c0      	blx	r8
 8011712:	4306      	orrs	r6, r0
 8011714:	3568      	adds	r5, #104	@ 0x68
 8011716:	e7e9      	b.n	80116ec <_fwalk_sglue+0x10>

08011718 <__sread>:
 8011718:	b510      	push	{r4, lr}
 801171a:	460c      	mov	r4, r1
 801171c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011720:	f000 f86c 	bl	80117fc <_read_r>
 8011724:	2800      	cmp	r0, #0
 8011726:	bfab      	itete	ge
 8011728:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801172a:	89a3      	ldrhlt	r3, [r4, #12]
 801172c:	181b      	addge	r3, r3, r0
 801172e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011732:	bfac      	ite	ge
 8011734:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011736:	81a3      	strhlt	r3, [r4, #12]
 8011738:	bd10      	pop	{r4, pc}

0801173a <__swrite>:
 801173a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801173e:	461f      	mov	r7, r3
 8011740:	898b      	ldrh	r3, [r1, #12]
 8011742:	05db      	lsls	r3, r3, #23
 8011744:	4605      	mov	r5, r0
 8011746:	460c      	mov	r4, r1
 8011748:	4616      	mov	r6, r2
 801174a:	d505      	bpl.n	8011758 <__swrite+0x1e>
 801174c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011750:	2302      	movs	r3, #2
 8011752:	2200      	movs	r2, #0
 8011754:	f000 f840 	bl	80117d8 <_lseek_r>
 8011758:	89a3      	ldrh	r3, [r4, #12]
 801175a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801175e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011762:	81a3      	strh	r3, [r4, #12]
 8011764:	4632      	mov	r2, r6
 8011766:	463b      	mov	r3, r7
 8011768:	4628      	mov	r0, r5
 801176a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801176e:	f000 b857 	b.w	8011820 <_write_r>

08011772 <__sseek>:
 8011772:	b510      	push	{r4, lr}
 8011774:	460c      	mov	r4, r1
 8011776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801177a:	f000 f82d 	bl	80117d8 <_lseek_r>
 801177e:	1c43      	adds	r3, r0, #1
 8011780:	89a3      	ldrh	r3, [r4, #12]
 8011782:	bf15      	itete	ne
 8011784:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011786:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801178a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801178e:	81a3      	strheq	r3, [r4, #12]
 8011790:	bf18      	it	ne
 8011792:	81a3      	strhne	r3, [r4, #12]
 8011794:	bd10      	pop	{r4, pc}

08011796 <__sclose>:
 8011796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801179a:	f000 b80d 	b.w	80117b8 <_close_r>

0801179e <memset>:
 801179e:	4402      	add	r2, r0
 80117a0:	4603      	mov	r3, r0
 80117a2:	4293      	cmp	r3, r2
 80117a4:	d100      	bne.n	80117a8 <memset+0xa>
 80117a6:	4770      	bx	lr
 80117a8:	f803 1b01 	strb.w	r1, [r3], #1
 80117ac:	e7f9      	b.n	80117a2 <memset+0x4>
	...

080117b0 <_localeconv_r>:
 80117b0:	4800      	ldr	r0, [pc, #0]	@ (80117b4 <_localeconv_r+0x4>)
 80117b2:	4770      	bx	lr
 80117b4:	20000250 	.word	0x20000250

080117b8 <_close_r>:
 80117b8:	b538      	push	{r3, r4, r5, lr}
 80117ba:	4d06      	ldr	r5, [pc, #24]	@ (80117d4 <_close_r+0x1c>)
 80117bc:	2300      	movs	r3, #0
 80117be:	4604      	mov	r4, r0
 80117c0:	4608      	mov	r0, r1
 80117c2:	602b      	str	r3, [r5, #0]
 80117c4:	f7f3 fe60 	bl	8005488 <_close>
 80117c8:	1c43      	adds	r3, r0, #1
 80117ca:	d102      	bne.n	80117d2 <_close_r+0x1a>
 80117cc:	682b      	ldr	r3, [r5, #0]
 80117ce:	b103      	cbz	r3, 80117d2 <_close_r+0x1a>
 80117d0:	6023      	str	r3, [r4, #0]
 80117d2:	bd38      	pop	{r3, r4, r5, pc}
 80117d4:	20002dec 	.word	0x20002dec

080117d8 <_lseek_r>:
 80117d8:	b538      	push	{r3, r4, r5, lr}
 80117da:	4d07      	ldr	r5, [pc, #28]	@ (80117f8 <_lseek_r+0x20>)
 80117dc:	4604      	mov	r4, r0
 80117de:	4608      	mov	r0, r1
 80117e0:	4611      	mov	r1, r2
 80117e2:	2200      	movs	r2, #0
 80117e4:	602a      	str	r2, [r5, #0]
 80117e6:	461a      	mov	r2, r3
 80117e8:	f7f3 fe75 	bl	80054d6 <_lseek>
 80117ec:	1c43      	adds	r3, r0, #1
 80117ee:	d102      	bne.n	80117f6 <_lseek_r+0x1e>
 80117f0:	682b      	ldr	r3, [r5, #0]
 80117f2:	b103      	cbz	r3, 80117f6 <_lseek_r+0x1e>
 80117f4:	6023      	str	r3, [r4, #0]
 80117f6:	bd38      	pop	{r3, r4, r5, pc}
 80117f8:	20002dec 	.word	0x20002dec

080117fc <_read_r>:
 80117fc:	b538      	push	{r3, r4, r5, lr}
 80117fe:	4d07      	ldr	r5, [pc, #28]	@ (801181c <_read_r+0x20>)
 8011800:	4604      	mov	r4, r0
 8011802:	4608      	mov	r0, r1
 8011804:	4611      	mov	r1, r2
 8011806:	2200      	movs	r2, #0
 8011808:	602a      	str	r2, [r5, #0]
 801180a:	461a      	mov	r2, r3
 801180c:	f7f3 fe03 	bl	8005416 <_read>
 8011810:	1c43      	adds	r3, r0, #1
 8011812:	d102      	bne.n	801181a <_read_r+0x1e>
 8011814:	682b      	ldr	r3, [r5, #0]
 8011816:	b103      	cbz	r3, 801181a <_read_r+0x1e>
 8011818:	6023      	str	r3, [r4, #0]
 801181a:	bd38      	pop	{r3, r4, r5, pc}
 801181c:	20002dec 	.word	0x20002dec

08011820 <_write_r>:
 8011820:	b538      	push	{r3, r4, r5, lr}
 8011822:	4d07      	ldr	r5, [pc, #28]	@ (8011840 <_write_r+0x20>)
 8011824:	4604      	mov	r4, r0
 8011826:	4608      	mov	r0, r1
 8011828:	4611      	mov	r1, r2
 801182a:	2200      	movs	r2, #0
 801182c:	602a      	str	r2, [r5, #0]
 801182e:	461a      	mov	r2, r3
 8011830:	f7f3 fe0e 	bl	8005450 <_write>
 8011834:	1c43      	adds	r3, r0, #1
 8011836:	d102      	bne.n	801183e <_write_r+0x1e>
 8011838:	682b      	ldr	r3, [r5, #0]
 801183a:	b103      	cbz	r3, 801183e <_write_r+0x1e>
 801183c:	6023      	str	r3, [r4, #0]
 801183e:	bd38      	pop	{r3, r4, r5, pc}
 8011840:	20002dec 	.word	0x20002dec

08011844 <__errno>:
 8011844:	4b01      	ldr	r3, [pc, #4]	@ (801184c <__errno+0x8>)
 8011846:	6818      	ldr	r0, [r3, #0]
 8011848:	4770      	bx	lr
 801184a:	bf00      	nop
 801184c:	20000110 	.word	0x20000110

08011850 <__libc_init_array>:
 8011850:	b570      	push	{r4, r5, r6, lr}
 8011852:	4d0d      	ldr	r5, [pc, #52]	@ (8011888 <__libc_init_array+0x38>)
 8011854:	4c0d      	ldr	r4, [pc, #52]	@ (801188c <__libc_init_array+0x3c>)
 8011856:	1b64      	subs	r4, r4, r5
 8011858:	10a4      	asrs	r4, r4, #2
 801185a:	2600      	movs	r6, #0
 801185c:	42a6      	cmp	r6, r4
 801185e:	d109      	bne.n	8011874 <__libc_init_array+0x24>
 8011860:	4d0b      	ldr	r5, [pc, #44]	@ (8011890 <__libc_init_array+0x40>)
 8011862:	4c0c      	ldr	r4, [pc, #48]	@ (8011894 <__libc_init_array+0x44>)
 8011864:	f002 f978 	bl	8013b58 <_init>
 8011868:	1b64      	subs	r4, r4, r5
 801186a:	10a4      	asrs	r4, r4, #2
 801186c:	2600      	movs	r6, #0
 801186e:	42a6      	cmp	r6, r4
 8011870:	d105      	bne.n	801187e <__libc_init_array+0x2e>
 8011872:	bd70      	pop	{r4, r5, r6, pc}
 8011874:	f855 3b04 	ldr.w	r3, [r5], #4
 8011878:	4798      	blx	r3
 801187a:	3601      	adds	r6, #1
 801187c:	e7ee      	b.n	801185c <__libc_init_array+0xc>
 801187e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011882:	4798      	blx	r3
 8011884:	3601      	adds	r6, #1
 8011886:	e7f2      	b.n	801186e <__libc_init_array+0x1e>
 8011888:	08013fcc 	.word	0x08013fcc
 801188c:	08013fcc 	.word	0x08013fcc
 8011890:	08013fcc 	.word	0x08013fcc
 8011894:	08013fd0 	.word	0x08013fd0

08011898 <__retarget_lock_init_recursive>:
 8011898:	4770      	bx	lr

0801189a <__retarget_lock_acquire_recursive>:
 801189a:	4770      	bx	lr

0801189c <__retarget_lock_release_recursive>:
 801189c:	4770      	bx	lr

0801189e <memcpy>:
 801189e:	440a      	add	r2, r1
 80118a0:	4291      	cmp	r1, r2
 80118a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80118a6:	d100      	bne.n	80118aa <memcpy+0xc>
 80118a8:	4770      	bx	lr
 80118aa:	b510      	push	{r4, lr}
 80118ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118b4:	4291      	cmp	r1, r2
 80118b6:	d1f9      	bne.n	80118ac <memcpy+0xe>
 80118b8:	bd10      	pop	{r4, pc}

080118ba <quorem>:
 80118ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118be:	6903      	ldr	r3, [r0, #16]
 80118c0:	690c      	ldr	r4, [r1, #16]
 80118c2:	42a3      	cmp	r3, r4
 80118c4:	4607      	mov	r7, r0
 80118c6:	db7e      	blt.n	80119c6 <quorem+0x10c>
 80118c8:	3c01      	subs	r4, #1
 80118ca:	f101 0814 	add.w	r8, r1, #20
 80118ce:	00a3      	lsls	r3, r4, #2
 80118d0:	f100 0514 	add.w	r5, r0, #20
 80118d4:	9300      	str	r3, [sp, #0]
 80118d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80118da:	9301      	str	r3, [sp, #4]
 80118dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80118e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80118e4:	3301      	adds	r3, #1
 80118e6:	429a      	cmp	r2, r3
 80118e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80118ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80118f0:	d32e      	bcc.n	8011950 <quorem+0x96>
 80118f2:	f04f 0a00 	mov.w	sl, #0
 80118f6:	46c4      	mov	ip, r8
 80118f8:	46ae      	mov	lr, r5
 80118fa:	46d3      	mov	fp, sl
 80118fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011900:	b298      	uxth	r0, r3
 8011902:	fb06 a000 	mla	r0, r6, r0, sl
 8011906:	0c02      	lsrs	r2, r0, #16
 8011908:	0c1b      	lsrs	r3, r3, #16
 801190a:	fb06 2303 	mla	r3, r6, r3, r2
 801190e:	f8de 2000 	ldr.w	r2, [lr]
 8011912:	b280      	uxth	r0, r0
 8011914:	b292      	uxth	r2, r2
 8011916:	1a12      	subs	r2, r2, r0
 8011918:	445a      	add	r2, fp
 801191a:	f8de 0000 	ldr.w	r0, [lr]
 801191e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011922:	b29b      	uxth	r3, r3
 8011924:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011928:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801192c:	b292      	uxth	r2, r2
 801192e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011932:	45e1      	cmp	r9, ip
 8011934:	f84e 2b04 	str.w	r2, [lr], #4
 8011938:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801193c:	d2de      	bcs.n	80118fc <quorem+0x42>
 801193e:	9b00      	ldr	r3, [sp, #0]
 8011940:	58eb      	ldr	r3, [r5, r3]
 8011942:	b92b      	cbnz	r3, 8011950 <quorem+0x96>
 8011944:	9b01      	ldr	r3, [sp, #4]
 8011946:	3b04      	subs	r3, #4
 8011948:	429d      	cmp	r5, r3
 801194a:	461a      	mov	r2, r3
 801194c:	d32f      	bcc.n	80119ae <quorem+0xf4>
 801194e:	613c      	str	r4, [r7, #16]
 8011950:	4638      	mov	r0, r7
 8011952:	f001 f97f 	bl	8012c54 <__mcmp>
 8011956:	2800      	cmp	r0, #0
 8011958:	db25      	blt.n	80119a6 <quorem+0xec>
 801195a:	4629      	mov	r1, r5
 801195c:	2000      	movs	r0, #0
 801195e:	f858 2b04 	ldr.w	r2, [r8], #4
 8011962:	f8d1 c000 	ldr.w	ip, [r1]
 8011966:	fa1f fe82 	uxth.w	lr, r2
 801196a:	fa1f f38c 	uxth.w	r3, ip
 801196e:	eba3 030e 	sub.w	r3, r3, lr
 8011972:	4403      	add	r3, r0
 8011974:	0c12      	lsrs	r2, r2, #16
 8011976:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801197a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801197e:	b29b      	uxth	r3, r3
 8011980:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011984:	45c1      	cmp	r9, r8
 8011986:	f841 3b04 	str.w	r3, [r1], #4
 801198a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801198e:	d2e6      	bcs.n	801195e <quorem+0xa4>
 8011990:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011994:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011998:	b922      	cbnz	r2, 80119a4 <quorem+0xea>
 801199a:	3b04      	subs	r3, #4
 801199c:	429d      	cmp	r5, r3
 801199e:	461a      	mov	r2, r3
 80119a0:	d30b      	bcc.n	80119ba <quorem+0x100>
 80119a2:	613c      	str	r4, [r7, #16]
 80119a4:	3601      	adds	r6, #1
 80119a6:	4630      	mov	r0, r6
 80119a8:	b003      	add	sp, #12
 80119aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ae:	6812      	ldr	r2, [r2, #0]
 80119b0:	3b04      	subs	r3, #4
 80119b2:	2a00      	cmp	r2, #0
 80119b4:	d1cb      	bne.n	801194e <quorem+0x94>
 80119b6:	3c01      	subs	r4, #1
 80119b8:	e7c6      	b.n	8011948 <quorem+0x8e>
 80119ba:	6812      	ldr	r2, [r2, #0]
 80119bc:	3b04      	subs	r3, #4
 80119be:	2a00      	cmp	r2, #0
 80119c0:	d1ef      	bne.n	80119a2 <quorem+0xe8>
 80119c2:	3c01      	subs	r4, #1
 80119c4:	e7ea      	b.n	801199c <quorem+0xe2>
 80119c6:	2000      	movs	r0, #0
 80119c8:	e7ee      	b.n	80119a8 <quorem+0xee>
 80119ca:	0000      	movs	r0, r0
 80119cc:	0000      	movs	r0, r0
	...

080119d0 <_dtoa_r>:
 80119d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119d4:	69c7      	ldr	r7, [r0, #28]
 80119d6:	b097      	sub	sp, #92	@ 0x5c
 80119d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80119dc:	ec55 4b10 	vmov	r4, r5, d0
 80119e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80119e2:	9107      	str	r1, [sp, #28]
 80119e4:	4681      	mov	r9, r0
 80119e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80119e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80119ea:	b97f      	cbnz	r7, 8011a0c <_dtoa_r+0x3c>
 80119ec:	2010      	movs	r0, #16
 80119ee:	f000 fe09 	bl	8012604 <malloc>
 80119f2:	4602      	mov	r2, r0
 80119f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80119f8:	b920      	cbnz	r0, 8011a04 <_dtoa_r+0x34>
 80119fa:	4ba9      	ldr	r3, [pc, #676]	@ (8011ca0 <_dtoa_r+0x2d0>)
 80119fc:	21ef      	movs	r1, #239	@ 0xef
 80119fe:	48a9      	ldr	r0, [pc, #676]	@ (8011ca4 <_dtoa_r+0x2d4>)
 8011a00:	f001 faec 	bl	8012fdc <__assert_func>
 8011a04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011a08:	6007      	str	r7, [r0, #0]
 8011a0a:	60c7      	str	r7, [r0, #12]
 8011a0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a10:	6819      	ldr	r1, [r3, #0]
 8011a12:	b159      	cbz	r1, 8011a2c <_dtoa_r+0x5c>
 8011a14:	685a      	ldr	r2, [r3, #4]
 8011a16:	604a      	str	r2, [r1, #4]
 8011a18:	2301      	movs	r3, #1
 8011a1a:	4093      	lsls	r3, r2
 8011a1c:	608b      	str	r3, [r1, #8]
 8011a1e:	4648      	mov	r0, r9
 8011a20:	f000 fee6 	bl	80127f0 <_Bfree>
 8011a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a28:	2200      	movs	r2, #0
 8011a2a:	601a      	str	r2, [r3, #0]
 8011a2c:	1e2b      	subs	r3, r5, #0
 8011a2e:	bfb9      	ittee	lt
 8011a30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011a34:	9305      	strlt	r3, [sp, #20]
 8011a36:	2300      	movge	r3, #0
 8011a38:	6033      	strge	r3, [r6, #0]
 8011a3a:	9f05      	ldr	r7, [sp, #20]
 8011a3c:	4b9a      	ldr	r3, [pc, #616]	@ (8011ca8 <_dtoa_r+0x2d8>)
 8011a3e:	bfbc      	itt	lt
 8011a40:	2201      	movlt	r2, #1
 8011a42:	6032      	strlt	r2, [r6, #0]
 8011a44:	43bb      	bics	r3, r7
 8011a46:	d112      	bne.n	8011a6e <_dtoa_r+0x9e>
 8011a48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011a4e:	6013      	str	r3, [r2, #0]
 8011a50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011a54:	4323      	orrs	r3, r4
 8011a56:	f000 855a 	beq.w	801250e <_dtoa_r+0xb3e>
 8011a5a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a5c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011cbc <_dtoa_r+0x2ec>
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	f000 855c 	beq.w	801251e <_dtoa_r+0xb4e>
 8011a66:	f10a 0303 	add.w	r3, sl, #3
 8011a6a:	f000 bd56 	b.w	801251a <_dtoa_r+0xb4a>
 8011a6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011a72:	2200      	movs	r2, #0
 8011a74:	ec51 0b17 	vmov	r0, r1, d7
 8011a78:	2300      	movs	r3, #0
 8011a7a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011a7e:	f7ef f833 	bl	8000ae8 <__aeabi_dcmpeq>
 8011a82:	4680      	mov	r8, r0
 8011a84:	b158      	cbz	r0, 8011a9e <_dtoa_r+0xce>
 8011a86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a88:	2301      	movs	r3, #1
 8011a8a:	6013      	str	r3, [r2, #0]
 8011a8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a8e:	b113      	cbz	r3, 8011a96 <_dtoa_r+0xc6>
 8011a90:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011a92:	4b86      	ldr	r3, [pc, #536]	@ (8011cac <_dtoa_r+0x2dc>)
 8011a94:	6013      	str	r3, [r2, #0]
 8011a96:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011cc0 <_dtoa_r+0x2f0>
 8011a9a:	f000 bd40 	b.w	801251e <_dtoa_r+0xb4e>
 8011a9e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011aa2:	aa14      	add	r2, sp, #80	@ 0x50
 8011aa4:	a915      	add	r1, sp, #84	@ 0x54
 8011aa6:	4648      	mov	r0, r9
 8011aa8:	f001 f984 	bl	8012db4 <__d2b>
 8011aac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011ab0:	9002      	str	r0, [sp, #8]
 8011ab2:	2e00      	cmp	r6, #0
 8011ab4:	d078      	beq.n	8011ba8 <_dtoa_r+0x1d8>
 8011ab6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ab8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011ac0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011ac4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011ac8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011acc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011ad0:	4619      	mov	r1, r3
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	4b76      	ldr	r3, [pc, #472]	@ (8011cb0 <_dtoa_r+0x2e0>)
 8011ad6:	f7ee fbe7 	bl	80002a8 <__aeabi_dsub>
 8011ada:	a36b      	add	r3, pc, #428	@ (adr r3, 8011c88 <_dtoa_r+0x2b8>)
 8011adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae0:	f7ee fd9a 	bl	8000618 <__aeabi_dmul>
 8011ae4:	a36a      	add	r3, pc, #424	@ (adr r3, 8011c90 <_dtoa_r+0x2c0>)
 8011ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aea:	f7ee fbdf 	bl	80002ac <__adddf3>
 8011aee:	4604      	mov	r4, r0
 8011af0:	4630      	mov	r0, r6
 8011af2:	460d      	mov	r5, r1
 8011af4:	f7ee fd26 	bl	8000544 <__aeabi_i2d>
 8011af8:	a367      	add	r3, pc, #412	@ (adr r3, 8011c98 <_dtoa_r+0x2c8>)
 8011afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011afe:	f7ee fd8b 	bl	8000618 <__aeabi_dmul>
 8011b02:	4602      	mov	r2, r0
 8011b04:	460b      	mov	r3, r1
 8011b06:	4620      	mov	r0, r4
 8011b08:	4629      	mov	r1, r5
 8011b0a:	f7ee fbcf 	bl	80002ac <__adddf3>
 8011b0e:	4604      	mov	r4, r0
 8011b10:	460d      	mov	r5, r1
 8011b12:	f7ef f831 	bl	8000b78 <__aeabi_d2iz>
 8011b16:	2200      	movs	r2, #0
 8011b18:	4607      	mov	r7, r0
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	4620      	mov	r0, r4
 8011b1e:	4629      	mov	r1, r5
 8011b20:	f7ee ffec 	bl	8000afc <__aeabi_dcmplt>
 8011b24:	b140      	cbz	r0, 8011b38 <_dtoa_r+0x168>
 8011b26:	4638      	mov	r0, r7
 8011b28:	f7ee fd0c 	bl	8000544 <__aeabi_i2d>
 8011b2c:	4622      	mov	r2, r4
 8011b2e:	462b      	mov	r3, r5
 8011b30:	f7ee ffda 	bl	8000ae8 <__aeabi_dcmpeq>
 8011b34:	b900      	cbnz	r0, 8011b38 <_dtoa_r+0x168>
 8011b36:	3f01      	subs	r7, #1
 8011b38:	2f16      	cmp	r7, #22
 8011b3a:	d852      	bhi.n	8011be2 <_dtoa_r+0x212>
 8011b3c:	4b5d      	ldr	r3, [pc, #372]	@ (8011cb4 <_dtoa_r+0x2e4>)
 8011b3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b4a:	f7ee ffd7 	bl	8000afc <__aeabi_dcmplt>
 8011b4e:	2800      	cmp	r0, #0
 8011b50:	d049      	beq.n	8011be6 <_dtoa_r+0x216>
 8011b52:	3f01      	subs	r7, #1
 8011b54:	2300      	movs	r3, #0
 8011b56:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b58:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011b5a:	1b9b      	subs	r3, r3, r6
 8011b5c:	1e5a      	subs	r2, r3, #1
 8011b5e:	bf45      	ittet	mi
 8011b60:	f1c3 0301 	rsbmi	r3, r3, #1
 8011b64:	9300      	strmi	r3, [sp, #0]
 8011b66:	2300      	movpl	r3, #0
 8011b68:	2300      	movmi	r3, #0
 8011b6a:	9206      	str	r2, [sp, #24]
 8011b6c:	bf54      	ite	pl
 8011b6e:	9300      	strpl	r3, [sp, #0]
 8011b70:	9306      	strmi	r3, [sp, #24]
 8011b72:	2f00      	cmp	r7, #0
 8011b74:	db39      	blt.n	8011bea <_dtoa_r+0x21a>
 8011b76:	9b06      	ldr	r3, [sp, #24]
 8011b78:	970d      	str	r7, [sp, #52]	@ 0x34
 8011b7a:	443b      	add	r3, r7
 8011b7c:	9306      	str	r3, [sp, #24]
 8011b7e:	2300      	movs	r3, #0
 8011b80:	9308      	str	r3, [sp, #32]
 8011b82:	9b07      	ldr	r3, [sp, #28]
 8011b84:	2b09      	cmp	r3, #9
 8011b86:	d863      	bhi.n	8011c50 <_dtoa_r+0x280>
 8011b88:	2b05      	cmp	r3, #5
 8011b8a:	bfc4      	itt	gt
 8011b8c:	3b04      	subgt	r3, #4
 8011b8e:	9307      	strgt	r3, [sp, #28]
 8011b90:	9b07      	ldr	r3, [sp, #28]
 8011b92:	f1a3 0302 	sub.w	r3, r3, #2
 8011b96:	bfcc      	ite	gt
 8011b98:	2400      	movgt	r4, #0
 8011b9a:	2401      	movle	r4, #1
 8011b9c:	2b03      	cmp	r3, #3
 8011b9e:	d863      	bhi.n	8011c68 <_dtoa_r+0x298>
 8011ba0:	e8df f003 	tbb	[pc, r3]
 8011ba4:	2b375452 	.word	0x2b375452
 8011ba8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011bac:	441e      	add	r6, r3
 8011bae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011bb2:	2b20      	cmp	r3, #32
 8011bb4:	bfc1      	itttt	gt
 8011bb6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011bba:	409f      	lslgt	r7, r3
 8011bbc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011bc0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011bc4:	bfd6      	itet	le
 8011bc6:	f1c3 0320 	rsble	r3, r3, #32
 8011bca:	ea47 0003 	orrgt.w	r0, r7, r3
 8011bce:	fa04 f003 	lslle.w	r0, r4, r3
 8011bd2:	f7ee fca7 	bl	8000524 <__aeabi_ui2d>
 8011bd6:	2201      	movs	r2, #1
 8011bd8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011bdc:	3e01      	subs	r6, #1
 8011bde:	9212      	str	r2, [sp, #72]	@ 0x48
 8011be0:	e776      	b.n	8011ad0 <_dtoa_r+0x100>
 8011be2:	2301      	movs	r3, #1
 8011be4:	e7b7      	b.n	8011b56 <_dtoa_r+0x186>
 8011be6:	9010      	str	r0, [sp, #64]	@ 0x40
 8011be8:	e7b6      	b.n	8011b58 <_dtoa_r+0x188>
 8011bea:	9b00      	ldr	r3, [sp, #0]
 8011bec:	1bdb      	subs	r3, r3, r7
 8011bee:	9300      	str	r3, [sp, #0]
 8011bf0:	427b      	negs	r3, r7
 8011bf2:	9308      	str	r3, [sp, #32]
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	930d      	str	r3, [sp, #52]	@ 0x34
 8011bf8:	e7c3      	b.n	8011b82 <_dtoa_r+0x1b2>
 8011bfa:	2301      	movs	r3, #1
 8011bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8011bfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c00:	eb07 0b03 	add.w	fp, r7, r3
 8011c04:	f10b 0301 	add.w	r3, fp, #1
 8011c08:	2b01      	cmp	r3, #1
 8011c0a:	9303      	str	r3, [sp, #12]
 8011c0c:	bfb8      	it	lt
 8011c0e:	2301      	movlt	r3, #1
 8011c10:	e006      	b.n	8011c20 <_dtoa_r+0x250>
 8011c12:	2301      	movs	r3, #1
 8011c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	dd28      	ble.n	8011c6e <_dtoa_r+0x29e>
 8011c1c:	469b      	mov	fp, r3
 8011c1e:	9303      	str	r3, [sp, #12]
 8011c20:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011c24:	2100      	movs	r1, #0
 8011c26:	2204      	movs	r2, #4
 8011c28:	f102 0514 	add.w	r5, r2, #20
 8011c2c:	429d      	cmp	r5, r3
 8011c2e:	d926      	bls.n	8011c7e <_dtoa_r+0x2ae>
 8011c30:	6041      	str	r1, [r0, #4]
 8011c32:	4648      	mov	r0, r9
 8011c34:	f000 fd9c 	bl	8012770 <_Balloc>
 8011c38:	4682      	mov	sl, r0
 8011c3a:	2800      	cmp	r0, #0
 8011c3c:	d142      	bne.n	8011cc4 <_dtoa_r+0x2f4>
 8011c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8011cb8 <_dtoa_r+0x2e8>)
 8011c40:	4602      	mov	r2, r0
 8011c42:	f240 11af 	movw	r1, #431	@ 0x1af
 8011c46:	e6da      	b.n	80119fe <_dtoa_r+0x2e>
 8011c48:	2300      	movs	r3, #0
 8011c4a:	e7e3      	b.n	8011c14 <_dtoa_r+0x244>
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	e7d5      	b.n	8011bfc <_dtoa_r+0x22c>
 8011c50:	2401      	movs	r4, #1
 8011c52:	2300      	movs	r3, #0
 8011c54:	9307      	str	r3, [sp, #28]
 8011c56:	9409      	str	r4, [sp, #36]	@ 0x24
 8011c58:	f04f 3bff 	mov.w	fp, #4294967295
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011c62:	2312      	movs	r3, #18
 8011c64:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c66:	e7db      	b.n	8011c20 <_dtoa_r+0x250>
 8011c68:	2301      	movs	r3, #1
 8011c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c6c:	e7f4      	b.n	8011c58 <_dtoa_r+0x288>
 8011c6e:	f04f 0b01 	mov.w	fp, #1
 8011c72:	f8cd b00c 	str.w	fp, [sp, #12]
 8011c76:	465b      	mov	r3, fp
 8011c78:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011c7c:	e7d0      	b.n	8011c20 <_dtoa_r+0x250>
 8011c7e:	3101      	adds	r1, #1
 8011c80:	0052      	lsls	r2, r2, #1
 8011c82:	e7d1      	b.n	8011c28 <_dtoa_r+0x258>
 8011c84:	f3af 8000 	nop.w
 8011c88:	636f4361 	.word	0x636f4361
 8011c8c:	3fd287a7 	.word	0x3fd287a7
 8011c90:	8b60c8b3 	.word	0x8b60c8b3
 8011c94:	3fc68a28 	.word	0x3fc68a28
 8011c98:	509f79fb 	.word	0x509f79fb
 8011c9c:	3fd34413 	.word	0x3fd34413
 8011ca0:	08013c59 	.word	0x08013c59
 8011ca4:	08013c70 	.word	0x08013c70
 8011ca8:	7ff00000 	.word	0x7ff00000
 8011cac:	08013c29 	.word	0x08013c29
 8011cb0:	3ff80000 	.word	0x3ff80000
 8011cb4:	08013dc0 	.word	0x08013dc0
 8011cb8:	08013cc8 	.word	0x08013cc8
 8011cbc:	08013c55 	.word	0x08013c55
 8011cc0:	08013c28 	.word	0x08013c28
 8011cc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011cc8:	6018      	str	r0, [r3, #0]
 8011cca:	9b03      	ldr	r3, [sp, #12]
 8011ccc:	2b0e      	cmp	r3, #14
 8011cce:	f200 80a1 	bhi.w	8011e14 <_dtoa_r+0x444>
 8011cd2:	2c00      	cmp	r4, #0
 8011cd4:	f000 809e 	beq.w	8011e14 <_dtoa_r+0x444>
 8011cd8:	2f00      	cmp	r7, #0
 8011cda:	dd33      	ble.n	8011d44 <_dtoa_r+0x374>
 8011cdc:	4b9c      	ldr	r3, [pc, #624]	@ (8011f50 <_dtoa_r+0x580>)
 8011cde:	f007 020f 	and.w	r2, r7, #15
 8011ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011ce6:	ed93 7b00 	vldr	d7, [r3]
 8011cea:	05f8      	lsls	r0, r7, #23
 8011cec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011cf0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011cf4:	d516      	bpl.n	8011d24 <_dtoa_r+0x354>
 8011cf6:	4b97      	ldr	r3, [pc, #604]	@ (8011f54 <_dtoa_r+0x584>)
 8011cf8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011cfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011d00:	f7ee fdb4 	bl	800086c <__aeabi_ddiv>
 8011d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d08:	f004 040f 	and.w	r4, r4, #15
 8011d0c:	2603      	movs	r6, #3
 8011d0e:	4d91      	ldr	r5, [pc, #580]	@ (8011f54 <_dtoa_r+0x584>)
 8011d10:	b954      	cbnz	r4, 8011d28 <_dtoa_r+0x358>
 8011d12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d1a:	f7ee fda7 	bl	800086c <__aeabi_ddiv>
 8011d1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d22:	e028      	b.n	8011d76 <_dtoa_r+0x3a6>
 8011d24:	2602      	movs	r6, #2
 8011d26:	e7f2      	b.n	8011d0e <_dtoa_r+0x33e>
 8011d28:	07e1      	lsls	r1, r4, #31
 8011d2a:	d508      	bpl.n	8011d3e <_dtoa_r+0x36e>
 8011d2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011d34:	f7ee fc70 	bl	8000618 <__aeabi_dmul>
 8011d38:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d3c:	3601      	adds	r6, #1
 8011d3e:	1064      	asrs	r4, r4, #1
 8011d40:	3508      	adds	r5, #8
 8011d42:	e7e5      	b.n	8011d10 <_dtoa_r+0x340>
 8011d44:	f000 80af 	beq.w	8011ea6 <_dtoa_r+0x4d6>
 8011d48:	427c      	negs	r4, r7
 8011d4a:	4b81      	ldr	r3, [pc, #516]	@ (8011f50 <_dtoa_r+0x580>)
 8011d4c:	4d81      	ldr	r5, [pc, #516]	@ (8011f54 <_dtoa_r+0x584>)
 8011d4e:	f004 020f 	and.w	r2, r4, #15
 8011d52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011d5e:	f7ee fc5b 	bl	8000618 <__aeabi_dmul>
 8011d62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d66:	1124      	asrs	r4, r4, #4
 8011d68:	2300      	movs	r3, #0
 8011d6a:	2602      	movs	r6, #2
 8011d6c:	2c00      	cmp	r4, #0
 8011d6e:	f040 808f 	bne.w	8011e90 <_dtoa_r+0x4c0>
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d1d3      	bne.n	8011d1e <_dtoa_r+0x34e>
 8011d76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	f000 8094 	beq.w	8011eaa <_dtoa_r+0x4da>
 8011d82:	4b75      	ldr	r3, [pc, #468]	@ (8011f58 <_dtoa_r+0x588>)
 8011d84:	2200      	movs	r2, #0
 8011d86:	4620      	mov	r0, r4
 8011d88:	4629      	mov	r1, r5
 8011d8a:	f7ee feb7 	bl	8000afc <__aeabi_dcmplt>
 8011d8e:	2800      	cmp	r0, #0
 8011d90:	f000 808b 	beq.w	8011eaa <_dtoa_r+0x4da>
 8011d94:	9b03      	ldr	r3, [sp, #12]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	f000 8087 	beq.w	8011eaa <_dtoa_r+0x4da>
 8011d9c:	f1bb 0f00 	cmp.w	fp, #0
 8011da0:	dd34      	ble.n	8011e0c <_dtoa_r+0x43c>
 8011da2:	4620      	mov	r0, r4
 8011da4:	4b6d      	ldr	r3, [pc, #436]	@ (8011f5c <_dtoa_r+0x58c>)
 8011da6:	2200      	movs	r2, #0
 8011da8:	4629      	mov	r1, r5
 8011daa:	f7ee fc35 	bl	8000618 <__aeabi_dmul>
 8011dae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011db2:	f107 38ff 	add.w	r8, r7, #4294967295
 8011db6:	3601      	adds	r6, #1
 8011db8:	465c      	mov	r4, fp
 8011dba:	4630      	mov	r0, r6
 8011dbc:	f7ee fbc2 	bl	8000544 <__aeabi_i2d>
 8011dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011dc4:	f7ee fc28 	bl	8000618 <__aeabi_dmul>
 8011dc8:	4b65      	ldr	r3, [pc, #404]	@ (8011f60 <_dtoa_r+0x590>)
 8011dca:	2200      	movs	r2, #0
 8011dcc:	f7ee fa6e 	bl	80002ac <__adddf3>
 8011dd0:	4605      	mov	r5, r0
 8011dd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011dd6:	2c00      	cmp	r4, #0
 8011dd8:	d16a      	bne.n	8011eb0 <_dtoa_r+0x4e0>
 8011dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dde:	4b61      	ldr	r3, [pc, #388]	@ (8011f64 <_dtoa_r+0x594>)
 8011de0:	2200      	movs	r2, #0
 8011de2:	f7ee fa61 	bl	80002a8 <__aeabi_dsub>
 8011de6:	4602      	mov	r2, r0
 8011de8:	460b      	mov	r3, r1
 8011dea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011dee:	462a      	mov	r2, r5
 8011df0:	4633      	mov	r3, r6
 8011df2:	f7ee fea1 	bl	8000b38 <__aeabi_dcmpgt>
 8011df6:	2800      	cmp	r0, #0
 8011df8:	f040 8298 	bne.w	801232c <_dtoa_r+0x95c>
 8011dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011e00:	462a      	mov	r2, r5
 8011e02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011e06:	f7ee fe79 	bl	8000afc <__aeabi_dcmplt>
 8011e0a:	bb38      	cbnz	r0, 8011e5c <_dtoa_r+0x48c>
 8011e0c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011e10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011e14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	f2c0 8157 	blt.w	80120ca <_dtoa_r+0x6fa>
 8011e1c:	2f0e      	cmp	r7, #14
 8011e1e:	f300 8154 	bgt.w	80120ca <_dtoa_r+0x6fa>
 8011e22:	4b4b      	ldr	r3, [pc, #300]	@ (8011f50 <_dtoa_r+0x580>)
 8011e24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011e28:	ed93 7b00 	vldr	d7, [r3]
 8011e2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	ed8d 7b00 	vstr	d7, [sp]
 8011e34:	f280 80e5 	bge.w	8012002 <_dtoa_r+0x632>
 8011e38:	9b03      	ldr	r3, [sp, #12]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	f300 80e1 	bgt.w	8012002 <_dtoa_r+0x632>
 8011e40:	d10c      	bne.n	8011e5c <_dtoa_r+0x48c>
 8011e42:	4b48      	ldr	r3, [pc, #288]	@ (8011f64 <_dtoa_r+0x594>)
 8011e44:	2200      	movs	r2, #0
 8011e46:	ec51 0b17 	vmov	r0, r1, d7
 8011e4a:	f7ee fbe5 	bl	8000618 <__aeabi_dmul>
 8011e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e52:	f7ee fe67 	bl	8000b24 <__aeabi_dcmpge>
 8011e56:	2800      	cmp	r0, #0
 8011e58:	f000 8266 	beq.w	8012328 <_dtoa_r+0x958>
 8011e5c:	2400      	movs	r4, #0
 8011e5e:	4625      	mov	r5, r4
 8011e60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e62:	4656      	mov	r6, sl
 8011e64:	ea6f 0803 	mvn.w	r8, r3
 8011e68:	2700      	movs	r7, #0
 8011e6a:	4621      	mov	r1, r4
 8011e6c:	4648      	mov	r0, r9
 8011e6e:	f000 fcbf 	bl	80127f0 <_Bfree>
 8011e72:	2d00      	cmp	r5, #0
 8011e74:	f000 80bd 	beq.w	8011ff2 <_dtoa_r+0x622>
 8011e78:	b12f      	cbz	r7, 8011e86 <_dtoa_r+0x4b6>
 8011e7a:	42af      	cmp	r7, r5
 8011e7c:	d003      	beq.n	8011e86 <_dtoa_r+0x4b6>
 8011e7e:	4639      	mov	r1, r7
 8011e80:	4648      	mov	r0, r9
 8011e82:	f000 fcb5 	bl	80127f0 <_Bfree>
 8011e86:	4629      	mov	r1, r5
 8011e88:	4648      	mov	r0, r9
 8011e8a:	f000 fcb1 	bl	80127f0 <_Bfree>
 8011e8e:	e0b0      	b.n	8011ff2 <_dtoa_r+0x622>
 8011e90:	07e2      	lsls	r2, r4, #31
 8011e92:	d505      	bpl.n	8011ea0 <_dtoa_r+0x4d0>
 8011e94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011e98:	f7ee fbbe 	bl	8000618 <__aeabi_dmul>
 8011e9c:	3601      	adds	r6, #1
 8011e9e:	2301      	movs	r3, #1
 8011ea0:	1064      	asrs	r4, r4, #1
 8011ea2:	3508      	adds	r5, #8
 8011ea4:	e762      	b.n	8011d6c <_dtoa_r+0x39c>
 8011ea6:	2602      	movs	r6, #2
 8011ea8:	e765      	b.n	8011d76 <_dtoa_r+0x3a6>
 8011eaa:	9c03      	ldr	r4, [sp, #12]
 8011eac:	46b8      	mov	r8, r7
 8011eae:	e784      	b.n	8011dba <_dtoa_r+0x3ea>
 8011eb0:	4b27      	ldr	r3, [pc, #156]	@ (8011f50 <_dtoa_r+0x580>)
 8011eb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011eb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011eb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011ebc:	4454      	add	r4, sl
 8011ebe:	2900      	cmp	r1, #0
 8011ec0:	d054      	beq.n	8011f6c <_dtoa_r+0x59c>
 8011ec2:	4929      	ldr	r1, [pc, #164]	@ (8011f68 <_dtoa_r+0x598>)
 8011ec4:	2000      	movs	r0, #0
 8011ec6:	f7ee fcd1 	bl	800086c <__aeabi_ddiv>
 8011eca:	4633      	mov	r3, r6
 8011ecc:	462a      	mov	r2, r5
 8011ece:	f7ee f9eb 	bl	80002a8 <__aeabi_dsub>
 8011ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ed6:	4656      	mov	r6, sl
 8011ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011edc:	f7ee fe4c 	bl	8000b78 <__aeabi_d2iz>
 8011ee0:	4605      	mov	r5, r0
 8011ee2:	f7ee fb2f 	bl	8000544 <__aeabi_i2d>
 8011ee6:	4602      	mov	r2, r0
 8011ee8:	460b      	mov	r3, r1
 8011eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011eee:	f7ee f9db 	bl	80002a8 <__aeabi_dsub>
 8011ef2:	3530      	adds	r5, #48	@ 0x30
 8011ef4:	4602      	mov	r2, r0
 8011ef6:	460b      	mov	r3, r1
 8011ef8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011efc:	f806 5b01 	strb.w	r5, [r6], #1
 8011f00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f04:	f7ee fdfa 	bl	8000afc <__aeabi_dcmplt>
 8011f08:	2800      	cmp	r0, #0
 8011f0a:	d172      	bne.n	8011ff2 <_dtoa_r+0x622>
 8011f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f10:	4911      	ldr	r1, [pc, #68]	@ (8011f58 <_dtoa_r+0x588>)
 8011f12:	2000      	movs	r0, #0
 8011f14:	f7ee f9c8 	bl	80002a8 <__aeabi_dsub>
 8011f18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f1c:	f7ee fdee 	bl	8000afc <__aeabi_dcmplt>
 8011f20:	2800      	cmp	r0, #0
 8011f22:	f040 80b4 	bne.w	801208e <_dtoa_r+0x6be>
 8011f26:	42a6      	cmp	r6, r4
 8011f28:	f43f af70 	beq.w	8011e0c <_dtoa_r+0x43c>
 8011f2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011f30:	4b0a      	ldr	r3, [pc, #40]	@ (8011f5c <_dtoa_r+0x58c>)
 8011f32:	2200      	movs	r2, #0
 8011f34:	f7ee fb70 	bl	8000618 <__aeabi_dmul>
 8011f38:	4b08      	ldr	r3, [pc, #32]	@ (8011f5c <_dtoa_r+0x58c>)
 8011f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011f3e:	2200      	movs	r2, #0
 8011f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f44:	f7ee fb68 	bl	8000618 <__aeabi_dmul>
 8011f48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f4c:	e7c4      	b.n	8011ed8 <_dtoa_r+0x508>
 8011f4e:	bf00      	nop
 8011f50:	08013dc0 	.word	0x08013dc0
 8011f54:	08013d98 	.word	0x08013d98
 8011f58:	3ff00000 	.word	0x3ff00000
 8011f5c:	40240000 	.word	0x40240000
 8011f60:	401c0000 	.word	0x401c0000
 8011f64:	40140000 	.word	0x40140000
 8011f68:	3fe00000 	.word	0x3fe00000
 8011f6c:	4631      	mov	r1, r6
 8011f6e:	4628      	mov	r0, r5
 8011f70:	f7ee fb52 	bl	8000618 <__aeabi_dmul>
 8011f74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011f78:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011f7a:	4656      	mov	r6, sl
 8011f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f80:	f7ee fdfa 	bl	8000b78 <__aeabi_d2iz>
 8011f84:	4605      	mov	r5, r0
 8011f86:	f7ee fadd 	bl	8000544 <__aeabi_i2d>
 8011f8a:	4602      	mov	r2, r0
 8011f8c:	460b      	mov	r3, r1
 8011f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f92:	f7ee f989 	bl	80002a8 <__aeabi_dsub>
 8011f96:	3530      	adds	r5, #48	@ 0x30
 8011f98:	f806 5b01 	strb.w	r5, [r6], #1
 8011f9c:	4602      	mov	r2, r0
 8011f9e:	460b      	mov	r3, r1
 8011fa0:	42a6      	cmp	r6, r4
 8011fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011fa6:	f04f 0200 	mov.w	r2, #0
 8011faa:	d124      	bne.n	8011ff6 <_dtoa_r+0x626>
 8011fac:	4baf      	ldr	r3, [pc, #700]	@ (801226c <_dtoa_r+0x89c>)
 8011fae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011fb2:	f7ee f97b 	bl	80002ac <__adddf3>
 8011fb6:	4602      	mov	r2, r0
 8011fb8:	460b      	mov	r3, r1
 8011fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fbe:	f7ee fdbb 	bl	8000b38 <__aeabi_dcmpgt>
 8011fc2:	2800      	cmp	r0, #0
 8011fc4:	d163      	bne.n	801208e <_dtoa_r+0x6be>
 8011fc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011fca:	49a8      	ldr	r1, [pc, #672]	@ (801226c <_dtoa_r+0x89c>)
 8011fcc:	2000      	movs	r0, #0
 8011fce:	f7ee f96b 	bl	80002a8 <__aeabi_dsub>
 8011fd2:	4602      	mov	r2, r0
 8011fd4:	460b      	mov	r3, r1
 8011fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fda:	f7ee fd8f 	bl	8000afc <__aeabi_dcmplt>
 8011fde:	2800      	cmp	r0, #0
 8011fe0:	f43f af14 	beq.w	8011e0c <_dtoa_r+0x43c>
 8011fe4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011fe6:	1e73      	subs	r3, r6, #1
 8011fe8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011fea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011fee:	2b30      	cmp	r3, #48	@ 0x30
 8011ff0:	d0f8      	beq.n	8011fe4 <_dtoa_r+0x614>
 8011ff2:	4647      	mov	r7, r8
 8011ff4:	e03b      	b.n	801206e <_dtoa_r+0x69e>
 8011ff6:	4b9e      	ldr	r3, [pc, #632]	@ (8012270 <_dtoa_r+0x8a0>)
 8011ff8:	f7ee fb0e 	bl	8000618 <__aeabi_dmul>
 8011ffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012000:	e7bc      	b.n	8011f7c <_dtoa_r+0x5ac>
 8012002:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012006:	4656      	mov	r6, sl
 8012008:	e9dd 2300 	ldrd	r2, r3, [sp]
 801200c:	4620      	mov	r0, r4
 801200e:	4629      	mov	r1, r5
 8012010:	f7ee fc2c 	bl	800086c <__aeabi_ddiv>
 8012014:	f7ee fdb0 	bl	8000b78 <__aeabi_d2iz>
 8012018:	4680      	mov	r8, r0
 801201a:	f7ee fa93 	bl	8000544 <__aeabi_i2d>
 801201e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012022:	f7ee faf9 	bl	8000618 <__aeabi_dmul>
 8012026:	4602      	mov	r2, r0
 8012028:	460b      	mov	r3, r1
 801202a:	4620      	mov	r0, r4
 801202c:	4629      	mov	r1, r5
 801202e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012032:	f7ee f939 	bl	80002a8 <__aeabi_dsub>
 8012036:	f806 4b01 	strb.w	r4, [r6], #1
 801203a:	9d03      	ldr	r5, [sp, #12]
 801203c:	eba6 040a 	sub.w	r4, r6, sl
 8012040:	42a5      	cmp	r5, r4
 8012042:	4602      	mov	r2, r0
 8012044:	460b      	mov	r3, r1
 8012046:	d133      	bne.n	80120b0 <_dtoa_r+0x6e0>
 8012048:	f7ee f930 	bl	80002ac <__adddf3>
 801204c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012050:	4604      	mov	r4, r0
 8012052:	460d      	mov	r5, r1
 8012054:	f7ee fd70 	bl	8000b38 <__aeabi_dcmpgt>
 8012058:	b9c0      	cbnz	r0, 801208c <_dtoa_r+0x6bc>
 801205a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801205e:	4620      	mov	r0, r4
 8012060:	4629      	mov	r1, r5
 8012062:	f7ee fd41 	bl	8000ae8 <__aeabi_dcmpeq>
 8012066:	b110      	cbz	r0, 801206e <_dtoa_r+0x69e>
 8012068:	f018 0f01 	tst.w	r8, #1
 801206c:	d10e      	bne.n	801208c <_dtoa_r+0x6bc>
 801206e:	9902      	ldr	r1, [sp, #8]
 8012070:	4648      	mov	r0, r9
 8012072:	f000 fbbd 	bl	80127f0 <_Bfree>
 8012076:	2300      	movs	r3, #0
 8012078:	7033      	strb	r3, [r6, #0]
 801207a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801207c:	3701      	adds	r7, #1
 801207e:	601f      	str	r7, [r3, #0]
 8012080:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012082:	2b00      	cmp	r3, #0
 8012084:	f000 824b 	beq.w	801251e <_dtoa_r+0xb4e>
 8012088:	601e      	str	r6, [r3, #0]
 801208a:	e248      	b.n	801251e <_dtoa_r+0xb4e>
 801208c:	46b8      	mov	r8, r7
 801208e:	4633      	mov	r3, r6
 8012090:	461e      	mov	r6, r3
 8012092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012096:	2a39      	cmp	r2, #57	@ 0x39
 8012098:	d106      	bne.n	80120a8 <_dtoa_r+0x6d8>
 801209a:	459a      	cmp	sl, r3
 801209c:	d1f8      	bne.n	8012090 <_dtoa_r+0x6c0>
 801209e:	2230      	movs	r2, #48	@ 0x30
 80120a0:	f108 0801 	add.w	r8, r8, #1
 80120a4:	f88a 2000 	strb.w	r2, [sl]
 80120a8:	781a      	ldrb	r2, [r3, #0]
 80120aa:	3201      	adds	r2, #1
 80120ac:	701a      	strb	r2, [r3, #0]
 80120ae:	e7a0      	b.n	8011ff2 <_dtoa_r+0x622>
 80120b0:	4b6f      	ldr	r3, [pc, #444]	@ (8012270 <_dtoa_r+0x8a0>)
 80120b2:	2200      	movs	r2, #0
 80120b4:	f7ee fab0 	bl	8000618 <__aeabi_dmul>
 80120b8:	2200      	movs	r2, #0
 80120ba:	2300      	movs	r3, #0
 80120bc:	4604      	mov	r4, r0
 80120be:	460d      	mov	r5, r1
 80120c0:	f7ee fd12 	bl	8000ae8 <__aeabi_dcmpeq>
 80120c4:	2800      	cmp	r0, #0
 80120c6:	d09f      	beq.n	8012008 <_dtoa_r+0x638>
 80120c8:	e7d1      	b.n	801206e <_dtoa_r+0x69e>
 80120ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80120cc:	2a00      	cmp	r2, #0
 80120ce:	f000 80ea 	beq.w	80122a6 <_dtoa_r+0x8d6>
 80120d2:	9a07      	ldr	r2, [sp, #28]
 80120d4:	2a01      	cmp	r2, #1
 80120d6:	f300 80cd 	bgt.w	8012274 <_dtoa_r+0x8a4>
 80120da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80120dc:	2a00      	cmp	r2, #0
 80120de:	f000 80c1 	beq.w	8012264 <_dtoa_r+0x894>
 80120e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80120e6:	9c08      	ldr	r4, [sp, #32]
 80120e8:	9e00      	ldr	r6, [sp, #0]
 80120ea:	9a00      	ldr	r2, [sp, #0]
 80120ec:	441a      	add	r2, r3
 80120ee:	9200      	str	r2, [sp, #0]
 80120f0:	9a06      	ldr	r2, [sp, #24]
 80120f2:	2101      	movs	r1, #1
 80120f4:	441a      	add	r2, r3
 80120f6:	4648      	mov	r0, r9
 80120f8:	9206      	str	r2, [sp, #24]
 80120fa:	f000 fc2d 	bl	8012958 <__i2b>
 80120fe:	4605      	mov	r5, r0
 8012100:	b166      	cbz	r6, 801211c <_dtoa_r+0x74c>
 8012102:	9b06      	ldr	r3, [sp, #24]
 8012104:	2b00      	cmp	r3, #0
 8012106:	dd09      	ble.n	801211c <_dtoa_r+0x74c>
 8012108:	42b3      	cmp	r3, r6
 801210a:	9a00      	ldr	r2, [sp, #0]
 801210c:	bfa8      	it	ge
 801210e:	4633      	movge	r3, r6
 8012110:	1ad2      	subs	r2, r2, r3
 8012112:	9200      	str	r2, [sp, #0]
 8012114:	9a06      	ldr	r2, [sp, #24]
 8012116:	1af6      	subs	r6, r6, r3
 8012118:	1ad3      	subs	r3, r2, r3
 801211a:	9306      	str	r3, [sp, #24]
 801211c:	9b08      	ldr	r3, [sp, #32]
 801211e:	b30b      	cbz	r3, 8012164 <_dtoa_r+0x794>
 8012120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012122:	2b00      	cmp	r3, #0
 8012124:	f000 80c6 	beq.w	80122b4 <_dtoa_r+0x8e4>
 8012128:	2c00      	cmp	r4, #0
 801212a:	f000 80c0 	beq.w	80122ae <_dtoa_r+0x8de>
 801212e:	4629      	mov	r1, r5
 8012130:	4622      	mov	r2, r4
 8012132:	4648      	mov	r0, r9
 8012134:	f000 fcc8 	bl	8012ac8 <__pow5mult>
 8012138:	9a02      	ldr	r2, [sp, #8]
 801213a:	4601      	mov	r1, r0
 801213c:	4605      	mov	r5, r0
 801213e:	4648      	mov	r0, r9
 8012140:	f000 fc20 	bl	8012984 <__multiply>
 8012144:	9902      	ldr	r1, [sp, #8]
 8012146:	4680      	mov	r8, r0
 8012148:	4648      	mov	r0, r9
 801214a:	f000 fb51 	bl	80127f0 <_Bfree>
 801214e:	9b08      	ldr	r3, [sp, #32]
 8012150:	1b1b      	subs	r3, r3, r4
 8012152:	9308      	str	r3, [sp, #32]
 8012154:	f000 80b1 	beq.w	80122ba <_dtoa_r+0x8ea>
 8012158:	9a08      	ldr	r2, [sp, #32]
 801215a:	4641      	mov	r1, r8
 801215c:	4648      	mov	r0, r9
 801215e:	f000 fcb3 	bl	8012ac8 <__pow5mult>
 8012162:	9002      	str	r0, [sp, #8]
 8012164:	2101      	movs	r1, #1
 8012166:	4648      	mov	r0, r9
 8012168:	f000 fbf6 	bl	8012958 <__i2b>
 801216c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801216e:	4604      	mov	r4, r0
 8012170:	2b00      	cmp	r3, #0
 8012172:	f000 81d8 	beq.w	8012526 <_dtoa_r+0xb56>
 8012176:	461a      	mov	r2, r3
 8012178:	4601      	mov	r1, r0
 801217a:	4648      	mov	r0, r9
 801217c:	f000 fca4 	bl	8012ac8 <__pow5mult>
 8012180:	9b07      	ldr	r3, [sp, #28]
 8012182:	2b01      	cmp	r3, #1
 8012184:	4604      	mov	r4, r0
 8012186:	f300 809f 	bgt.w	80122c8 <_dtoa_r+0x8f8>
 801218a:	9b04      	ldr	r3, [sp, #16]
 801218c:	2b00      	cmp	r3, #0
 801218e:	f040 8097 	bne.w	80122c0 <_dtoa_r+0x8f0>
 8012192:	9b05      	ldr	r3, [sp, #20]
 8012194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012198:	2b00      	cmp	r3, #0
 801219a:	f040 8093 	bne.w	80122c4 <_dtoa_r+0x8f4>
 801219e:	9b05      	ldr	r3, [sp, #20]
 80121a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80121a4:	0d1b      	lsrs	r3, r3, #20
 80121a6:	051b      	lsls	r3, r3, #20
 80121a8:	b133      	cbz	r3, 80121b8 <_dtoa_r+0x7e8>
 80121aa:	9b00      	ldr	r3, [sp, #0]
 80121ac:	3301      	adds	r3, #1
 80121ae:	9300      	str	r3, [sp, #0]
 80121b0:	9b06      	ldr	r3, [sp, #24]
 80121b2:	3301      	adds	r3, #1
 80121b4:	9306      	str	r3, [sp, #24]
 80121b6:	2301      	movs	r3, #1
 80121b8:	9308      	str	r3, [sp, #32]
 80121ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80121bc:	2b00      	cmp	r3, #0
 80121be:	f000 81b8 	beq.w	8012532 <_dtoa_r+0xb62>
 80121c2:	6923      	ldr	r3, [r4, #16]
 80121c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80121c8:	6918      	ldr	r0, [r3, #16]
 80121ca:	f000 fb79 	bl	80128c0 <__hi0bits>
 80121ce:	f1c0 0020 	rsb	r0, r0, #32
 80121d2:	9b06      	ldr	r3, [sp, #24]
 80121d4:	4418      	add	r0, r3
 80121d6:	f010 001f 	ands.w	r0, r0, #31
 80121da:	f000 8082 	beq.w	80122e2 <_dtoa_r+0x912>
 80121de:	f1c0 0320 	rsb	r3, r0, #32
 80121e2:	2b04      	cmp	r3, #4
 80121e4:	dd73      	ble.n	80122ce <_dtoa_r+0x8fe>
 80121e6:	9b00      	ldr	r3, [sp, #0]
 80121e8:	f1c0 001c 	rsb	r0, r0, #28
 80121ec:	4403      	add	r3, r0
 80121ee:	9300      	str	r3, [sp, #0]
 80121f0:	9b06      	ldr	r3, [sp, #24]
 80121f2:	4403      	add	r3, r0
 80121f4:	4406      	add	r6, r0
 80121f6:	9306      	str	r3, [sp, #24]
 80121f8:	9b00      	ldr	r3, [sp, #0]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	dd05      	ble.n	801220a <_dtoa_r+0x83a>
 80121fe:	9902      	ldr	r1, [sp, #8]
 8012200:	461a      	mov	r2, r3
 8012202:	4648      	mov	r0, r9
 8012204:	f000 fcba 	bl	8012b7c <__lshift>
 8012208:	9002      	str	r0, [sp, #8]
 801220a:	9b06      	ldr	r3, [sp, #24]
 801220c:	2b00      	cmp	r3, #0
 801220e:	dd05      	ble.n	801221c <_dtoa_r+0x84c>
 8012210:	4621      	mov	r1, r4
 8012212:	461a      	mov	r2, r3
 8012214:	4648      	mov	r0, r9
 8012216:	f000 fcb1 	bl	8012b7c <__lshift>
 801221a:	4604      	mov	r4, r0
 801221c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801221e:	2b00      	cmp	r3, #0
 8012220:	d061      	beq.n	80122e6 <_dtoa_r+0x916>
 8012222:	9802      	ldr	r0, [sp, #8]
 8012224:	4621      	mov	r1, r4
 8012226:	f000 fd15 	bl	8012c54 <__mcmp>
 801222a:	2800      	cmp	r0, #0
 801222c:	da5b      	bge.n	80122e6 <_dtoa_r+0x916>
 801222e:	2300      	movs	r3, #0
 8012230:	9902      	ldr	r1, [sp, #8]
 8012232:	220a      	movs	r2, #10
 8012234:	4648      	mov	r0, r9
 8012236:	f000 fafd 	bl	8012834 <__multadd>
 801223a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801223c:	9002      	str	r0, [sp, #8]
 801223e:	f107 38ff 	add.w	r8, r7, #4294967295
 8012242:	2b00      	cmp	r3, #0
 8012244:	f000 8177 	beq.w	8012536 <_dtoa_r+0xb66>
 8012248:	4629      	mov	r1, r5
 801224a:	2300      	movs	r3, #0
 801224c:	220a      	movs	r2, #10
 801224e:	4648      	mov	r0, r9
 8012250:	f000 faf0 	bl	8012834 <__multadd>
 8012254:	f1bb 0f00 	cmp.w	fp, #0
 8012258:	4605      	mov	r5, r0
 801225a:	dc6f      	bgt.n	801233c <_dtoa_r+0x96c>
 801225c:	9b07      	ldr	r3, [sp, #28]
 801225e:	2b02      	cmp	r3, #2
 8012260:	dc49      	bgt.n	80122f6 <_dtoa_r+0x926>
 8012262:	e06b      	b.n	801233c <_dtoa_r+0x96c>
 8012264:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012266:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801226a:	e73c      	b.n	80120e6 <_dtoa_r+0x716>
 801226c:	3fe00000 	.word	0x3fe00000
 8012270:	40240000 	.word	0x40240000
 8012274:	9b03      	ldr	r3, [sp, #12]
 8012276:	1e5c      	subs	r4, r3, #1
 8012278:	9b08      	ldr	r3, [sp, #32]
 801227a:	42a3      	cmp	r3, r4
 801227c:	db09      	blt.n	8012292 <_dtoa_r+0x8c2>
 801227e:	1b1c      	subs	r4, r3, r4
 8012280:	9b03      	ldr	r3, [sp, #12]
 8012282:	2b00      	cmp	r3, #0
 8012284:	f6bf af30 	bge.w	80120e8 <_dtoa_r+0x718>
 8012288:	9b00      	ldr	r3, [sp, #0]
 801228a:	9a03      	ldr	r2, [sp, #12]
 801228c:	1a9e      	subs	r6, r3, r2
 801228e:	2300      	movs	r3, #0
 8012290:	e72b      	b.n	80120ea <_dtoa_r+0x71a>
 8012292:	9b08      	ldr	r3, [sp, #32]
 8012294:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012296:	9408      	str	r4, [sp, #32]
 8012298:	1ae3      	subs	r3, r4, r3
 801229a:	441a      	add	r2, r3
 801229c:	9e00      	ldr	r6, [sp, #0]
 801229e:	9b03      	ldr	r3, [sp, #12]
 80122a0:	920d      	str	r2, [sp, #52]	@ 0x34
 80122a2:	2400      	movs	r4, #0
 80122a4:	e721      	b.n	80120ea <_dtoa_r+0x71a>
 80122a6:	9c08      	ldr	r4, [sp, #32]
 80122a8:	9e00      	ldr	r6, [sp, #0]
 80122aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80122ac:	e728      	b.n	8012100 <_dtoa_r+0x730>
 80122ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80122b2:	e751      	b.n	8012158 <_dtoa_r+0x788>
 80122b4:	9a08      	ldr	r2, [sp, #32]
 80122b6:	9902      	ldr	r1, [sp, #8]
 80122b8:	e750      	b.n	801215c <_dtoa_r+0x78c>
 80122ba:	f8cd 8008 	str.w	r8, [sp, #8]
 80122be:	e751      	b.n	8012164 <_dtoa_r+0x794>
 80122c0:	2300      	movs	r3, #0
 80122c2:	e779      	b.n	80121b8 <_dtoa_r+0x7e8>
 80122c4:	9b04      	ldr	r3, [sp, #16]
 80122c6:	e777      	b.n	80121b8 <_dtoa_r+0x7e8>
 80122c8:	2300      	movs	r3, #0
 80122ca:	9308      	str	r3, [sp, #32]
 80122cc:	e779      	b.n	80121c2 <_dtoa_r+0x7f2>
 80122ce:	d093      	beq.n	80121f8 <_dtoa_r+0x828>
 80122d0:	9a00      	ldr	r2, [sp, #0]
 80122d2:	331c      	adds	r3, #28
 80122d4:	441a      	add	r2, r3
 80122d6:	9200      	str	r2, [sp, #0]
 80122d8:	9a06      	ldr	r2, [sp, #24]
 80122da:	441a      	add	r2, r3
 80122dc:	441e      	add	r6, r3
 80122de:	9206      	str	r2, [sp, #24]
 80122e0:	e78a      	b.n	80121f8 <_dtoa_r+0x828>
 80122e2:	4603      	mov	r3, r0
 80122e4:	e7f4      	b.n	80122d0 <_dtoa_r+0x900>
 80122e6:	9b03      	ldr	r3, [sp, #12]
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	46b8      	mov	r8, r7
 80122ec:	dc20      	bgt.n	8012330 <_dtoa_r+0x960>
 80122ee:	469b      	mov	fp, r3
 80122f0:	9b07      	ldr	r3, [sp, #28]
 80122f2:	2b02      	cmp	r3, #2
 80122f4:	dd1e      	ble.n	8012334 <_dtoa_r+0x964>
 80122f6:	f1bb 0f00 	cmp.w	fp, #0
 80122fa:	f47f adb1 	bne.w	8011e60 <_dtoa_r+0x490>
 80122fe:	4621      	mov	r1, r4
 8012300:	465b      	mov	r3, fp
 8012302:	2205      	movs	r2, #5
 8012304:	4648      	mov	r0, r9
 8012306:	f000 fa95 	bl	8012834 <__multadd>
 801230a:	4601      	mov	r1, r0
 801230c:	4604      	mov	r4, r0
 801230e:	9802      	ldr	r0, [sp, #8]
 8012310:	f000 fca0 	bl	8012c54 <__mcmp>
 8012314:	2800      	cmp	r0, #0
 8012316:	f77f ada3 	ble.w	8011e60 <_dtoa_r+0x490>
 801231a:	4656      	mov	r6, sl
 801231c:	2331      	movs	r3, #49	@ 0x31
 801231e:	f806 3b01 	strb.w	r3, [r6], #1
 8012322:	f108 0801 	add.w	r8, r8, #1
 8012326:	e59f      	b.n	8011e68 <_dtoa_r+0x498>
 8012328:	9c03      	ldr	r4, [sp, #12]
 801232a:	46b8      	mov	r8, r7
 801232c:	4625      	mov	r5, r4
 801232e:	e7f4      	b.n	801231a <_dtoa_r+0x94a>
 8012330:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012336:	2b00      	cmp	r3, #0
 8012338:	f000 8101 	beq.w	801253e <_dtoa_r+0xb6e>
 801233c:	2e00      	cmp	r6, #0
 801233e:	dd05      	ble.n	801234c <_dtoa_r+0x97c>
 8012340:	4629      	mov	r1, r5
 8012342:	4632      	mov	r2, r6
 8012344:	4648      	mov	r0, r9
 8012346:	f000 fc19 	bl	8012b7c <__lshift>
 801234a:	4605      	mov	r5, r0
 801234c:	9b08      	ldr	r3, [sp, #32]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d05c      	beq.n	801240c <_dtoa_r+0xa3c>
 8012352:	6869      	ldr	r1, [r5, #4]
 8012354:	4648      	mov	r0, r9
 8012356:	f000 fa0b 	bl	8012770 <_Balloc>
 801235a:	4606      	mov	r6, r0
 801235c:	b928      	cbnz	r0, 801236a <_dtoa_r+0x99a>
 801235e:	4b82      	ldr	r3, [pc, #520]	@ (8012568 <_dtoa_r+0xb98>)
 8012360:	4602      	mov	r2, r0
 8012362:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012366:	f7ff bb4a 	b.w	80119fe <_dtoa_r+0x2e>
 801236a:	692a      	ldr	r2, [r5, #16]
 801236c:	3202      	adds	r2, #2
 801236e:	0092      	lsls	r2, r2, #2
 8012370:	f105 010c 	add.w	r1, r5, #12
 8012374:	300c      	adds	r0, #12
 8012376:	f7ff fa92 	bl	801189e <memcpy>
 801237a:	2201      	movs	r2, #1
 801237c:	4631      	mov	r1, r6
 801237e:	4648      	mov	r0, r9
 8012380:	f000 fbfc 	bl	8012b7c <__lshift>
 8012384:	f10a 0301 	add.w	r3, sl, #1
 8012388:	9300      	str	r3, [sp, #0]
 801238a:	eb0a 030b 	add.w	r3, sl, fp
 801238e:	9308      	str	r3, [sp, #32]
 8012390:	9b04      	ldr	r3, [sp, #16]
 8012392:	f003 0301 	and.w	r3, r3, #1
 8012396:	462f      	mov	r7, r5
 8012398:	9306      	str	r3, [sp, #24]
 801239a:	4605      	mov	r5, r0
 801239c:	9b00      	ldr	r3, [sp, #0]
 801239e:	9802      	ldr	r0, [sp, #8]
 80123a0:	4621      	mov	r1, r4
 80123a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80123a6:	f7ff fa88 	bl	80118ba <quorem>
 80123aa:	4603      	mov	r3, r0
 80123ac:	3330      	adds	r3, #48	@ 0x30
 80123ae:	9003      	str	r0, [sp, #12]
 80123b0:	4639      	mov	r1, r7
 80123b2:	9802      	ldr	r0, [sp, #8]
 80123b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80123b6:	f000 fc4d 	bl	8012c54 <__mcmp>
 80123ba:	462a      	mov	r2, r5
 80123bc:	9004      	str	r0, [sp, #16]
 80123be:	4621      	mov	r1, r4
 80123c0:	4648      	mov	r0, r9
 80123c2:	f000 fc63 	bl	8012c8c <__mdiff>
 80123c6:	68c2      	ldr	r2, [r0, #12]
 80123c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123ca:	4606      	mov	r6, r0
 80123cc:	bb02      	cbnz	r2, 8012410 <_dtoa_r+0xa40>
 80123ce:	4601      	mov	r1, r0
 80123d0:	9802      	ldr	r0, [sp, #8]
 80123d2:	f000 fc3f 	bl	8012c54 <__mcmp>
 80123d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123d8:	4602      	mov	r2, r0
 80123da:	4631      	mov	r1, r6
 80123dc:	4648      	mov	r0, r9
 80123de:	920c      	str	r2, [sp, #48]	@ 0x30
 80123e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80123e2:	f000 fa05 	bl	80127f0 <_Bfree>
 80123e6:	9b07      	ldr	r3, [sp, #28]
 80123e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80123ea:	9e00      	ldr	r6, [sp, #0]
 80123ec:	ea42 0103 	orr.w	r1, r2, r3
 80123f0:	9b06      	ldr	r3, [sp, #24]
 80123f2:	4319      	orrs	r1, r3
 80123f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123f6:	d10d      	bne.n	8012414 <_dtoa_r+0xa44>
 80123f8:	2b39      	cmp	r3, #57	@ 0x39
 80123fa:	d027      	beq.n	801244c <_dtoa_r+0xa7c>
 80123fc:	9a04      	ldr	r2, [sp, #16]
 80123fe:	2a00      	cmp	r2, #0
 8012400:	dd01      	ble.n	8012406 <_dtoa_r+0xa36>
 8012402:	9b03      	ldr	r3, [sp, #12]
 8012404:	3331      	adds	r3, #49	@ 0x31
 8012406:	f88b 3000 	strb.w	r3, [fp]
 801240a:	e52e      	b.n	8011e6a <_dtoa_r+0x49a>
 801240c:	4628      	mov	r0, r5
 801240e:	e7b9      	b.n	8012384 <_dtoa_r+0x9b4>
 8012410:	2201      	movs	r2, #1
 8012412:	e7e2      	b.n	80123da <_dtoa_r+0xa0a>
 8012414:	9904      	ldr	r1, [sp, #16]
 8012416:	2900      	cmp	r1, #0
 8012418:	db04      	blt.n	8012424 <_dtoa_r+0xa54>
 801241a:	9807      	ldr	r0, [sp, #28]
 801241c:	4301      	orrs	r1, r0
 801241e:	9806      	ldr	r0, [sp, #24]
 8012420:	4301      	orrs	r1, r0
 8012422:	d120      	bne.n	8012466 <_dtoa_r+0xa96>
 8012424:	2a00      	cmp	r2, #0
 8012426:	ddee      	ble.n	8012406 <_dtoa_r+0xa36>
 8012428:	9902      	ldr	r1, [sp, #8]
 801242a:	9300      	str	r3, [sp, #0]
 801242c:	2201      	movs	r2, #1
 801242e:	4648      	mov	r0, r9
 8012430:	f000 fba4 	bl	8012b7c <__lshift>
 8012434:	4621      	mov	r1, r4
 8012436:	9002      	str	r0, [sp, #8]
 8012438:	f000 fc0c 	bl	8012c54 <__mcmp>
 801243c:	2800      	cmp	r0, #0
 801243e:	9b00      	ldr	r3, [sp, #0]
 8012440:	dc02      	bgt.n	8012448 <_dtoa_r+0xa78>
 8012442:	d1e0      	bne.n	8012406 <_dtoa_r+0xa36>
 8012444:	07da      	lsls	r2, r3, #31
 8012446:	d5de      	bpl.n	8012406 <_dtoa_r+0xa36>
 8012448:	2b39      	cmp	r3, #57	@ 0x39
 801244a:	d1da      	bne.n	8012402 <_dtoa_r+0xa32>
 801244c:	2339      	movs	r3, #57	@ 0x39
 801244e:	f88b 3000 	strb.w	r3, [fp]
 8012452:	4633      	mov	r3, r6
 8012454:	461e      	mov	r6, r3
 8012456:	3b01      	subs	r3, #1
 8012458:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801245c:	2a39      	cmp	r2, #57	@ 0x39
 801245e:	d04e      	beq.n	80124fe <_dtoa_r+0xb2e>
 8012460:	3201      	adds	r2, #1
 8012462:	701a      	strb	r2, [r3, #0]
 8012464:	e501      	b.n	8011e6a <_dtoa_r+0x49a>
 8012466:	2a00      	cmp	r2, #0
 8012468:	dd03      	ble.n	8012472 <_dtoa_r+0xaa2>
 801246a:	2b39      	cmp	r3, #57	@ 0x39
 801246c:	d0ee      	beq.n	801244c <_dtoa_r+0xa7c>
 801246e:	3301      	adds	r3, #1
 8012470:	e7c9      	b.n	8012406 <_dtoa_r+0xa36>
 8012472:	9a00      	ldr	r2, [sp, #0]
 8012474:	9908      	ldr	r1, [sp, #32]
 8012476:	f802 3c01 	strb.w	r3, [r2, #-1]
 801247a:	428a      	cmp	r2, r1
 801247c:	d028      	beq.n	80124d0 <_dtoa_r+0xb00>
 801247e:	9902      	ldr	r1, [sp, #8]
 8012480:	2300      	movs	r3, #0
 8012482:	220a      	movs	r2, #10
 8012484:	4648      	mov	r0, r9
 8012486:	f000 f9d5 	bl	8012834 <__multadd>
 801248a:	42af      	cmp	r7, r5
 801248c:	9002      	str	r0, [sp, #8]
 801248e:	f04f 0300 	mov.w	r3, #0
 8012492:	f04f 020a 	mov.w	r2, #10
 8012496:	4639      	mov	r1, r7
 8012498:	4648      	mov	r0, r9
 801249a:	d107      	bne.n	80124ac <_dtoa_r+0xadc>
 801249c:	f000 f9ca 	bl	8012834 <__multadd>
 80124a0:	4607      	mov	r7, r0
 80124a2:	4605      	mov	r5, r0
 80124a4:	9b00      	ldr	r3, [sp, #0]
 80124a6:	3301      	adds	r3, #1
 80124a8:	9300      	str	r3, [sp, #0]
 80124aa:	e777      	b.n	801239c <_dtoa_r+0x9cc>
 80124ac:	f000 f9c2 	bl	8012834 <__multadd>
 80124b0:	4629      	mov	r1, r5
 80124b2:	4607      	mov	r7, r0
 80124b4:	2300      	movs	r3, #0
 80124b6:	220a      	movs	r2, #10
 80124b8:	4648      	mov	r0, r9
 80124ba:	f000 f9bb 	bl	8012834 <__multadd>
 80124be:	4605      	mov	r5, r0
 80124c0:	e7f0      	b.n	80124a4 <_dtoa_r+0xad4>
 80124c2:	f1bb 0f00 	cmp.w	fp, #0
 80124c6:	bfcc      	ite	gt
 80124c8:	465e      	movgt	r6, fp
 80124ca:	2601      	movle	r6, #1
 80124cc:	4456      	add	r6, sl
 80124ce:	2700      	movs	r7, #0
 80124d0:	9902      	ldr	r1, [sp, #8]
 80124d2:	9300      	str	r3, [sp, #0]
 80124d4:	2201      	movs	r2, #1
 80124d6:	4648      	mov	r0, r9
 80124d8:	f000 fb50 	bl	8012b7c <__lshift>
 80124dc:	4621      	mov	r1, r4
 80124de:	9002      	str	r0, [sp, #8]
 80124e0:	f000 fbb8 	bl	8012c54 <__mcmp>
 80124e4:	2800      	cmp	r0, #0
 80124e6:	dcb4      	bgt.n	8012452 <_dtoa_r+0xa82>
 80124e8:	d102      	bne.n	80124f0 <_dtoa_r+0xb20>
 80124ea:	9b00      	ldr	r3, [sp, #0]
 80124ec:	07db      	lsls	r3, r3, #31
 80124ee:	d4b0      	bmi.n	8012452 <_dtoa_r+0xa82>
 80124f0:	4633      	mov	r3, r6
 80124f2:	461e      	mov	r6, r3
 80124f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80124f8:	2a30      	cmp	r2, #48	@ 0x30
 80124fa:	d0fa      	beq.n	80124f2 <_dtoa_r+0xb22>
 80124fc:	e4b5      	b.n	8011e6a <_dtoa_r+0x49a>
 80124fe:	459a      	cmp	sl, r3
 8012500:	d1a8      	bne.n	8012454 <_dtoa_r+0xa84>
 8012502:	2331      	movs	r3, #49	@ 0x31
 8012504:	f108 0801 	add.w	r8, r8, #1
 8012508:	f88a 3000 	strb.w	r3, [sl]
 801250c:	e4ad      	b.n	8011e6a <_dtoa_r+0x49a>
 801250e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012510:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801256c <_dtoa_r+0xb9c>
 8012514:	b11b      	cbz	r3, 801251e <_dtoa_r+0xb4e>
 8012516:	f10a 0308 	add.w	r3, sl, #8
 801251a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801251c:	6013      	str	r3, [r2, #0]
 801251e:	4650      	mov	r0, sl
 8012520:	b017      	add	sp, #92	@ 0x5c
 8012522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012526:	9b07      	ldr	r3, [sp, #28]
 8012528:	2b01      	cmp	r3, #1
 801252a:	f77f ae2e 	ble.w	801218a <_dtoa_r+0x7ba>
 801252e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012530:	9308      	str	r3, [sp, #32]
 8012532:	2001      	movs	r0, #1
 8012534:	e64d      	b.n	80121d2 <_dtoa_r+0x802>
 8012536:	f1bb 0f00 	cmp.w	fp, #0
 801253a:	f77f aed9 	ble.w	80122f0 <_dtoa_r+0x920>
 801253e:	4656      	mov	r6, sl
 8012540:	9802      	ldr	r0, [sp, #8]
 8012542:	4621      	mov	r1, r4
 8012544:	f7ff f9b9 	bl	80118ba <quorem>
 8012548:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801254c:	f806 3b01 	strb.w	r3, [r6], #1
 8012550:	eba6 020a 	sub.w	r2, r6, sl
 8012554:	4593      	cmp	fp, r2
 8012556:	ddb4      	ble.n	80124c2 <_dtoa_r+0xaf2>
 8012558:	9902      	ldr	r1, [sp, #8]
 801255a:	2300      	movs	r3, #0
 801255c:	220a      	movs	r2, #10
 801255e:	4648      	mov	r0, r9
 8012560:	f000 f968 	bl	8012834 <__multadd>
 8012564:	9002      	str	r0, [sp, #8]
 8012566:	e7eb      	b.n	8012540 <_dtoa_r+0xb70>
 8012568:	08013cc8 	.word	0x08013cc8
 801256c:	08013c4c 	.word	0x08013c4c

08012570 <_free_r>:
 8012570:	b538      	push	{r3, r4, r5, lr}
 8012572:	4605      	mov	r5, r0
 8012574:	2900      	cmp	r1, #0
 8012576:	d041      	beq.n	80125fc <_free_r+0x8c>
 8012578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801257c:	1f0c      	subs	r4, r1, #4
 801257e:	2b00      	cmp	r3, #0
 8012580:	bfb8      	it	lt
 8012582:	18e4      	addlt	r4, r4, r3
 8012584:	f000 f8e8 	bl	8012758 <__malloc_lock>
 8012588:	4a1d      	ldr	r2, [pc, #116]	@ (8012600 <_free_r+0x90>)
 801258a:	6813      	ldr	r3, [r2, #0]
 801258c:	b933      	cbnz	r3, 801259c <_free_r+0x2c>
 801258e:	6063      	str	r3, [r4, #4]
 8012590:	6014      	str	r4, [r2, #0]
 8012592:	4628      	mov	r0, r5
 8012594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012598:	f000 b8e4 	b.w	8012764 <__malloc_unlock>
 801259c:	42a3      	cmp	r3, r4
 801259e:	d908      	bls.n	80125b2 <_free_r+0x42>
 80125a0:	6820      	ldr	r0, [r4, #0]
 80125a2:	1821      	adds	r1, r4, r0
 80125a4:	428b      	cmp	r3, r1
 80125a6:	bf01      	itttt	eq
 80125a8:	6819      	ldreq	r1, [r3, #0]
 80125aa:	685b      	ldreq	r3, [r3, #4]
 80125ac:	1809      	addeq	r1, r1, r0
 80125ae:	6021      	streq	r1, [r4, #0]
 80125b0:	e7ed      	b.n	801258e <_free_r+0x1e>
 80125b2:	461a      	mov	r2, r3
 80125b4:	685b      	ldr	r3, [r3, #4]
 80125b6:	b10b      	cbz	r3, 80125bc <_free_r+0x4c>
 80125b8:	42a3      	cmp	r3, r4
 80125ba:	d9fa      	bls.n	80125b2 <_free_r+0x42>
 80125bc:	6811      	ldr	r1, [r2, #0]
 80125be:	1850      	adds	r0, r2, r1
 80125c0:	42a0      	cmp	r0, r4
 80125c2:	d10b      	bne.n	80125dc <_free_r+0x6c>
 80125c4:	6820      	ldr	r0, [r4, #0]
 80125c6:	4401      	add	r1, r0
 80125c8:	1850      	adds	r0, r2, r1
 80125ca:	4283      	cmp	r3, r0
 80125cc:	6011      	str	r1, [r2, #0]
 80125ce:	d1e0      	bne.n	8012592 <_free_r+0x22>
 80125d0:	6818      	ldr	r0, [r3, #0]
 80125d2:	685b      	ldr	r3, [r3, #4]
 80125d4:	6053      	str	r3, [r2, #4]
 80125d6:	4408      	add	r0, r1
 80125d8:	6010      	str	r0, [r2, #0]
 80125da:	e7da      	b.n	8012592 <_free_r+0x22>
 80125dc:	d902      	bls.n	80125e4 <_free_r+0x74>
 80125de:	230c      	movs	r3, #12
 80125e0:	602b      	str	r3, [r5, #0]
 80125e2:	e7d6      	b.n	8012592 <_free_r+0x22>
 80125e4:	6820      	ldr	r0, [r4, #0]
 80125e6:	1821      	adds	r1, r4, r0
 80125e8:	428b      	cmp	r3, r1
 80125ea:	bf04      	itt	eq
 80125ec:	6819      	ldreq	r1, [r3, #0]
 80125ee:	685b      	ldreq	r3, [r3, #4]
 80125f0:	6063      	str	r3, [r4, #4]
 80125f2:	bf04      	itt	eq
 80125f4:	1809      	addeq	r1, r1, r0
 80125f6:	6021      	streq	r1, [r4, #0]
 80125f8:	6054      	str	r4, [r2, #4]
 80125fa:	e7ca      	b.n	8012592 <_free_r+0x22>
 80125fc:	bd38      	pop	{r3, r4, r5, pc}
 80125fe:	bf00      	nop
 8012600:	20002df8 	.word	0x20002df8

08012604 <malloc>:
 8012604:	4b02      	ldr	r3, [pc, #8]	@ (8012610 <malloc+0xc>)
 8012606:	4601      	mov	r1, r0
 8012608:	6818      	ldr	r0, [r3, #0]
 801260a:	f000 b825 	b.w	8012658 <_malloc_r>
 801260e:	bf00      	nop
 8012610:	20000110 	.word	0x20000110

08012614 <sbrk_aligned>:
 8012614:	b570      	push	{r4, r5, r6, lr}
 8012616:	4e0f      	ldr	r6, [pc, #60]	@ (8012654 <sbrk_aligned+0x40>)
 8012618:	460c      	mov	r4, r1
 801261a:	6831      	ldr	r1, [r6, #0]
 801261c:	4605      	mov	r5, r0
 801261e:	b911      	cbnz	r1, 8012626 <sbrk_aligned+0x12>
 8012620:	f000 fccc 	bl	8012fbc <_sbrk_r>
 8012624:	6030      	str	r0, [r6, #0]
 8012626:	4621      	mov	r1, r4
 8012628:	4628      	mov	r0, r5
 801262a:	f000 fcc7 	bl	8012fbc <_sbrk_r>
 801262e:	1c43      	adds	r3, r0, #1
 8012630:	d103      	bne.n	801263a <sbrk_aligned+0x26>
 8012632:	f04f 34ff 	mov.w	r4, #4294967295
 8012636:	4620      	mov	r0, r4
 8012638:	bd70      	pop	{r4, r5, r6, pc}
 801263a:	1cc4      	adds	r4, r0, #3
 801263c:	f024 0403 	bic.w	r4, r4, #3
 8012640:	42a0      	cmp	r0, r4
 8012642:	d0f8      	beq.n	8012636 <sbrk_aligned+0x22>
 8012644:	1a21      	subs	r1, r4, r0
 8012646:	4628      	mov	r0, r5
 8012648:	f000 fcb8 	bl	8012fbc <_sbrk_r>
 801264c:	3001      	adds	r0, #1
 801264e:	d1f2      	bne.n	8012636 <sbrk_aligned+0x22>
 8012650:	e7ef      	b.n	8012632 <sbrk_aligned+0x1e>
 8012652:	bf00      	nop
 8012654:	20002df4 	.word	0x20002df4

08012658 <_malloc_r>:
 8012658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801265c:	1ccd      	adds	r5, r1, #3
 801265e:	f025 0503 	bic.w	r5, r5, #3
 8012662:	3508      	adds	r5, #8
 8012664:	2d0c      	cmp	r5, #12
 8012666:	bf38      	it	cc
 8012668:	250c      	movcc	r5, #12
 801266a:	2d00      	cmp	r5, #0
 801266c:	4606      	mov	r6, r0
 801266e:	db01      	blt.n	8012674 <_malloc_r+0x1c>
 8012670:	42a9      	cmp	r1, r5
 8012672:	d904      	bls.n	801267e <_malloc_r+0x26>
 8012674:	230c      	movs	r3, #12
 8012676:	6033      	str	r3, [r6, #0]
 8012678:	2000      	movs	r0, #0
 801267a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801267e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012754 <_malloc_r+0xfc>
 8012682:	f000 f869 	bl	8012758 <__malloc_lock>
 8012686:	f8d8 3000 	ldr.w	r3, [r8]
 801268a:	461c      	mov	r4, r3
 801268c:	bb44      	cbnz	r4, 80126e0 <_malloc_r+0x88>
 801268e:	4629      	mov	r1, r5
 8012690:	4630      	mov	r0, r6
 8012692:	f7ff ffbf 	bl	8012614 <sbrk_aligned>
 8012696:	1c43      	adds	r3, r0, #1
 8012698:	4604      	mov	r4, r0
 801269a:	d158      	bne.n	801274e <_malloc_r+0xf6>
 801269c:	f8d8 4000 	ldr.w	r4, [r8]
 80126a0:	4627      	mov	r7, r4
 80126a2:	2f00      	cmp	r7, #0
 80126a4:	d143      	bne.n	801272e <_malloc_r+0xd6>
 80126a6:	2c00      	cmp	r4, #0
 80126a8:	d04b      	beq.n	8012742 <_malloc_r+0xea>
 80126aa:	6823      	ldr	r3, [r4, #0]
 80126ac:	4639      	mov	r1, r7
 80126ae:	4630      	mov	r0, r6
 80126b0:	eb04 0903 	add.w	r9, r4, r3
 80126b4:	f000 fc82 	bl	8012fbc <_sbrk_r>
 80126b8:	4581      	cmp	r9, r0
 80126ba:	d142      	bne.n	8012742 <_malloc_r+0xea>
 80126bc:	6821      	ldr	r1, [r4, #0]
 80126be:	1a6d      	subs	r5, r5, r1
 80126c0:	4629      	mov	r1, r5
 80126c2:	4630      	mov	r0, r6
 80126c4:	f7ff ffa6 	bl	8012614 <sbrk_aligned>
 80126c8:	3001      	adds	r0, #1
 80126ca:	d03a      	beq.n	8012742 <_malloc_r+0xea>
 80126cc:	6823      	ldr	r3, [r4, #0]
 80126ce:	442b      	add	r3, r5
 80126d0:	6023      	str	r3, [r4, #0]
 80126d2:	f8d8 3000 	ldr.w	r3, [r8]
 80126d6:	685a      	ldr	r2, [r3, #4]
 80126d8:	bb62      	cbnz	r2, 8012734 <_malloc_r+0xdc>
 80126da:	f8c8 7000 	str.w	r7, [r8]
 80126de:	e00f      	b.n	8012700 <_malloc_r+0xa8>
 80126e0:	6822      	ldr	r2, [r4, #0]
 80126e2:	1b52      	subs	r2, r2, r5
 80126e4:	d420      	bmi.n	8012728 <_malloc_r+0xd0>
 80126e6:	2a0b      	cmp	r2, #11
 80126e8:	d917      	bls.n	801271a <_malloc_r+0xc2>
 80126ea:	1961      	adds	r1, r4, r5
 80126ec:	42a3      	cmp	r3, r4
 80126ee:	6025      	str	r5, [r4, #0]
 80126f0:	bf18      	it	ne
 80126f2:	6059      	strne	r1, [r3, #4]
 80126f4:	6863      	ldr	r3, [r4, #4]
 80126f6:	bf08      	it	eq
 80126f8:	f8c8 1000 	streq.w	r1, [r8]
 80126fc:	5162      	str	r2, [r4, r5]
 80126fe:	604b      	str	r3, [r1, #4]
 8012700:	4630      	mov	r0, r6
 8012702:	f000 f82f 	bl	8012764 <__malloc_unlock>
 8012706:	f104 000b 	add.w	r0, r4, #11
 801270a:	1d23      	adds	r3, r4, #4
 801270c:	f020 0007 	bic.w	r0, r0, #7
 8012710:	1ac2      	subs	r2, r0, r3
 8012712:	bf1c      	itt	ne
 8012714:	1a1b      	subne	r3, r3, r0
 8012716:	50a3      	strne	r3, [r4, r2]
 8012718:	e7af      	b.n	801267a <_malloc_r+0x22>
 801271a:	6862      	ldr	r2, [r4, #4]
 801271c:	42a3      	cmp	r3, r4
 801271e:	bf0c      	ite	eq
 8012720:	f8c8 2000 	streq.w	r2, [r8]
 8012724:	605a      	strne	r2, [r3, #4]
 8012726:	e7eb      	b.n	8012700 <_malloc_r+0xa8>
 8012728:	4623      	mov	r3, r4
 801272a:	6864      	ldr	r4, [r4, #4]
 801272c:	e7ae      	b.n	801268c <_malloc_r+0x34>
 801272e:	463c      	mov	r4, r7
 8012730:	687f      	ldr	r7, [r7, #4]
 8012732:	e7b6      	b.n	80126a2 <_malloc_r+0x4a>
 8012734:	461a      	mov	r2, r3
 8012736:	685b      	ldr	r3, [r3, #4]
 8012738:	42a3      	cmp	r3, r4
 801273a:	d1fb      	bne.n	8012734 <_malloc_r+0xdc>
 801273c:	2300      	movs	r3, #0
 801273e:	6053      	str	r3, [r2, #4]
 8012740:	e7de      	b.n	8012700 <_malloc_r+0xa8>
 8012742:	230c      	movs	r3, #12
 8012744:	6033      	str	r3, [r6, #0]
 8012746:	4630      	mov	r0, r6
 8012748:	f000 f80c 	bl	8012764 <__malloc_unlock>
 801274c:	e794      	b.n	8012678 <_malloc_r+0x20>
 801274e:	6005      	str	r5, [r0, #0]
 8012750:	e7d6      	b.n	8012700 <_malloc_r+0xa8>
 8012752:	bf00      	nop
 8012754:	20002df8 	.word	0x20002df8

08012758 <__malloc_lock>:
 8012758:	4801      	ldr	r0, [pc, #4]	@ (8012760 <__malloc_lock+0x8>)
 801275a:	f7ff b89e 	b.w	801189a <__retarget_lock_acquire_recursive>
 801275e:	bf00      	nop
 8012760:	20002df0 	.word	0x20002df0

08012764 <__malloc_unlock>:
 8012764:	4801      	ldr	r0, [pc, #4]	@ (801276c <__malloc_unlock+0x8>)
 8012766:	f7ff b899 	b.w	801189c <__retarget_lock_release_recursive>
 801276a:	bf00      	nop
 801276c:	20002df0 	.word	0x20002df0

08012770 <_Balloc>:
 8012770:	b570      	push	{r4, r5, r6, lr}
 8012772:	69c6      	ldr	r6, [r0, #28]
 8012774:	4604      	mov	r4, r0
 8012776:	460d      	mov	r5, r1
 8012778:	b976      	cbnz	r6, 8012798 <_Balloc+0x28>
 801277a:	2010      	movs	r0, #16
 801277c:	f7ff ff42 	bl	8012604 <malloc>
 8012780:	4602      	mov	r2, r0
 8012782:	61e0      	str	r0, [r4, #28]
 8012784:	b920      	cbnz	r0, 8012790 <_Balloc+0x20>
 8012786:	4b18      	ldr	r3, [pc, #96]	@ (80127e8 <_Balloc+0x78>)
 8012788:	4818      	ldr	r0, [pc, #96]	@ (80127ec <_Balloc+0x7c>)
 801278a:	216b      	movs	r1, #107	@ 0x6b
 801278c:	f000 fc26 	bl	8012fdc <__assert_func>
 8012790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012794:	6006      	str	r6, [r0, #0]
 8012796:	60c6      	str	r6, [r0, #12]
 8012798:	69e6      	ldr	r6, [r4, #28]
 801279a:	68f3      	ldr	r3, [r6, #12]
 801279c:	b183      	cbz	r3, 80127c0 <_Balloc+0x50>
 801279e:	69e3      	ldr	r3, [r4, #28]
 80127a0:	68db      	ldr	r3, [r3, #12]
 80127a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80127a6:	b9b8      	cbnz	r0, 80127d8 <_Balloc+0x68>
 80127a8:	2101      	movs	r1, #1
 80127aa:	fa01 f605 	lsl.w	r6, r1, r5
 80127ae:	1d72      	adds	r2, r6, #5
 80127b0:	0092      	lsls	r2, r2, #2
 80127b2:	4620      	mov	r0, r4
 80127b4:	f000 fc30 	bl	8013018 <_calloc_r>
 80127b8:	b160      	cbz	r0, 80127d4 <_Balloc+0x64>
 80127ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80127be:	e00e      	b.n	80127de <_Balloc+0x6e>
 80127c0:	2221      	movs	r2, #33	@ 0x21
 80127c2:	2104      	movs	r1, #4
 80127c4:	4620      	mov	r0, r4
 80127c6:	f000 fc27 	bl	8013018 <_calloc_r>
 80127ca:	69e3      	ldr	r3, [r4, #28]
 80127cc:	60f0      	str	r0, [r6, #12]
 80127ce:	68db      	ldr	r3, [r3, #12]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d1e4      	bne.n	801279e <_Balloc+0x2e>
 80127d4:	2000      	movs	r0, #0
 80127d6:	bd70      	pop	{r4, r5, r6, pc}
 80127d8:	6802      	ldr	r2, [r0, #0]
 80127da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80127de:	2300      	movs	r3, #0
 80127e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80127e4:	e7f7      	b.n	80127d6 <_Balloc+0x66>
 80127e6:	bf00      	nop
 80127e8:	08013c59 	.word	0x08013c59
 80127ec:	08013cd9 	.word	0x08013cd9

080127f0 <_Bfree>:
 80127f0:	b570      	push	{r4, r5, r6, lr}
 80127f2:	69c6      	ldr	r6, [r0, #28]
 80127f4:	4605      	mov	r5, r0
 80127f6:	460c      	mov	r4, r1
 80127f8:	b976      	cbnz	r6, 8012818 <_Bfree+0x28>
 80127fa:	2010      	movs	r0, #16
 80127fc:	f7ff ff02 	bl	8012604 <malloc>
 8012800:	4602      	mov	r2, r0
 8012802:	61e8      	str	r0, [r5, #28]
 8012804:	b920      	cbnz	r0, 8012810 <_Bfree+0x20>
 8012806:	4b09      	ldr	r3, [pc, #36]	@ (801282c <_Bfree+0x3c>)
 8012808:	4809      	ldr	r0, [pc, #36]	@ (8012830 <_Bfree+0x40>)
 801280a:	218f      	movs	r1, #143	@ 0x8f
 801280c:	f000 fbe6 	bl	8012fdc <__assert_func>
 8012810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012814:	6006      	str	r6, [r0, #0]
 8012816:	60c6      	str	r6, [r0, #12]
 8012818:	b13c      	cbz	r4, 801282a <_Bfree+0x3a>
 801281a:	69eb      	ldr	r3, [r5, #28]
 801281c:	6862      	ldr	r2, [r4, #4]
 801281e:	68db      	ldr	r3, [r3, #12]
 8012820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012824:	6021      	str	r1, [r4, #0]
 8012826:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801282a:	bd70      	pop	{r4, r5, r6, pc}
 801282c:	08013c59 	.word	0x08013c59
 8012830:	08013cd9 	.word	0x08013cd9

08012834 <__multadd>:
 8012834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012838:	690d      	ldr	r5, [r1, #16]
 801283a:	4607      	mov	r7, r0
 801283c:	460c      	mov	r4, r1
 801283e:	461e      	mov	r6, r3
 8012840:	f101 0c14 	add.w	ip, r1, #20
 8012844:	2000      	movs	r0, #0
 8012846:	f8dc 3000 	ldr.w	r3, [ip]
 801284a:	b299      	uxth	r1, r3
 801284c:	fb02 6101 	mla	r1, r2, r1, r6
 8012850:	0c1e      	lsrs	r6, r3, #16
 8012852:	0c0b      	lsrs	r3, r1, #16
 8012854:	fb02 3306 	mla	r3, r2, r6, r3
 8012858:	b289      	uxth	r1, r1
 801285a:	3001      	adds	r0, #1
 801285c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012860:	4285      	cmp	r5, r0
 8012862:	f84c 1b04 	str.w	r1, [ip], #4
 8012866:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801286a:	dcec      	bgt.n	8012846 <__multadd+0x12>
 801286c:	b30e      	cbz	r6, 80128b2 <__multadd+0x7e>
 801286e:	68a3      	ldr	r3, [r4, #8]
 8012870:	42ab      	cmp	r3, r5
 8012872:	dc19      	bgt.n	80128a8 <__multadd+0x74>
 8012874:	6861      	ldr	r1, [r4, #4]
 8012876:	4638      	mov	r0, r7
 8012878:	3101      	adds	r1, #1
 801287a:	f7ff ff79 	bl	8012770 <_Balloc>
 801287e:	4680      	mov	r8, r0
 8012880:	b928      	cbnz	r0, 801288e <__multadd+0x5a>
 8012882:	4602      	mov	r2, r0
 8012884:	4b0c      	ldr	r3, [pc, #48]	@ (80128b8 <__multadd+0x84>)
 8012886:	480d      	ldr	r0, [pc, #52]	@ (80128bc <__multadd+0x88>)
 8012888:	21ba      	movs	r1, #186	@ 0xba
 801288a:	f000 fba7 	bl	8012fdc <__assert_func>
 801288e:	6922      	ldr	r2, [r4, #16]
 8012890:	3202      	adds	r2, #2
 8012892:	f104 010c 	add.w	r1, r4, #12
 8012896:	0092      	lsls	r2, r2, #2
 8012898:	300c      	adds	r0, #12
 801289a:	f7ff f800 	bl	801189e <memcpy>
 801289e:	4621      	mov	r1, r4
 80128a0:	4638      	mov	r0, r7
 80128a2:	f7ff ffa5 	bl	80127f0 <_Bfree>
 80128a6:	4644      	mov	r4, r8
 80128a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80128ac:	3501      	adds	r5, #1
 80128ae:	615e      	str	r6, [r3, #20]
 80128b0:	6125      	str	r5, [r4, #16]
 80128b2:	4620      	mov	r0, r4
 80128b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128b8:	08013cc8 	.word	0x08013cc8
 80128bc:	08013cd9 	.word	0x08013cd9

080128c0 <__hi0bits>:
 80128c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80128c4:	4603      	mov	r3, r0
 80128c6:	bf36      	itet	cc
 80128c8:	0403      	lslcc	r3, r0, #16
 80128ca:	2000      	movcs	r0, #0
 80128cc:	2010      	movcc	r0, #16
 80128ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80128d2:	bf3c      	itt	cc
 80128d4:	021b      	lslcc	r3, r3, #8
 80128d6:	3008      	addcc	r0, #8
 80128d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80128dc:	bf3c      	itt	cc
 80128de:	011b      	lslcc	r3, r3, #4
 80128e0:	3004      	addcc	r0, #4
 80128e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128e6:	bf3c      	itt	cc
 80128e8:	009b      	lslcc	r3, r3, #2
 80128ea:	3002      	addcc	r0, #2
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	db05      	blt.n	80128fc <__hi0bits+0x3c>
 80128f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80128f4:	f100 0001 	add.w	r0, r0, #1
 80128f8:	bf08      	it	eq
 80128fa:	2020      	moveq	r0, #32
 80128fc:	4770      	bx	lr

080128fe <__lo0bits>:
 80128fe:	6803      	ldr	r3, [r0, #0]
 8012900:	4602      	mov	r2, r0
 8012902:	f013 0007 	ands.w	r0, r3, #7
 8012906:	d00b      	beq.n	8012920 <__lo0bits+0x22>
 8012908:	07d9      	lsls	r1, r3, #31
 801290a:	d421      	bmi.n	8012950 <__lo0bits+0x52>
 801290c:	0798      	lsls	r0, r3, #30
 801290e:	bf49      	itett	mi
 8012910:	085b      	lsrmi	r3, r3, #1
 8012912:	089b      	lsrpl	r3, r3, #2
 8012914:	2001      	movmi	r0, #1
 8012916:	6013      	strmi	r3, [r2, #0]
 8012918:	bf5c      	itt	pl
 801291a:	6013      	strpl	r3, [r2, #0]
 801291c:	2002      	movpl	r0, #2
 801291e:	4770      	bx	lr
 8012920:	b299      	uxth	r1, r3
 8012922:	b909      	cbnz	r1, 8012928 <__lo0bits+0x2a>
 8012924:	0c1b      	lsrs	r3, r3, #16
 8012926:	2010      	movs	r0, #16
 8012928:	b2d9      	uxtb	r1, r3
 801292a:	b909      	cbnz	r1, 8012930 <__lo0bits+0x32>
 801292c:	3008      	adds	r0, #8
 801292e:	0a1b      	lsrs	r3, r3, #8
 8012930:	0719      	lsls	r1, r3, #28
 8012932:	bf04      	itt	eq
 8012934:	091b      	lsreq	r3, r3, #4
 8012936:	3004      	addeq	r0, #4
 8012938:	0799      	lsls	r1, r3, #30
 801293a:	bf04      	itt	eq
 801293c:	089b      	lsreq	r3, r3, #2
 801293e:	3002      	addeq	r0, #2
 8012940:	07d9      	lsls	r1, r3, #31
 8012942:	d403      	bmi.n	801294c <__lo0bits+0x4e>
 8012944:	085b      	lsrs	r3, r3, #1
 8012946:	f100 0001 	add.w	r0, r0, #1
 801294a:	d003      	beq.n	8012954 <__lo0bits+0x56>
 801294c:	6013      	str	r3, [r2, #0]
 801294e:	4770      	bx	lr
 8012950:	2000      	movs	r0, #0
 8012952:	4770      	bx	lr
 8012954:	2020      	movs	r0, #32
 8012956:	4770      	bx	lr

08012958 <__i2b>:
 8012958:	b510      	push	{r4, lr}
 801295a:	460c      	mov	r4, r1
 801295c:	2101      	movs	r1, #1
 801295e:	f7ff ff07 	bl	8012770 <_Balloc>
 8012962:	4602      	mov	r2, r0
 8012964:	b928      	cbnz	r0, 8012972 <__i2b+0x1a>
 8012966:	4b05      	ldr	r3, [pc, #20]	@ (801297c <__i2b+0x24>)
 8012968:	4805      	ldr	r0, [pc, #20]	@ (8012980 <__i2b+0x28>)
 801296a:	f240 1145 	movw	r1, #325	@ 0x145
 801296e:	f000 fb35 	bl	8012fdc <__assert_func>
 8012972:	2301      	movs	r3, #1
 8012974:	6144      	str	r4, [r0, #20]
 8012976:	6103      	str	r3, [r0, #16]
 8012978:	bd10      	pop	{r4, pc}
 801297a:	bf00      	nop
 801297c:	08013cc8 	.word	0x08013cc8
 8012980:	08013cd9 	.word	0x08013cd9

08012984 <__multiply>:
 8012984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012988:	4617      	mov	r7, r2
 801298a:	690a      	ldr	r2, [r1, #16]
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	429a      	cmp	r2, r3
 8012990:	bfa8      	it	ge
 8012992:	463b      	movge	r3, r7
 8012994:	4689      	mov	r9, r1
 8012996:	bfa4      	itt	ge
 8012998:	460f      	movge	r7, r1
 801299a:	4699      	movge	r9, r3
 801299c:	693d      	ldr	r5, [r7, #16]
 801299e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80129a2:	68bb      	ldr	r3, [r7, #8]
 80129a4:	6879      	ldr	r1, [r7, #4]
 80129a6:	eb05 060a 	add.w	r6, r5, sl
 80129aa:	42b3      	cmp	r3, r6
 80129ac:	b085      	sub	sp, #20
 80129ae:	bfb8      	it	lt
 80129b0:	3101      	addlt	r1, #1
 80129b2:	f7ff fedd 	bl	8012770 <_Balloc>
 80129b6:	b930      	cbnz	r0, 80129c6 <__multiply+0x42>
 80129b8:	4602      	mov	r2, r0
 80129ba:	4b41      	ldr	r3, [pc, #260]	@ (8012ac0 <__multiply+0x13c>)
 80129bc:	4841      	ldr	r0, [pc, #260]	@ (8012ac4 <__multiply+0x140>)
 80129be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80129c2:	f000 fb0b 	bl	8012fdc <__assert_func>
 80129c6:	f100 0414 	add.w	r4, r0, #20
 80129ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80129ce:	4623      	mov	r3, r4
 80129d0:	2200      	movs	r2, #0
 80129d2:	4573      	cmp	r3, lr
 80129d4:	d320      	bcc.n	8012a18 <__multiply+0x94>
 80129d6:	f107 0814 	add.w	r8, r7, #20
 80129da:	f109 0114 	add.w	r1, r9, #20
 80129de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80129e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80129e6:	9302      	str	r3, [sp, #8]
 80129e8:	1beb      	subs	r3, r5, r7
 80129ea:	3b15      	subs	r3, #21
 80129ec:	f023 0303 	bic.w	r3, r3, #3
 80129f0:	3304      	adds	r3, #4
 80129f2:	3715      	adds	r7, #21
 80129f4:	42bd      	cmp	r5, r7
 80129f6:	bf38      	it	cc
 80129f8:	2304      	movcc	r3, #4
 80129fa:	9301      	str	r3, [sp, #4]
 80129fc:	9b02      	ldr	r3, [sp, #8]
 80129fe:	9103      	str	r1, [sp, #12]
 8012a00:	428b      	cmp	r3, r1
 8012a02:	d80c      	bhi.n	8012a1e <__multiply+0x9a>
 8012a04:	2e00      	cmp	r6, #0
 8012a06:	dd03      	ble.n	8012a10 <__multiply+0x8c>
 8012a08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d055      	beq.n	8012abc <__multiply+0x138>
 8012a10:	6106      	str	r6, [r0, #16]
 8012a12:	b005      	add	sp, #20
 8012a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a18:	f843 2b04 	str.w	r2, [r3], #4
 8012a1c:	e7d9      	b.n	80129d2 <__multiply+0x4e>
 8012a1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012a22:	f1ba 0f00 	cmp.w	sl, #0
 8012a26:	d01f      	beq.n	8012a68 <__multiply+0xe4>
 8012a28:	46c4      	mov	ip, r8
 8012a2a:	46a1      	mov	r9, r4
 8012a2c:	2700      	movs	r7, #0
 8012a2e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012a32:	f8d9 3000 	ldr.w	r3, [r9]
 8012a36:	fa1f fb82 	uxth.w	fp, r2
 8012a3a:	b29b      	uxth	r3, r3
 8012a3c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012a40:	443b      	add	r3, r7
 8012a42:	f8d9 7000 	ldr.w	r7, [r9]
 8012a46:	0c12      	lsrs	r2, r2, #16
 8012a48:	0c3f      	lsrs	r7, r7, #16
 8012a4a:	fb0a 7202 	mla	r2, sl, r2, r7
 8012a4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012a52:	b29b      	uxth	r3, r3
 8012a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a58:	4565      	cmp	r5, ip
 8012a5a:	f849 3b04 	str.w	r3, [r9], #4
 8012a5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012a62:	d8e4      	bhi.n	8012a2e <__multiply+0xaa>
 8012a64:	9b01      	ldr	r3, [sp, #4]
 8012a66:	50e7      	str	r7, [r4, r3]
 8012a68:	9b03      	ldr	r3, [sp, #12]
 8012a6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012a6e:	3104      	adds	r1, #4
 8012a70:	f1b9 0f00 	cmp.w	r9, #0
 8012a74:	d020      	beq.n	8012ab8 <__multiply+0x134>
 8012a76:	6823      	ldr	r3, [r4, #0]
 8012a78:	4647      	mov	r7, r8
 8012a7a:	46a4      	mov	ip, r4
 8012a7c:	f04f 0a00 	mov.w	sl, #0
 8012a80:	f8b7 b000 	ldrh.w	fp, [r7]
 8012a84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012a88:	fb09 220b 	mla	r2, r9, fp, r2
 8012a8c:	4452      	add	r2, sl
 8012a8e:	b29b      	uxth	r3, r3
 8012a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a94:	f84c 3b04 	str.w	r3, [ip], #4
 8012a98:	f857 3b04 	ldr.w	r3, [r7], #4
 8012a9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012aa0:	f8bc 3000 	ldrh.w	r3, [ip]
 8012aa4:	fb09 330a 	mla	r3, r9, sl, r3
 8012aa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012aac:	42bd      	cmp	r5, r7
 8012aae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ab2:	d8e5      	bhi.n	8012a80 <__multiply+0xfc>
 8012ab4:	9a01      	ldr	r2, [sp, #4]
 8012ab6:	50a3      	str	r3, [r4, r2]
 8012ab8:	3404      	adds	r4, #4
 8012aba:	e79f      	b.n	80129fc <__multiply+0x78>
 8012abc:	3e01      	subs	r6, #1
 8012abe:	e7a1      	b.n	8012a04 <__multiply+0x80>
 8012ac0:	08013cc8 	.word	0x08013cc8
 8012ac4:	08013cd9 	.word	0x08013cd9

08012ac8 <__pow5mult>:
 8012ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012acc:	4615      	mov	r5, r2
 8012ace:	f012 0203 	ands.w	r2, r2, #3
 8012ad2:	4607      	mov	r7, r0
 8012ad4:	460e      	mov	r6, r1
 8012ad6:	d007      	beq.n	8012ae8 <__pow5mult+0x20>
 8012ad8:	4c25      	ldr	r4, [pc, #148]	@ (8012b70 <__pow5mult+0xa8>)
 8012ada:	3a01      	subs	r2, #1
 8012adc:	2300      	movs	r3, #0
 8012ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012ae2:	f7ff fea7 	bl	8012834 <__multadd>
 8012ae6:	4606      	mov	r6, r0
 8012ae8:	10ad      	asrs	r5, r5, #2
 8012aea:	d03d      	beq.n	8012b68 <__pow5mult+0xa0>
 8012aec:	69fc      	ldr	r4, [r7, #28]
 8012aee:	b97c      	cbnz	r4, 8012b10 <__pow5mult+0x48>
 8012af0:	2010      	movs	r0, #16
 8012af2:	f7ff fd87 	bl	8012604 <malloc>
 8012af6:	4602      	mov	r2, r0
 8012af8:	61f8      	str	r0, [r7, #28]
 8012afa:	b928      	cbnz	r0, 8012b08 <__pow5mult+0x40>
 8012afc:	4b1d      	ldr	r3, [pc, #116]	@ (8012b74 <__pow5mult+0xac>)
 8012afe:	481e      	ldr	r0, [pc, #120]	@ (8012b78 <__pow5mult+0xb0>)
 8012b00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012b04:	f000 fa6a 	bl	8012fdc <__assert_func>
 8012b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012b0c:	6004      	str	r4, [r0, #0]
 8012b0e:	60c4      	str	r4, [r0, #12]
 8012b10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012b18:	b94c      	cbnz	r4, 8012b2e <__pow5mult+0x66>
 8012b1a:	f240 2171 	movw	r1, #625	@ 0x271
 8012b1e:	4638      	mov	r0, r7
 8012b20:	f7ff ff1a 	bl	8012958 <__i2b>
 8012b24:	2300      	movs	r3, #0
 8012b26:	f8c8 0008 	str.w	r0, [r8, #8]
 8012b2a:	4604      	mov	r4, r0
 8012b2c:	6003      	str	r3, [r0, #0]
 8012b2e:	f04f 0900 	mov.w	r9, #0
 8012b32:	07eb      	lsls	r3, r5, #31
 8012b34:	d50a      	bpl.n	8012b4c <__pow5mult+0x84>
 8012b36:	4631      	mov	r1, r6
 8012b38:	4622      	mov	r2, r4
 8012b3a:	4638      	mov	r0, r7
 8012b3c:	f7ff ff22 	bl	8012984 <__multiply>
 8012b40:	4631      	mov	r1, r6
 8012b42:	4680      	mov	r8, r0
 8012b44:	4638      	mov	r0, r7
 8012b46:	f7ff fe53 	bl	80127f0 <_Bfree>
 8012b4a:	4646      	mov	r6, r8
 8012b4c:	106d      	asrs	r5, r5, #1
 8012b4e:	d00b      	beq.n	8012b68 <__pow5mult+0xa0>
 8012b50:	6820      	ldr	r0, [r4, #0]
 8012b52:	b938      	cbnz	r0, 8012b64 <__pow5mult+0x9c>
 8012b54:	4622      	mov	r2, r4
 8012b56:	4621      	mov	r1, r4
 8012b58:	4638      	mov	r0, r7
 8012b5a:	f7ff ff13 	bl	8012984 <__multiply>
 8012b5e:	6020      	str	r0, [r4, #0]
 8012b60:	f8c0 9000 	str.w	r9, [r0]
 8012b64:	4604      	mov	r4, r0
 8012b66:	e7e4      	b.n	8012b32 <__pow5mult+0x6a>
 8012b68:	4630      	mov	r0, r6
 8012b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b6e:	bf00      	nop
 8012b70:	08013d8c 	.word	0x08013d8c
 8012b74:	08013c59 	.word	0x08013c59
 8012b78:	08013cd9 	.word	0x08013cd9

08012b7c <__lshift>:
 8012b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b80:	460c      	mov	r4, r1
 8012b82:	6849      	ldr	r1, [r1, #4]
 8012b84:	6923      	ldr	r3, [r4, #16]
 8012b86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b8a:	68a3      	ldr	r3, [r4, #8]
 8012b8c:	4607      	mov	r7, r0
 8012b8e:	4691      	mov	r9, r2
 8012b90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012b94:	f108 0601 	add.w	r6, r8, #1
 8012b98:	42b3      	cmp	r3, r6
 8012b9a:	db0b      	blt.n	8012bb4 <__lshift+0x38>
 8012b9c:	4638      	mov	r0, r7
 8012b9e:	f7ff fde7 	bl	8012770 <_Balloc>
 8012ba2:	4605      	mov	r5, r0
 8012ba4:	b948      	cbnz	r0, 8012bba <__lshift+0x3e>
 8012ba6:	4602      	mov	r2, r0
 8012ba8:	4b28      	ldr	r3, [pc, #160]	@ (8012c4c <__lshift+0xd0>)
 8012baa:	4829      	ldr	r0, [pc, #164]	@ (8012c50 <__lshift+0xd4>)
 8012bac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012bb0:	f000 fa14 	bl	8012fdc <__assert_func>
 8012bb4:	3101      	adds	r1, #1
 8012bb6:	005b      	lsls	r3, r3, #1
 8012bb8:	e7ee      	b.n	8012b98 <__lshift+0x1c>
 8012bba:	2300      	movs	r3, #0
 8012bbc:	f100 0114 	add.w	r1, r0, #20
 8012bc0:	f100 0210 	add.w	r2, r0, #16
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	4553      	cmp	r3, sl
 8012bc8:	db33      	blt.n	8012c32 <__lshift+0xb6>
 8012bca:	6920      	ldr	r0, [r4, #16]
 8012bcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012bd0:	f104 0314 	add.w	r3, r4, #20
 8012bd4:	f019 091f 	ands.w	r9, r9, #31
 8012bd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012bdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012be0:	d02b      	beq.n	8012c3a <__lshift+0xbe>
 8012be2:	f1c9 0e20 	rsb	lr, r9, #32
 8012be6:	468a      	mov	sl, r1
 8012be8:	2200      	movs	r2, #0
 8012bea:	6818      	ldr	r0, [r3, #0]
 8012bec:	fa00 f009 	lsl.w	r0, r0, r9
 8012bf0:	4310      	orrs	r0, r2
 8012bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8012bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bfa:	459c      	cmp	ip, r3
 8012bfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8012c00:	d8f3      	bhi.n	8012bea <__lshift+0x6e>
 8012c02:	ebac 0304 	sub.w	r3, ip, r4
 8012c06:	3b15      	subs	r3, #21
 8012c08:	f023 0303 	bic.w	r3, r3, #3
 8012c0c:	3304      	adds	r3, #4
 8012c0e:	f104 0015 	add.w	r0, r4, #21
 8012c12:	4560      	cmp	r0, ip
 8012c14:	bf88      	it	hi
 8012c16:	2304      	movhi	r3, #4
 8012c18:	50ca      	str	r2, [r1, r3]
 8012c1a:	b10a      	cbz	r2, 8012c20 <__lshift+0xa4>
 8012c1c:	f108 0602 	add.w	r6, r8, #2
 8012c20:	3e01      	subs	r6, #1
 8012c22:	4638      	mov	r0, r7
 8012c24:	612e      	str	r6, [r5, #16]
 8012c26:	4621      	mov	r1, r4
 8012c28:	f7ff fde2 	bl	80127f0 <_Bfree>
 8012c2c:	4628      	mov	r0, r5
 8012c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8012c36:	3301      	adds	r3, #1
 8012c38:	e7c5      	b.n	8012bc6 <__lshift+0x4a>
 8012c3a:	3904      	subs	r1, #4
 8012c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c40:	f841 2f04 	str.w	r2, [r1, #4]!
 8012c44:	459c      	cmp	ip, r3
 8012c46:	d8f9      	bhi.n	8012c3c <__lshift+0xc0>
 8012c48:	e7ea      	b.n	8012c20 <__lshift+0xa4>
 8012c4a:	bf00      	nop
 8012c4c:	08013cc8 	.word	0x08013cc8
 8012c50:	08013cd9 	.word	0x08013cd9

08012c54 <__mcmp>:
 8012c54:	690a      	ldr	r2, [r1, #16]
 8012c56:	4603      	mov	r3, r0
 8012c58:	6900      	ldr	r0, [r0, #16]
 8012c5a:	1a80      	subs	r0, r0, r2
 8012c5c:	b530      	push	{r4, r5, lr}
 8012c5e:	d10e      	bne.n	8012c7e <__mcmp+0x2a>
 8012c60:	3314      	adds	r3, #20
 8012c62:	3114      	adds	r1, #20
 8012c64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012c68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c74:	4295      	cmp	r5, r2
 8012c76:	d003      	beq.n	8012c80 <__mcmp+0x2c>
 8012c78:	d205      	bcs.n	8012c86 <__mcmp+0x32>
 8012c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c7e:	bd30      	pop	{r4, r5, pc}
 8012c80:	42a3      	cmp	r3, r4
 8012c82:	d3f3      	bcc.n	8012c6c <__mcmp+0x18>
 8012c84:	e7fb      	b.n	8012c7e <__mcmp+0x2a>
 8012c86:	2001      	movs	r0, #1
 8012c88:	e7f9      	b.n	8012c7e <__mcmp+0x2a>
	...

08012c8c <__mdiff>:
 8012c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c90:	4689      	mov	r9, r1
 8012c92:	4606      	mov	r6, r0
 8012c94:	4611      	mov	r1, r2
 8012c96:	4648      	mov	r0, r9
 8012c98:	4614      	mov	r4, r2
 8012c9a:	f7ff ffdb 	bl	8012c54 <__mcmp>
 8012c9e:	1e05      	subs	r5, r0, #0
 8012ca0:	d112      	bne.n	8012cc8 <__mdiff+0x3c>
 8012ca2:	4629      	mov	r1, r5
 8012ca4:	4630      	mov	r0, r6
 8012ca6:	f7ff fd63 	bl	8012770 <_Balloc>
 8012caa:	4602      	mov	r2, r0
 8012cac:	b928      	cbnz	r0, 8012cba <__mdiff+0x2e>
 8012cae:	4b3f      	ldr	r3, [pc, #252]	@ (8012dac <__mdiff+0x120>)
 8012cb0:	f240 2137 	movw	r1, #567	@ 0x237
 8012cb4:	483e      	ldr	r0, [pc, #248]	@ (8012db0 <__mdiff+0x124>)
 8012cb6:	f000 f991 	bl	8012fdc <__assert_func>
 8012cba:	2301      	movs	r3, #1
 8012cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012cc0:	4610      	mov	r0, r2
 8012cc2:	b003      	add	sp, #12
 8012cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc8:	bfbc      	itt	lt
 8012cca:	464b      	movlt	r3, r9
 8012ccc:	46a1      	movlt	r9, r4
 8012cce:	4630      	mov	r0, r6
 8012cd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012cd4:	bfba      	itte	lt
 8012cd6:	461c      	movlt	r4, r3
 8012cd8:	2501      	movlt	r5, #1
 8012cda:	2500      	movge	r5, #0
 8012cdc:	f7ff fd48 	bl	8012770 <_Balloc>
 8012ce0:	4602      	mov	r2, r0
 8012ce2:	b918      	cbnz	r0, 8012cec <__mdiff+0x60>
 8012ce4:	4b31      	ldr	r3, [pc, #196]	@ (8012dac <__mdiff+0x120>)
 8012ce6:	f240 2145 	movw	r1, #581	@ 0x245
 8012cea:	e7e3      	b.n	8012cb4 <__mdiff+0x28>
 8012cec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012cf0:	6926      	ldr	r6, [r4, #16]
 8012cf2:	60c5      	str	r5, [r0, #12]
 8012cf4:	f109 0310 	add.w	r3, r9, #16
 8012cf8:	f109 0514 	add.w	r5, r9, #20
 8012cfc:	f104 0e14 	add.w	lr, r4, #20
 8012d00:	f100 0b14 	add.w	fp, r0, #20
 8012d04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012d08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012d0c:	9301      	str	r3, [sp, #4]
 8012d0e:	46d9      	mov	r9, fp
 8012d10:	f04f 0c00 	mov.w	ip, #0
 8012d14:	9b01      	ldr	r3, [sp, #4]
 8012d16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012d1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012d1e:	9301      	str	r3, [sp, #4]
 8012d20:	fa1f f38a 	uxth.w	r3, sl
 8012d24:	4619      	mov	r1, r3
 8012d26:	b283      	uxth	r3, r0
 8012d28:	1acb      	subs	r3, r1, r3
 8012d2a:	0c00      	lsrs	r0, r0, #16
 8012d2c:	4463      	add	r3, ip
 8012d2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012d32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012d36:	b29b      	uxth	r3, r3
 8012d38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012d3c:	4576      	cmp	r6, lr
 8012d3e:	f849 3b04 	str.w	r3, [r9], #4
 8012d42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d46:	d8e5      	bhi.n	8012d14 <__mdiff+0x88>
 8012d48:	1b33      	subs	r3, r6, r4
 8012d4a:	3b15      	subs	r3, #21
 8012d4c:	f023 0303 	bic.w	r3, r3, #3
 8012d50:	3415      	adds	r4, #21
 8012d52:	3304      	adds	r3, #4
 8012d54:	42a6      	cmp	r6, r4
 8012d56:	bf38      	it	cc
 8012d58:	2304      	movcc	r3, #4
 8012d5a:	441d      	add	r5, r3
 8012d5c:	445b      	add	r3, fp
 8012d5e:	461e      	mov	r6, r3
 8012d60:	462c      	mov	r4, r5
 8012d62:	4544      	cmp	r4, r8
 8012d64:	d30e      	bcc.n	8012d84 <__mdiff+0xf8>
 8012d66:	f108 0103 	add.w	r1, r8, #3
 8012d6a:	1b49      	subs	r1, r1, r5
 8012d6c:	f021 0103 	bic.w	r1, r1, #3
 8012d70:	3d03      	subs	r5, #3
 8012d72:	45a8      	cmp	r8, r5
 8012d74:	bf38      	it	cc
 8012d76:	2100      	movcc	r1, #0
 8012d78:	440b      	add	r3, r1
 8012d7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d7e:	b191      	cbz	r1, 8012da6 <__mdiff+0x11a>
 8012d80:	6117      	str	r7, [r2, #16]
 8012d82:	e79d      	b.n	8012cc0 <__mdiff+0x34>
 8012d84:	f854 1b04 	ldr.w	r1, [r4], #4
 8012d88:	46e6      	mov	lr, ip
 8012d8a:	0c08      	lsrs	r0, r1, #16
 8012d8c:	fa1c fc81 	uxtah	ip, ip, r1
 8012d90:	4471      	add	r1, lr
 8012d92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012d96:	b289      	uxth	r1, r1
 8012d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012d9c:	f846 1b04 	str.w	r1, [r6], #4
 8012da0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012da4:	e7dd      	b.n	8012d62 <__mdiff+0xd6>
 8012da6:	3f01      	subs	r7, #1
 8012da8:	e7e7      	b.n	8012d7a <__mdiff+0xee>
 8012daa:	bf00      	nop
 8012dac:	08013cc8 	.word	0x08013cc8
 8012db0:	08013cd9 	.word	0x08013cd9

08012db4 <__d2b>:
 8012db4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012db8:	460f      	mov	r7, r1
 8012dba:	2101      	movs	r1, #1
 8012dbc:	ec59 8b10 	vmov	r8, r9, d0
 8012dc0:	4616      	mov	r6, r2
 8012dc2:	f7ff fcd5 	bl	8012770 <_Balloc>
 8012dc6:	4604      	mov	r4, r0
 8012dc8:	b930      	cbnz	r0, 8012dd8 <__d2b+0x24>
 8012dca:	4602      	mov	r2, r0
 8012dcc:	4b23      	ldr	r3, [pc, #140]	@ (8012e5c <__d2b+0xa8>)
 8012dce:	4824      	ldr	r0, [pc, #144]	@ (8012e60 <__d2b+0xac>)
 8012dd0:	f240 310f 	movw	r1, #783	@ 0x30f
 8012dd4:	f000 f902 	bl	8012fdc <__assert_func>
 8012dd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012ddc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012de0:	b10d      	cbz	r5, 8012de6 <__d2b+0x32>
 8012de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012de6:	9301      	str	r3, [sp, #4]
 8012de8:	f1b8 0300 	subs.w	r3, r8, #0
 8012dec:	d023      	beq.n	8012e36 <__d2b+0x82>
 8012dee:	4668      	mov	r0, sp
 8012df0:	9300      	str	r3, [sp, #0]
 8012df2:	f7ff fd84 	bl	80128fe <__lo0bits>
 8012df6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012dfa:	b1d0      	cbz	r0, 8012e32 <__d2b+0x7e>
 8012dfc:	f1c0 0320 	rsb	r3, r0, #32
 8012e00:	fa02 f303 	lsl.w	r3, r2, r3
 8012e04:	430b      	orrs	r3, r1
 8012e06:	40c2      	lsrs	r2, r0
 8012e08:	6163      	str	r3, [r4, #20]
 8012e0a:	9201      	str	r2, [sp, #4]
 8012e0c:	9b01      	ldr	r3, [sp, #4]
 8012e0e:	61a3      	str	r3, [r4, #24]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	bf0c      	ite	eq
 8012e14:	2201      	moveq	r2, #1
 8012e16:	2202      	movne	r2, #2
 8012e18:	6122      	str	r2, [r4, #16]
 8012e1a:	b1a5      	cbz	r5, 8012e46 <__d2b+0x92>
 8012e1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012e20:	4405      	add	r5, r0
 8012e22:	603d      	str	r5, [r7, #0]
 8012e24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012e28:	6030      	str	r0, [r6, #0]
 8012e2a:	4620      	mov	r0, r4
 8012e2c:	b003      	add	sp, #12
 8012e2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e32:	6161      	str	r1, [r4, #20]
 8012e34:	e7ea      	b.n	8012e0c <__d2b+0x58>
 8012e36:	a801      	add	r0, sp, #4
 8012e38:	f7ff fd61 	bl	80128fe <__lo0bits>
 8012e3c:	9b01      	ldr	r3, [sp, #4]
 8012e3e:	6163      	str	r3, [r4, #20]
 8012e40:	3020      	adds	r0, #32
 8012e42:	2201      	movs	r2, #1
 8012e44:	e7e8      	b.n	8012e18 <__d2b+0x64>
 8012e46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012e4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012e4e:	6038      	str	r0, [r7, #0]
 8012e50:	6918      	ldr	r0, [r3, #16]
 8012e52:	f7ff fd35 	bl	80128c0 <__hi0bits>
 8012e56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012e5a:	e7e5      	b.n	8012e28 <__d2b+0x74>
 8012e5c:	08013cc8 	.word	0x08013cc8
 8012e60:	08013cd9 	.word	0x08013cd9

08012e64 <__sflush_r>:
 8012e64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e6c:	0716      	lsls	r6, r2, #28
 8012e6e:	4605      	mov	r5, r0
 8012e70:	460c      	mov	r4, r1
 8012e72:	d454      	bmi.n	8012f1e <__sflush_r+0xba>
 8012e74:	684b      	ldr	r3, [r1, #4]
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	dc02      	bgt.n	8012e80 <__sflush_r+0x1c>
 8012e7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	dd48      	ble.n	8012f12 <__sflush_r+0xae>
 8012e80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e82:	2e00      	cmp	r6, #0
 8012e84:	d045      	beq.n	8012f12 <__sflush_r+0xae>
 8012e86:	2300      	movs	r3, #0
 8012e88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012e8c:	682f      	ldr	r7, [r5, #0]
 8012e8e:	6a21      	ldr	r1, [r4, #32]
 8012e90:	602b      	str	r3, [r5, #0]
 8012e92:	d030      	beq.n	8012ef6 <__sflush_r+0x92>
 8012e94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012e96:	89a3      	ldrh	r3, [r4, #12]
 8012e98:	0759      	lsls	r1, r3, #29
 8012e9a:	d505      	bpl.n	8012ea8 <__sflush_r+0x44>
 8012e9c:	6863      	ldr	r3, [r4, #4]
 8012e9e:	1ad2      	subs	r2, r2, r3
 8012ea0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012ea2:	b10b      	cbz	r3, 8012ea8 <__sflush_r+0x44>
 8012ea4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ea6:	1ad2      	subs	r2, r2, r3
 8012ea8:	2300      	movs	r3, #0
 8012eaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012eac:	6a21      	ldr	r1, [r4, #32]
 8012eae:	4628      	mov	r0, r5
 8012eb0:	47b0      	blx	r6
 8012eb2:	1c43      	adds	r3, r0, #1
 8012eb4:	89a3      	ldrh	r3, [r4, #12]
 8012eb6:	d106      	bne.n	8012ec6 <__sflush_r+0x62>
 8012eb8:	6829      	ldr	r1, [r5, #0]
 8012eba:	291d      	cmp	r1, #29
 8012ebc:	d82b      	bhi.n	8012f16 <__sflush_r+0xb2>
 8012ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8012f68 <__sflush_r+0x104>)
 8012ec0:	40ca      	lsrs	r2, r1
 8012ec2:	07d6      	lsls	r6, r2, #31
 8012ec4:	d527      	bpl.n	8012f16 <__sflush_r+0xb2>
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	6062      	str	r2, [r4, #4]
 8012eca:	04d9      	lsls	r1, r3, #19
 8012ecc:	6922      	ldr	r2, [r4, #16]
 8012ece:	6022      	str	r2, [r4, #0]
 8012ed0:	d504      	bpl.n	8012edc <__sflush_r+0x78>
 8012ed2:	1c42      	adds	r2, r0, #1
 8012ed4:	d101      	bne.n	8012eda <__sflush_r+0x76>
 8012ed6:	682b      	ldr	r3, [r5, #0]
 8012ed8:	b903      	cbnz	r3, 8012edc <__sflush_r+0x78>
 8012eda:	6560      	str	r0, [r4, #84]	@ 0x54
 8012edc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ede:	602f      	str	r7, [r5, #0]
 8012ee0:	b1b9      	cbz	r1, 8012f12 <__sflush_r+0xae>
 8012ee2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ee6:	4299      	cmp	r1, r3
 8012ee8:	d002      	beq.n	8012ef0 <__sflush_r+0x8c>
 8012eea:	4628      	mov	r0, r5
 8012eec:	f7ff fb40 	bl	8012570 <_free_r>
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	6363      	str	r3, [r4, #52]	@ 0x34
 8012ef4:	e00d      	b.n	8012f12 <__sflush_r+0xae>
 8012ef6:	2301      	movs	r3, #1
 8012ef8:	4628      	mov	r0, r5
 8012efa:	47b0      	blx	r6
 8012efc:	4602      	mov	r2, r0
 8012efe:	1c50      	adds	r0, r2, #1
 8012f00:	d1c9      	bne.n	8012e96 <__sflush_r+0x32>
 8012f02:	682b      	ldr	r3, [r5, #0]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d0c6      	beq.n	8012e96 <__sflush_r+0x32>
 8012f08:	2b1d      	cmp	r3, #29
 8012f0a:	d001      	beq.n	8012f10 <__sflush_r+0xac>
 8012f0c:	2b16      	cmp	r3, #22
 8012f0e:	d11e      	bne.n	8012f4e <__sflush_r+0xea>
 8012f10:	602f      	str	r7, [r5, #0]
 8012f12:	2000      	movs	r0, #0
 8012f14:	e022      	b.n	8012f5c <__sflush_r+0xf8>
 8012f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f1a:	b21b      	sxth	r3, r3
 8012f1c:	e01b      	b.n	8012f56 <__sflush_r+0xf2>
 8012f1e:	690f      	ldr	r7, [r1, #16]
 8012f20:	2f00      	cmp	r7, #0
 8012f22:	d0f6      	beq.n	8012f12 <__sflush_r+0xae>
 8012f24:	0793      	lsls	r3, r2, #30
 8012f26:	680e      	ldr	r6, [r1, #0]
 8012f28:	bf08      	it	eq
 8012f2a:	694b      	ldreq	r3, [r1, #20]
 8012f2c:	600f      	str	r7, [r1, #0]
 8012f2e:	bf18      	it	ne
 8012f30:	2300      	movne	r3, #0
 8012f32:	eba6 0807 	sub.w	r8, r6, r7
 8012f36:	608b      	str	r3, [r1, #8]
 8012f38:	f1b8 0f00 	cmp.w	r8, #0
 8012f3c:	dde9      	ble.n	8012f12 <__sflush_r+0xae>
 8012f3e:	6a21      	ldr	r1, [r4, #32]
 8012f40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012f42:	4643      	mov	r3, r8
 8012f44:	463a      	mov	r2, r7
 8012f46:	4628      	mov	r0, r5
 8012f48:	47b0      	blx	r6
 8012f4a:	2800      	cmp	r0, #0
 8012f4c:	dc08      	bgt.n	8012f60 <__sflush_r+0xfc>
 8012f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f56:	81a3      	strh	r3, [r4, #12]
 8012f58:	f04f 30ff 	mov.w	r0, #4294967295
 8012f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f60:	4407      	add	r7, r0
 8012f62:	eba8 0800 	sub.w	r8, r8, r0
 8012f66:	e7e7      	b.n	8012f38 <__sflush_r+0xd4>
 8012f68:	20400001 	.word	0x20400001

08012f6c <_fflush_r>:
 8012f6c:	b538      	push	{r3, r4, r5, lr}
 8012f6e:	690b      	ldr	r3, [r1, #16]
 8012f70:	4605      	mov	r5, r0
 8012f72:	460c      	mov	r4, r1
 8012f74:	b913      	cbnz	r3, 8012f7c <_fflush_r+0x10>
 8012f76:	2500      	movs	r5, #0
 8012f78:	4628      	mov	r0, r5
 8012f7a:	bd38      	pop	{r3, r4, r5, pc}
 8012f7c:	b118      	cbz	r0, 8012f86 <_fflush_r+0x1a>
 8012f7e:	6a03      	ldr	r3, [r0, #32]
 8012f80:	b90b      	cbnz	r3, 8012f86 <_fflush_r+0x1a>
 8012f82:	f7fe fb93 	bl	80116ac <__sinit>
 8012f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d0f3      	beq.n	8012f76 <_fflush_r+0xa>
 8012f8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012f90:	07d0      	lsls	r0, r2, #31
 8012f92:	d404      	bmi.n	8012f9e <_fflush_r+0x32>
 8012f94:	0599      	lsls	r1, r3, #22
 8012f96:	d402      	bmi.n	8012f9e <_fflush_r+0x32>
 8012f98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f9a:	f7fe fc7e 	bl	801189a <__retarget_lock_acquire_recursive>
 8012f9e:	4628      	mov	r0, r5
 8012fa0:	4621      	mov	r1, r4
 8012fa2:	f7ff ff5f 	bl	8012e64 <__sflush_r>
 8012fa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012fa8:	07da      	lsls	r2, r3, #31
 8012faa:	4605      	mov	r5, r0
 8012fac:	d4e4      	bmi.n	8012f78 <_fflush_r+0xc>
 8012fae:	89a3      	ldrh	r3, [r4, #12]
 8012fb0:	059b      	lsls	r3, r3, #22
 8012fb2:	d4e1      	bmi.n	8012f78 <_fflush_r+0xc>
 8012fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012fb6:	f7fe fc71 	bl	801189c <__retarget_lock_release_recursive>
 8012fba:	e7dd      	b.n	8012f78 <_fflush_r+0xc>

08012fbc <_sbrk_r>:
 8012fbc:	b538      	push	{r3, r4, r5, lr}
 8012fbe:	4d06      	ldr	r5, [pc, #24]	@ (8012fd8 <_sbrk_r+0x1c>)
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	4604      	mov	r4, r0
 8012fc4:	4608      	mov	r0, r1
 8012fc6:	602b      	str	r3, [r5, #0]
 8012fc8:	f7f2 fa92 	bl	80054f0 <_sbrk>
 8012fcc:	1c43      	adds	r3, r0, #1
 8012fce:	d102      	bne.n	8012fd6 <_sbrk_r+0x1a>
 8012fd0:	682b      	ldr	r3, [r5, #0]
 8012fd2:	b103      	cbz	r3, 8012fd6 <_sbrk_r+0x1a>
 8012fd4:	6023      	str	r3, [r4, #0]
 8012fd6:	bd38      	pop	{r3, r4, r5, pc}
 8012fd8:	20002dec 	.word	0x20002dec

08012fdc <__assert_func>:
 8012fdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012fde:	4614      	mov	r4, r2
 8012fe0:	461a      	mov	r2, r3
 8012fe2:	4b09      	ldr	r3, [pc, #36]	@ (8013008 <__assert_func+0x2c>)
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	4605      	mov	r5, r0
 8012fe8:	68d8      	ldr	r0, [r3, #12]
 8012fea:	b14c      	cbz	r4, 8013000 <__assert_func+0x24>
 8012fec:	4b07      	ldr	r3, [pc, #28]	@ (801300c <__assert_func+0x30>)
 8012fee:	9100      	str	r1, [sp, #0]
 8012ff0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012ff4:	4906      	ldr	r1, [pc, #24]	@ (8013010 <__assert_func+0x34>)
 8012ff6:	462b      	mov	r3, r5
 8012ff8:	f000 f842 	bl	8013080 <fiprintf>
 8012ffc:	f000 f852 	bl	80130a4 <abort>
 8013000:	4b04      	ldr	r3, [pc, #16]	@ (8013014 <__assert_func+0x38>)
 8013002:	461c      	mov	r4, r3
 8013004:	e7f3      	b.n	8012fee <__assert_func+0x12>
 8013006:	bf00      	nop
 8013008:	20000110 	.word	0x20000110
 801300c:	08013d3c 	.word	0x08013d3c
 8013010:	08013d49 	.word	0x08013d49
 8013014:	08013d77 	.word	0x08013d77

08013018 <_calloc_r>:
 8013018:	b570      	push	{r4, r5, r6, lr}
 801301a:	fba1 5402 	umull	r5, r4, r1, r2
 801301e:	b934      	cbnz	r4, 801302e <_calloc_r+0x16>
 8013020:	4629      	mov	r1, r5
 8013022:	f7ff fb19 	bl	8012658 <_malloc_r>
 8013026:	4606      	mov	r6, r0
 8013028:	b928      	cbnz	r0, 8013036 <_calloc_r+0x1e>
 801302a:	4630      	mov	r0, r6
 801302c:	bd70      	pop	{r4, r5, r6, pc}
 801302e:	220c      	movs	r2, #12
 8013030:	6002      	str	r2, [r0, #0]
 8013032:	2600      	movs	r6, #0
 8013034:	e7f9      	b.n	801302a <_calloc_r+0x12>
 8013036:	462a      	mov	r2, r5
 8013038:	4621      	mov	r1, r4
 801303a:	f7fe fbb0 	bl	801179e <memset>
 801303e:	e7f4      	b.n	801302a <_calloc_r+0x12>

08013040 <__ascii_mbtowc>:
 8013040:	b082      	sub	sp, #8
 8013042:	b901      	cbnz	r1, 8013046 <__ascii_mbtowc+0x6>
 8013044:	a901      	add	r1, sp, #4
 8013046:	b142      	cbz	r2, 801305a <__ascii_mbtowc+0x1a>
 8013048:	b14b      	cbz	r3, 801305e <__ascii_mbtowc+0x1e>
 801304a:	7813      	ldrb	r3, [r2, #0]
 801304c:	600b      	str	r3, [r1, #0]
 801304e:	7812      	ldrb	r2, [r2, #0]
 8013050:	1e10      	subs	r0, r2, #0
 8013052:	bf18      	it	ne
 8013054:	2001      	movne	r0, #1
 8013056:	b002      	add	sp, #8
 8013058:	4770      	bx	lr
 801305a:	4610      	mov	r0, r2
 801305c:	e7fb      	b.n	8013056 <__ascii_mbtowc+0x16>
 801305e:	f06f 0001 	mvn.w	r0, #1
 8013062:	e7f8      	b.n	8013056 <__ascii_mbtowc+0x16>

08013064 <__ascii_wctomb>:
 8013064:	4603      	mov	r3, r0
 8013066:	4608      	mov	r0, r1
 8013068:	b141      	cbz	r1, 801307c <__ascii_wctomb+0x18>
 801306a:	2aff      	cmp	r2, #255	@ 0xff
 801306c:	d904      	bls.n	8013078 <__ascii_wctomb+0x14>
 801306e:	228a      	movs	r2, #138	@ 0x8a
 8013070:	601a      	str	r2, [r3, #0]
 8013072:	f04f 30ff 	mov.w	r0, #4294967295
 8013076:	4770      	bx	lr
 8013078:	700a      	strb	r2, [r1, #0]
 801307a:	2001      	movs	r0, #1
 801307c:	4770      	bx	lr
	...

08013080 <fiprintf>:
 8013080:	b40e      	push	{r1, r2, r3}
 8013082:	b503      	push	{r0, r1, lr}
 8013084:	4601      	mov	r1, r0
 8013086:	ab03      	add	r3, sp, #12
 8013088:	4805      	ldr	r0, [pc, #20]	@ (80130a0 <fiprintf+0x20>)
 801308a:	f853 2b04 	ldr.w	r2, [r3], #4
 801308e:	6800      	ldr	r0, [r0, #0]
 8013090:	9301      	str	r3, [sp, #4]
 8013092:	f000 f837 	bl	8013104 <_vfiprintf_r>
 8013096:	b002      	add	sp, #8
 8013098:	f85d eb04 	ldr.w	lr, [sp], #4
 801309c:	b003      	add	sp, #12
 801309e:	4770      	bx	lr
 80130a0:	20000110 	.word	0x20000110

080130a4 <abort>:
 80130a4:	b508      	push	{r3, lr}
 80130a6:	2006      	movs	r0, #6
 80130a8:	f000 fa00 	bl	80134ac <raise>
 80130ac:	2001      	movs	r0, #1
 80130ae:	f7f2 f9a7 	bl	8005400 <_exit>

080130b2 <__sfputc_r>:
 80130b2:	6893      	ldr	r3, [r2, #8]
 80130b4:	3b01      	subs	r3, #1
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	b410      	push	{r4}
 80130ba:	6093      	str	r3, [r2, #8]
 80130bc:	da08      	bge.n	80130d0 <__sfputc_r+0x1e>
 80130be:	6994      	ldr	r4, [r2, #24]
 80130c0:	42a3      	cmp	r3, r4
 80130c2:	db01      	blt.n	80130c8 <__sfputc_r+0x16>
 80130c4:	290a      	cmp	r1, #10
 80130c6:	d103      	bne.n	80130d0 <__sfputc_r+0x1e>
 80130c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130cc:	f000 b932 	b.w	8013334 <__swbuf_r>
 80130d0:	6813      	ldr	r3, [r2, #0]
 80130d2:	1c58      	adds	r0, r3, #1
 80130d4:	6010      	str	r0, [r2, #0]
 80130d6:	7019      	strb	r1, [r3, #0]
 80130d8:	4608      	mov	r0, r1
 80130da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130de:	4770      	bx	lr

080130e0 <__sfputs_r>:
 80130e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130e2:	4606      	mov	r6, r0
 80130e4:	460f      	mov	r7, r1
 80130e6:	4614      	mov	r4, r2
 80130e8:	18d5      	adds	r5, r2, r3
 80130ea:	42ac      	cmp	r4, r5
 80130ec:	d101      	bne.n	80130f2 <__sfputs_r+0x12>
 80130ee:	2000      	movs	r0, #0
 80130f0:	e007      	b.n	8013102 <__sfputs_r+0x22>
 80130f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130f6:	463a      	mov	r2, r7
 80130f8:	4630      	mov	r0, r6
 80130fa:	f7ff ffda 	bl	80130b2 <__sfputc_r>
 80130fe:	1c43      	adds	r3, r0, #1
 8013100:	d1f3      	bne.n	80130ea <__sfputs_r+0xa>
 8013102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013104 <_vfiprintf_r>:
 8013104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013108:	460d      	mov	r5, r1
 801310a:	b09d      	sub	sp, #116	@ 0x74
 801310c:	4614      	mov	r4, r2
 801310e:	4698      	mov	r8, r3
 8013110:	4606      	mov	r6, r0
 8013112:	b118      	cbz	r0, 801311c <_vfiprintf_r+0x18>
 8013114:	6a03      	ldr	r3, [r0, #32]
 8013116:	b90b      	cbnz	r3, 801311c <_vfiprintf_r+0x18>
 8013118:	f7fe fac8 	bl	80116ac <__sinit>
 801311c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801311e:	07d9      	lsls	r1, r3, #31
 8013120:	d405      	bmi.n	801312e <_vfiprintf_r+0x2a>
 8013122:	89ab      	ldrh	r3, [r5, #12]
 8013124:	059a      	lsls	r2, r3, #22
 8013126:	d402      	bmi.n	801312e <_vfiprintf_r+0x2a>
 8013128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801312a:	f7fe fbb6 	bl	801189a <__retarget_lock_acquire_recursive>
 801312e:	89ab      	ldrh	r3, [r5, #12]
 8013130:	071b      	lsls	r3, r3, #28
 8013132:	d501      	bpl.n	8013138 <_vfiprintf_r+0x34>
 8013134:	692b      	ldr	r3, [r5, #16]
 8013136:	b99b      	cbnz	r3, 8013160 <_vfiprintf_r+0x5c>
 8013138:	4629      	mov	r1, r5
 801313a:	4630      	mov	r0, r6
 801313c:	f000 f938 	bl	80133b0 <__swsetup_r>
 8013140:	b170      	cbz	r0, 8013160 <_vfiprintf_r+0x5c>
 8013142:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013144:	07dc      	lsls	r4, r3, #31
 8013146:	d504      	bpl.n	8013152 <_vfiprintf_r+0x4e>
 8013148:	f04f 30ff 	mov.w	r0, #4294967295
 801314c:	b01d      	add	sp, #116	@ 0x74
 801314e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013152:	89ab      	ldrh	r3, [r5, #12]
 8013154:	0598      	lsls	r0, r3, #22
 8013156:	d4f7      	bmi.n	8013148 <_vfiprintf_r+0x44>
 8013158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801315a:	f7fe fb9f 	bl	801189c <__retarget_lock_release_recursive>
 801315e:	e7f3      	b.n	8013148 <_vfiprintf_r+0x44>
 8013160:	2300      	movs	r3, #0
 8013162:	9309      	str	r3, [sp, #36]	@ 0x24
 8013164:	2320      	movs	r3, #32
 8013166:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801316a:	f8cd 800c 	str.w	r8, [sp, #12]
 801316e:	2330      	movs	r3, #48	@ 0x30
 8013170:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013320 <_vfiprintf_r+0x21c>
 8013174:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013178:	f04f 0901 	mov.w	r9, #1
 801317c:	4623      	mov	r3, r4
 801317e:	469a      	mov	sl, r3
 8013180:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013184:	b10a      	cbz	r2, 801318a <_vfiprintf_r+0x86>
 8013186:	2a25      	cmp	r2, #37	@ 0x25
 8013188:	d1f9      	bne.n	801317e <_vfiprintf_r+0x7a>
 801318a:	ebba 0b04 	subs.w	fp, sl, r4
 801318e:	d00b      	beq.n	80131a8 <_vfiprintf_r+0xa4>
 8013190:	465b      	mov	r3, fp
 8013192:	4622      	mov	r2, r4
 8013194:	4629      	mov	r1, r5
 8013196:	4630      	mov	r0, r6
 8013198:	f7ff ffa2 	bl	80130e0 <__sfputs_r>
 801319c:	3001      	adds	r0, #1
 801319e:	f000 80a7 	beq.w	80132f0 <_vfiprintf_r+0x1ec>
 80131a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131a4:	445a      	add	r2, fp
 80131a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80131a8:	f89a 3000 	ldrb.w	r3, [sl]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	f000 809f 	beq.w	80132f0 <_vfiprintf_r+0x1ec>
 80131b2:	2300      	movs	r3, #0
 80131b4:	f04f 32ff 	mov.w	r2, #4294967295
 80131b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131bc:	f10a 0a01 	add.w	sl, sl, #1
 80131c0:	9304      	str	r3, [sp, #16]
 80131c2:	9307      	str	r3, [sp, #28]
 80131c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80131ca:	4654      	mov	r4, sl
 80131cc:	2205      	movs	r2, #5
 80131ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131d2:	4853      	ldr	r0, [pc, #332]	@ (8013320 <_vfiprintf_r+0x21c>)
 80131d4:	f7ed f80c 	bl	80001f0 <memchr>
 80131d8:	9a04      	ldr	r2, [sp, #16]
 80131da:	b9d8      	cbnz	r0, 8013214 <_vfiprintf_r+0x110>
 80131dc:	06d1      	lsls	r1, r2, #27
 80131de:	bf44      	itt	mi
 80131e0:	2320      	movmi	r3, #32
 80131e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131e6:	0713      	lsls	r3, r2, #28
 80131e8:	bf44      	itt	mi
 80131ea:	232b      	movmi	r3, #43	@ 0x2b
 80131ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131f0:	f89a 3000 	ldrb.w	r3, [sl]
 80131f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80131f6:	d015      	beq.n	8013224 <_vfiprintf_r+0x120>
 80131f8:	9a07      	ldr	r2, [sp, #28]
 80131fa:	4654      	mov	r4, sl
 80131fc:	2000      	movs	r0, #0
 80131fe:	f04f 0c0a 	mov.w	ip, #10
 8013202:	4621      	mov	r1, r4
 8013204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013208:	3b30      	subs	r3, #48	@ 0x30
 801320a:	2b09      	cmp	r3, #9
 801320c:	d94b      	bls.n	80132a6 <_vfiprintf_r+0x1a2>
 801320e:	b1b0      	cbz	r0, 801323e <_vfiprintf_r+0x13a>
 8013210:	9207      	str	r2, [sp, #28]
 8013212:	e014      	b.n	801323e <_vfiprintf_r+0x13a>
 8013214:	eba0 0308 	sub.w	r3, r0, r8
 8013218:	fa09 f303 	lsl.w	r3, r9, r3
 801321c:	4313      	orrs	r3, r2
 801321e:	9304      	str	r3, [sp, #16]
 8013220:	46a2      	mov	sl, r4
 8013222:	e7d2      	b.n	80131ca <_vfiprintf_r+0xc6>
 8013224:	9b03      	ldr	r3, [sp, #12]
 8013226:	1d19      	adds	r1, r3, #4
 8013228:	681b      	ldr	r3, [r3, #0]
 801322a:	9103      	str	r1, [sp, #12]
 801322c:	2b00      	cmp	r3, #0
 801322e:	bfbb      	ittet	lt
 8013230:	425b      	neglt	r3, r3
 8013232:	f042 0202 	orrlt.w	r2, r2, #2
 8013236:	9307      	strge	r3, [sp, #28]
 8013238:	9307      	strlt	r3, [sp, #28]
 801323a:	bfb8      	it	lt
 801323c:	9204      	strlt	r2, [sp, #16]
 801323e:	7823      	ldrb	r3, [r4, #0]
 8013240:	2b2e      	cmp	r3, #46	@ 0x2e
 8013242:	d10a      	bne.n	801325a <_vfiprintf_r+0x156>
 8013244:	7863      	ldrb	r3, [r4, #1]
 8013246:	2b2a      	cmp	r3, #42	@ 0x2a
 8013248:	d132      	bne.n	80132b0 <_vfiprintf_r+0x1ac>
 801324a:	9b03      	ldr	r3, [sp, #12]
 801324c:	1d1a      	adds	r2, r3, #4
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	9203      	str	r2, [sp, #12]
 8013252:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013256:	3402      	adds	r4, #2
 8013258:	9305      	str	r3, [sp, #20]
 801325a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013330 <_vfiprintf_r+0x22c>
 801325e:	7821      	ldrb	r1, [r4, #0]
 8013260:	2203      	movs	r2, #3
 8013262:	4650      	mov	r0, sl
 8013264:	f7ec ffc4 	bl	80001f0 <memchr>
 8013268:	b138      	cbz	r0, 801327a <_vfiprintf_r+0x176>
 801326a:	9b04      	ldr	r3, [sp, #16]
 801326c:	eba0 000a 	sub.w	r0, r0, sl
 8013270:	2240      	movs	r2, #64	@ 0x40
 8013272:	4082      	lsls	r2, r0
 8013274:	4313      	orrs	r3, r2
 8013276:	3401      	adds	r4, #1
 8013278:	9304      	str	r3, [sp, #16]
 801327a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801327e:	4829      	ldr	r0, [pc, #164]	@ (8013324 <_vfiprintf_r+0x220>)
 8013280:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013284:	2206      	movs	r2, #6
 8013286:	f7ec ffb3 	bl	80001f0 <memchr>
 801328a:	2800      	cmp	r0, #0
 801328c:	d03f      	beq.n	801330e <_vfiprintf_r+0x20a>
 801328e:	4b26      	ldr	r3, [pc, #152]	@ (8013328 <_vfiprintf_r+0x224>)
 8013290:	bb1b      	cbnz	r3, 80132da <_vfiprintf_r+0x1d6>
 8013292:	9b03      	ldr	r3, [sp, #12]
 8013294:	3307      	adds	r3, #7
 8013296:	f023 0307 	bic.w	r3, r3, #7
 801329a:	3308      	adds	r3, #8
 801329c:	9303      	str	r3, [sp, #12]
 801329e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132a0:	443b      	add	r3, r7
 80132a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80132a4:	e76a      	b.n	801317c <_vfiprintf_r+0x78>
 80132a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80132aa:	460c      	mov	r4, r1
 80132ac:	2001      	movs	r0, #1
 80132ae:	e7a8      	b.n	8013202 <_vfiprintf_r+0xfe>
 80132b0:	2300      	movs	r3, #0
 80132b2:	3401      	adds	r4, #1
 80132b4:	9305      	str	r3, [sp, #20]
 80132b6:	4619      	mov	r1, r3
 80132b8:	f04f 0c0a 	mov.w	ip, #10
 80132bc:	4620      	mov	r0, r4
 80132be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132c2:	3a30      	subs	r2, #48	@ 0x30
 80132c4:	2a09      	cmp	r2, #9
 80132c6:	d903      	bls.n	80132d0 <_vfiprintf_r+0x1cc>
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d0c6      	beq.n	801325a <_vfiprintf_r+0x156>
 80132cc:	9105      	str	r1, [sp, #20]
 80132ce:	e7c4      	b.n	801325a <_vfiprintf_r+0x156>
 80132d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80132d4:	4604      	mov	r4, r0
 80132d6:	2301      	movs	r3, #1
 80132d8:	e7f0      	b.n	80132bc <_vfiprintf_r+0x1b8>
 80132da:	ab03      	add	r3, sp, #12
 80132dc:	9300      	str	r3, [sp, #0]
 80132de:	462a      	mov	r2, r5
 80132e0:	4b12      	ldr	r3, [pc, #72]	@ (801332c <_vfiprintf_r+0x228>)
 80132e2:	a904      	add	r1, sp, #16
 80132e4:	4630      	mov	r0, r6
 80132e6:	f7fd fd9f 	bl	8010e28 <_printf_float>
 80132ea:	4607      	mov	r7, r0
 80132ec:	1c78      	adds	r0, r7, #1
 80132ee:	d1d6      	bne.n	801329e <_vfiprintf_r+0x19a>
 80132f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80132f2:	07d9      	lsls	r1, r3, #31
 80132f4:	d405      	bmi.n	8013302 <_vfiprintf_r+0x1fe>
 80132f6:	89ab      	ldrh	r3, [r5, #12]
 80132f8:	059a      	lsls	r2, r3, #22
 80132fa:	d402      	bmi.n	8013302 <_vfiprintf_r+0x1fe>
 80132fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80132fe:	f7fe facd 	bl	801189c <__retarget_lock_release_recursive>
 8013302:	89ab      	ldrh	r3, [r5, #12]
 8013304:	065b      	lsls	r3, r3, #25
 8013306:	f53f af1f 	bmi.w	8013148 <_vfiprintf_r+0x44>
 801330a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801330c:	e71e      	b.n	801314c <_vfiprintf_r+0x48>
 801330e:	ab03      	add	r3, sp, #12
 8013310:	9300      	str	r3, [sp, #0]
 8013312:	462a      	mov	r2, r5
 8013314:	4b05      	ldr	r3, [pc, #20]	@ (801332c <_vfiprintf_r+0x228>)
 8013316:	a904      	add	r1, sp, #16
 8013318:	4630      	mov	r0, r6
 801331a:	f7fe f81d 	bl	8011358 <_printf_i>
 801331e:	e7e4      	b.n	80132ea <_vfiprintf_r+0x1e6>
 8013320:	08013d78 	.word	0x08013d78
 8013324:	08013d82 	.word	0x08013d82
 8013328:	08010e29 	.word	0x08010e29
 801332c:	080130e1 	.word	0x080130e1
 8013330:	08013d7e 	.word	0x08013d7e

08013334 <__swbuf_r>:
 8013334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013336:	460e      	mov	r6, r1
 8013338:	4614      	mov	r4, r2
 801333a:	4605      	mov	r5, r0
 801333c:	b118      	cbz	r0, 8013346 <__swbuf_r+0x12>
 801333e:	6a03      	ldr	r3, [r0, #32]
 8013340:	b90b      	cbnz	r3, 8013346 <__swbuf_r+0x12>
 8013342:	f7fe f9b3 	bl	80116ac <__sinit>
 8013346:	69a3      	ldr	r3, [r4, #24]
 8013348:	60a3      	str	r3, [r4, #8]
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	071a      	lsls	r2, r3, #28
 801334e:	d501      	bpl.n	8013354 <__swbuf_r+0x20>
 8013350:	6923      	ldr	r3, [r4, #16]
 8013352:	b943      	cbnz	r3, 8013366 <__swbuf_r+0x32>
 8013354:	4621      	mov	r1, r4
 8013356:	4628      	mov	r0, r5
 8013358:	f000 f82a 	bl	80133b0 <__swsetup_r>
 801335c:	b118      	cbz	r0, 8013366 <__swbuf_r+0x32>
 801335e:	f04f 37ff 	mov.w	r7, #4294967295
 8013362:	4638      	mov	r0, r7
 8013364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013366:	6823      	ldr	r3, [r4, #0]
 8013368:	6922      	ldr	r2, [r4, #16]
 801336a:	1a98      	subs	r0, r3, r2
 801336c:	6963      	ldr	r3, [r4, #20]
 801336e:	b2f6      	uxtb	r6, r6
 8013370:	4283      	cmp	r3, r0
 8013372:	4637      	mov	r7, r6
 8013374:	dc05      	bgt.n	8013382 <__swbuf_r+0x4e>
 8013376:	4621      	mov	r1, r4
 8013378:	4628      	mov	r0, r5
 801337a:	f7ff fdf7 	bl	8012f6c <_fflush_r>
 801337e:	2800      	cmp	r0, #0
 8013380:	d1ed      	bne.n	801335e <__swbuf_r+0x2a>
 8013382:	68a3      	ldr	r3, [r4, #8]
 8013384:	3b01      	subs	r3, #1
 8013386:	60a3      	str	r3, [r4, #8]
 8013388:	6823      	ldr	r3, [r4, #0]
 801338a:	1c5a      	adds	r2, r3, #1
 801338c:	6022      	str	r2, [r4, #0]
 801338e:	701e      	strb	r6, [r3, #0]
 8013390:	6962      	ldr	r2, [r4, #20]
 8013392:	1c43      	adds	r3, r0, #1
 8013394:	429a      	cmp	r2, r3
 8013396:	d004      	beq.n	80133a2 <__swbuf_r+0x6e>
 8013398:	89a3      	ldrh	r3, [r4, #12]
 801339a:	07db      	lsls	r3, r3, #31
 801339c:	d5e1      	bpl.n	8013362 <__swbuf_r+0x2e>
 801339e:	2e0a      	cmp	r6, #10
 80133a0:	d1df      	bne.n	8013362 <__swbuf_r+0x2e>
 80133a2:	4621      	mov	r1, r4
 80133a4:	4628      	mov	r0, r5
 80133a6:	f7ff fde1 	bl	8012f6c <_fflush_r>
 80133aa:	2800      	cmp	r0, #0
 80133ac:	d0d9      	beq.n	8013362 <__swbuf_r+0x2e>
 80133ae:	e7d6      	b.n	801335e <__swbuf_r+0x2a>

080133b0 <__swsetup_r>:
 80133b0:	b538      	push	{r3, r4, r5, lr}
 80133b2:	4b29      	ldr	r3, [pc, #164]	@ (8013458 <__swsetup_r+0xa8>)
 80133b4:	4605      	mov	r5, r0
 80133b6:	6818      	ldr	r0, [r3, #0]
 80133b8:	460c      	mov	r4, r1
 80133ba:	b118      	cbz	r0, 80133c4 <__swsetup_r+0x14>
 80133bc:	6a03      	ldr	r3, [r0, #32]
 80133be:	b90b      	cbnz	r3, 80133c4 <__swsetup_r+0x14>
 80133c0:	f7fe f974 	bl	80116ac <__sinit>
 80133c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133c8:	0719      	lsls	r1, r3, #28
 80133ca:	d422      	bmi.n	8013412 <__swsetup_r+0x62>
 80133cc:	06da      	lsls	r2, r3, #27
 80133ce:	d407      	bmi.n	80133e0 <__swsetup_r+0x30>
 80133d0:	2209      	movs	r2, #9
 80133d2:	602a      	str	r2, [r5, #0]
 80133d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133d8:	81a3      	strh	r3, [r4, #12]
 80133da:	f04f 30ff 	mov.w	r0, #4294967295
 80133de:	e033      	b.n	8013448 <__swsetup_r+0x98>
 80133e0:	0758      	lsls	r0, r3, #29
 80133e2:	d512      	bpl.n	801340a <__swsetup_r+0x5a>
 80133e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80133e6:	b141      	cbz	r1, 80133fa <__swsetup_r+0x4a>
 80133e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80133ec:	4299      	cmp	r1, r3
 80133ee:	d002      	beq.n	80133f6 <__swsetup_r+0x46>
 80133f0:	4628      	mov	r0, r5
 80133f2:	f7ff f8bd 	bl	8012570 <_free_r>
 80133f6:	2300      	movs	r3, #0
 80133f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80133fa:	89a3      	ldrh	r3, [r4, #12]
 80133fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013400:	81a3      	strh	r3, [r4, #12]
 8013402:	2300      	movs	r3, #0
 8013404:	6063      	str	r3, [r4, #4]
 8013406:	6923      	ldr	r3, [r4, #16]
 8013408:	6023      	str	r3, [r4, #0]
 801340a:	89a3      	ldrh	r3, [r4, #12]
 801340c:	f043 0308 	orr.w	r3, r3, #8
 8013410:	81a3      	strh	r3, [r4, #12]
 8013412:	6923      	ldr	r3, [r4, #16]
 8013414:	b94b      	cbnz	r3, 801342a <__swsetup_r+0x7a>
 8013416:	89a3      	ldrh	r3, [r4, #12]
 8013418:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801341c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013420:	d003      	beq.n	801342a <__swsetup_r+0x7a>
 8013422:	4621      	mov	r1, r4
 8013424:	4628      	mov	r0, r5
 8013426:	f000 f883 	bl	8013530 <__smakebuf_r>
 801342a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801342e:	f013 0201 	ands.w	r2, r3, #1
 8013432:	d00a      	beq.n	801344a <__swsetup_r+0x9a>
 8013434:	2200      	movs	r2, #0
 8013436:	60a2      	str	r2, [r4, #8]
 8013438:	6962      	ldr	r2, [r4, #20]
 801343a:	4252      	negs	r2, r2
 801343c:	61a2      	str	r2, [r4, #24]
 801343e:	6922      	ldr	r2, [r4, #16]
 8013440:	b942      	cbnz	r2, 8013454 <__swsetup_r+0xa4>
 8013442:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013446:	d1c5      	bne.n	80133d4 <__swsetup_r+0x24>
 8013448:	bd38      	pop	{r3, r4, r5, pc}
 801344a:	0799      	lsls	r1, r3, #30
 801344c:	bf58      	it	pl
 801344e:	6962      	ldrpl	r2, [r4, #20]
 8013450:	60a2      	str	r2, [r4, #8]
 8013452:	e7f4      	b.n	801343e <__swsetup_r+0x8e>
 8013454:	2000      	movs	r0, #0
 8013456:	e7f7      	b.n	8013448 <__swsetup_r+0x98>
 8013458:	20000110 	.word	0x20000110

0801345c <_raise_r>:
 801345c:	291f      	cmp	r1, #31
 801345e:	b538      	push	{r3, r4, r5, lr}
 8013460:	4605      	mov	r5, r0
 8013462:	460c      	mov	r4, r1
 8013464:	d904      	bls.n	8013470 <_raise_r+0x14>
 8013466:	2316      	movs	r3, #22
 8013468:	6003      	str	r3, [r0, #0]
 801346a:	f04f 30ff 	mov.w	r0, #4294967295
 801346e:	bd38      	pop	{r3, r4, r5, pc}
 8013470:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013472:	b112      	cbz	r2, 801347a <_raise_r+0x1e>
 8013474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013478:	b94b      	cbnz	r3, 801348e <_raise_r+0x32>
 801347a:	4628      	mov	r0, r5
 801347c:	f000 f830 	bl	80134e0 <_getpid_r>
 8013480:	4622      	mov	r2, r4
 8013482:	4601      	mov	r1, r0
 8013484:	4628      	mov	r0, r5
 8013486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801348a:	f000 b817 	b.w	80134bc <_kill_r>
 801348e:	2b01      	cmp	r3, #1
 8013490:	d00a      	beq.n	80134a8 <_raise_r+0x4c>
 8013492:	1c59      	adds	r1, r3, #1
 8013494:	d103      	bne.n	801349e <_raise_r+0x42>
 8013496:	2316      	movs	r3, #22
 8013498:	6003      	str	r3, [r0, #0]
 801349a:	2001      	movs	r0, #1
 801349c:	e7e7      	b.n	801346e <_raise_r+0x12>
 801349e:	2100      	movs	r1, #0
 80134a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80134a4:	4620      	mov	r0, r4
 80134a6:	4798      	blx	r3
 80134a8:	2000      	movs	r0, #0
 80134aa:	e7e0      	b.n	801346e <_raise_r+0x12>

080134ac <raise>:
 80134ac:	4b02      	ldr	r3, [pc, #8]	@ (80134b8 <raise+0xc>)
 80134ae:	4601      	mov	r1, r0
 80134b0:	6818      	ldr	r0, [r3, #0]
 80134b2:	f7ff bfd3 	b.w	801345c <_raise_r>
 80134b6:	bf00      	nop
 80134b8:	20000110 	.word	0x20000110

080134bc <_kill_r>:
 80134bc:	b538      	push	{r3, r4, r5, lr}
 80134be:	4d07      	ldr	r5, [pc, #28]	@ (80134dc <_kill_r+0x20>)
 80134c0:	2300      	movs	r3, #0
 80134c2:	4604      	mov	r4, r0
 80134c4:	4608      	mov	r0, r1
 80134c6:	4611      	mov	r1, r2
 80134c8:	602b      	str	r3, [r5, #0]
 80134ca:	f7f1 ff89 	bl	80053e0 <_kill>
 80134ce:	1c43      	adds	r3, r0, #1
 80134d0:	d102      	bne.n	80134d8 <_kill_r+0x1c>
 80134d2:	682b      	ldr	r3, [r5, #0]
 80134d4:	b103      	cbz	r3, 80134d8 <_kill_r+0x1c>
 80134d6:	6023      	str	r3, [r4, #0]
 80134d8:	bd38      	pop	{r3, r4, r5, pc}
 80134da:	bf00      	nop
 80134dc:	20002dec 	.word	0x20002dec

080134e0 <_getpid_r>:
 80134e0:	f7f1 bf76 	b.w	80053d0 <_getpid>

080134e4 <__swhatbuf_r>:
 80134e4:	b570      	push	{r4, r5, r6, lr}
 80134e6:	460c      	mov	r4, r1
 80134e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134ec:	2900      	cmp	r1, #0
 80134ee:	b096      	sub	sp, #88	@ 0x58
 80134f0:	4615      	mov	r5, r2
 80134f2:	461e      	mov	r6, r3
 80134f4:	da0d      	bge.n	8013512 <__swhatbuf_r+0x2e>
 80134f6:	89a3      	ldrh	r3, [r4, #12]
 80134f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80134fc:	f04f 0100 	mov.w	r1, #0
 8013500:	bf14      	ite	ne
 8013502:	2340      	movne	r3, #64	@ 0x40
 8013504:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013508:	2000      	movs	r0, #0
 801350a:	6031      	str	r1, [r6, #0]
 801350c:	602b      	str	r3, [r5, #0]
 801350e:	b016      	add	sp, #88	@ 0x58
 8013510:	bd70      	pop	{r4, r5, r6, pc}
 8013512:	466a      	mov	r2, sp
 8013514:	f000 f848 	bl	80135a8 <_fstat_r>
 8013518:	2800      	cmp	r0, #0
 801351a:	dbec      	blt.n	80134f6 <__swhatbuf_r+0x12>
 801351c:	9901      	ldr	r1, [sp, #4]
 801351e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013522:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013526:	4259      	negs	r1, r3
 8013528:	4159      	adcs	r1, r3
 801352a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801352e:	e7eb      	b.n	8013508 <__swhatbuf_r+0x24>

08013530 <__smakebuf_r>:
 8013530:	898b      	ldrh	r3, [r1, #12]
 8013532:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013534:	079d      	lsls	r5, r3, #30
 8013536:	4606      	mov	r6, r0
 8013538:	460c      	mov	r4, r1
 801353a:	d507      	bpl.n	801354c <__smakebuf_r+0x1c>
 801353c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013540:	6023      	str	r3, [r4, #0]
 8013542:	6123      	str	r3, [r4, #16]
 8013544:	2301      	movs	r3, #1
 8013546:	6163      	str	r3, [r4, #20]
 8013548:	b003      	add	sp, #12
 801354a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801354c:	ab01      	add	r3, sp, #4
 801354e:	466a      	mov	r2, sp
 8013550:	f7ff ffc8 	bl	80134e4 <__swhatbuf_r>
 8013554:	9f00      	ldr	r7, [sp, #0]
 8013556:	4605      	mov	r5, r0
 8013558:	4639      	mov	r1, r7
 801355a:	4630      	mov	r0, r6
 801355c:	f7ff f87c 	bl	8012658 <_malloc_r>
 8013560:	b948      	cbnz	r0, 8013576 <__smakebuf_r+0x46>
 8013562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013566:	059a      	lsls	r2, r3, #22
 8013568:	d4ee      	bmi.n	8013548 <__smakebuf_r+0x18>
 801356a:	f023 0303 	bic.w	r3, r3, #3
 801356e:	f043 0302 	orr.w	r3, r3, #2
 8013572:	81a3      	strh	r3, [r4, #12]
 8013574:	e7e2      	b.n	801353c <__smakebuf_r+0xc>
 8013576:	89a3      	ldrh	r3, [r4, #12]
 8013578:	6020      	str	r0, [r4, #0]
 801357a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801357e:	81a3      	strh	r3, [r4, #12]
 8013580:	9b01      	ldr	r3, [sp, #4]
 8013582:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013586:	b15b      	cbz	r3, 80135a0 <__smakebuf_r+0x70>
 8013588:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801358c:	4630      	mov	r0, r6
 801358e:	f000 f81d 	bl	80135cc <_isatty_r>
 8013592:	b128      	cbz	r0, 80135a0 <__smakebuf_r+0x70>
 8013594:	89a3      	ldrh	r3, [r4, #12]
 8013596:	f023 0303 	bic.w	r3, r3, #3
 801359a:	f043 0301 	orr.w	r3, r3, #1
 801359e:	81a3      	strh	r3, [r4, #12]
 80135a0:	89a3      	ldrh	r3, [r4, #12]
 80135a2:	431d      	orrs	r5, r3
 80135a4:	81a5      	strh	r5, [r4, #12]
 80135a6:	e7cf      	b.n	8013548 <__smakebuf_r+0x18>

080135a8 <_fstat_r>:
 80135a8:	b538      	push	{r3, r4, r5, lr}
 80135aa:	4d07      	ldr	r5, [pc, #28]	@ (80135c8 <_fstat_r+0x20>)
 80135ac:	2300      	movs	r3, #0
 80135ae:	4604      	mov	r4, r0
 80135b0:	4608      	mov	r0, r1
 80135b2:	4611      	mov	r1, r2
 80135b4:	602b      	str	r3, [r5, #0]
 80135b6:	f7f1 ff73 	bl	80054a0 <_fstat>
 80135ba:	1c43      	adds	r3, r0, #1
 80135bc:	d102      	bne.n	80135c4 <_fstat_r+0x1c>
 80135be:	682b      	ldr	r3, [r5, #0]
 80135c0:	b103      	cbz	r3, 80135c4 <_fstat_r+0x1c>
 80135c2:	6023      	str	r3, [r4, #0]
 80135c4:	bd38      	pop	{r3, r4, r5, pc}
 80135c6:	bf00      	nop
 80135c8:	20002dec 	.word	0x20002dec

080135cc <_isatty_r>:
 80135cc:	b538      	push	{r3, r4, r5, lr}
 80135ce:	4d06      	ldr	r5, [pc, #24]	@ (80135e8 <_isatty_r+0x1c>)
 80135d0:	2300      	movs	r3, #0
 80135d2:	4604      	mov	r4, r0
 80135d4:	4608      	mov	r0, r1
 80135d6:	602b      	str	r3, [r5, #0]
 80135d8:	f7f1 ff72 	bl	80054c0 <_isatty>
 80135dc:	1c43      	adds	r3, r0, #1
 80135de:	d102      	bne.n	80135e6 <_isatty_r+0x1a>
 80135e0:	682b      	ldr	r3, [r5, #0]
 80135e2:	b103      	cbz	r3, 80135e6 <_isatty_r+0x1a>
 80135e4:	6023      	str	r3, [r4, #0]
 80135e6:	bd38      	pop	{r3, r4, r5, pc}
 80135e8:	20002dec 	.word	0x20002dec

080135ec <asinf>:
 80135ec:	b508      	push	{r3, lr}
 80135ee:	ed2d 8b02 	vpush	{d8}
 80135f2:	eeb0 8a40 	vmov.f32	s16, s0
 80135f6:	f000 f857 	bl	80136a8 <__ieee754_asinf>
 80135fa:	eeb4 8a48 	vcmp.f32	s16, s16
 80135fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013602:	eef0 8a40 	vmov.f32	s17, s0
 8013606:	d615      	bvs.n	8013634 <asinf+0x48>
 8013608:	eeb0 0a48 	vmov.f32	s0, s16
 801360c:	f000 f83a 	bl	8013684 <fabsf>
 8013610:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013614:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801361c:	dd0a      	ble.n	8013634 <asinf+0x48>
 801361e:	f7fe f911 	bl	8011844 <__errno>
 8013622:	ecbd 8b02 	vpop	{d8}
 8013626:	2321      	movs	r3, #33	@ 0x21
 8013628:	6003      	str	r3, [r0, #0]
 801362a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801362e:	4804      	ldr	r0, [pc, #16]	@ (8013640 <asinf+0x54>)
 8013630:	f000 b830 	b.w	8013694 <nanf>
 8013634:	eeb0 0a68 	vmov.f32	s0, s17
 8013638:	ecbd 8b02 	vpop	{d8}
 801363c:	bd08      	pop	{r3, pc}
 801363e:	bf00      	nop
 8013640:	08013d77 	.word	0x08013d77

08013644 <atan2f>:
 8013644:	f000 b914 	b.w	8013870 <__ieee754_atan2f>

08013648 <sqrtf>:
 8013648:	b508      	push	{r3, lr}
 801364a:	ed2d 8b02 	vpush	{d8}
 801364e:	eeb0 8a40 	vmov.f32	s16, s0
 8013652:	f000 f825 	bl	80136a0 <__ieee754_sqrtf>
 8013656:	eeb4 8a48 	vcmp.f32	s16, s16
 801365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801365e:	d60c      	bvs.n	801367a <sqrtf+0x32>
 8013660:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8013680 <sqrtf+0x38>
 8013664:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801366c:	d505      	bpl.n	801367a <sqrtf+0x32>
 801366e:	f7fe f8e9 	bl	8011844 <__errno>
 8013672:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013676:	2321      	movs	r3, #33	@ 0x21
 8013678:	6003      	str	r3, [r0, #0]
 801367a:	ecbd 8b02 	vpop	{d8}
 801367e:	bd08      	pop	{r3, pc}
 8013680:	00000000 	.word	0x00000000

08013684 <fabsf>:
 8013684:	ee10 3a10 	vmov	r3, s0
 8013688:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801368c:	ee00 3a10 	vmov	s0, r3
 8013690:	4770      	bx	lr
	...

08013694 <nanf>:
 8013694:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801369c <nanf+0x8>
 8013698:	4770      	bx	lr
 801369a:	bf00      	nop
 801369c:	7fc00000 	.word	0x7fc00000

080136a0 <__ieee754_sqrtf>:
 80136a0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80136a4:	4770      	bx	lr
	...

080136a8 <__ieee754_asinf>:
 80136a8:	b538      	push	{r3, r4, r5, lr}
 80136aa:	ee10 5a10 	vmov	r5, s0
 80136ae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80136b2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80136b6:	ed2d 8b04 	vpush	{d8-d9}
 80136ba:	d10c      	bne.n	80136d6 <__ieee754_asinf+0x2e>
 80136bc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013830 <__ieee754_asinf+0x188>
 80136c0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013834 <__ieee754_asinf+0x18c>
 80136c4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80136c8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80136cc:	eeb0 0a67 	vmov.f32	s0, s15
 80136d0:	ecbd 8b04 	vpop	{d8-d9}
 80136d4:	bd38      	pop	{r3, r4, r5, pc}
 80136d6:	d904      	bls.n	80136e2 <__ieee754_asinf+0x3a>
 80136d8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80136dc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80136e0:	e7f6      	b.n	80136d0 <__ieee754_asinf+0x28>
 80136e2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80136e6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80136ea:	d20b      	bcs.n	8013704 <__ieee754_asinf+0x5c>
 80136ec:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80136f0:	d252      	bcs.n	8013798 <__ieee754_asinf+0xf0>
 80136f2:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013838 <__ieee754_asinf+0x190>
 80136f6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80136fa:	eef4 7ae8 	vcmpe.f32	s15, s17
 80136fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013702:	dce5      	bgt.n	80136d0 <__ieee754_asinf+0x28>
 8013704:	f7ff ffbe 	bl	8013684 <fabsf>
 8013708:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801370c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013710:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013714:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801383c <__ieee754_asinf+0x194>
 8013718:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013840 <__ieee754_asinf+0x198>
 801371c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013844 <__ieee754_asinf+0x19c>
 8013720:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013724:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013848 <__ieee754_asinf+0x1a0>
 8013728:	eee7 7a08 	vfma.f32	s15, s14, s16
 801372c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801384c <__ieee754_asinf+0x1a4>
 8013730:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013734:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013850 <__ieee754_asinf+0x1a8>
 8013738:	eee7 7a08 	vfma.f32	s15, s14, s16
 801373c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013854 <__ieee754_asinf+0x1ac>
 8013740:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013744:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013858 <__ieee754_asinf+0x1b0>
 8013748:	eee8 7a07 	vfma.f32	s15, s16, s14
 801374c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801385c <__ieee754_asinf+0x1b4>
 8013750:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013754:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8013860 <__ieee754_asinf+0x1b8>
 8013758:	eee7 7a08 	vfma.f32	s15, s14, s16
 801375c:	eeb0 0a48 	vmov.f32	s0, s16
 8013760:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013764:	f7ff ff9c 	bl	80136a0 <__ieee754_sqrtf>
 8013768:	4b3e      	ldr	r3, [pc, #248]	@ (8013864 <__ieee754_asinf+0x1bc>)
 801376a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801376e:	429c      	cmp	r4, r3
 8013770:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013774:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013778:	d93d      	bls.n	80137f6 <__ieee754_asinf+0x14e>
 801377a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801377e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8013868 <__ieee754_asinf+0x1c0>
 8013782:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013786:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013834 <__ieee754_asinf+0x18c>
 801378a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801378e:	2d00      	cmp	r5, #0
 8013790:	bfd8      	it	le
 8013792:	eeb1 0a40 	vnegle.f32	s0, s0
 8013796:	e79b      	b.n	80136d0 <__ieee754_asinf+0x28>
 8013798:	ee60 7a00 	vmul.f32	s15, s0, s0
 801379c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013840 <__ieee754_asinf+0x198>
 80137a0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801383c <__ieee754_asinf+0x194>
 80137a4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013854 <__ieee754_asinf+0x1ac>
 80137a8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80137ac:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013848 <__ieee754_asinf+0x1a0>
 80137b0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80137b4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801384c <__ieee754_asinf+0x1a4>
 80137b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80137bc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013850 <__ieee754_asinf+0x1a8>
 80137c0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80137c4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013844 <__ieee754_asinf+0x19c>
 80137c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80137cc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013858 <__ieee754_asinf+0x1b0>
 80137d0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80137d4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801385c <__ieee754_asinf+0x1b4>
 80137d8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80137dc:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8013860 <__ieee754_asinf+0x1b8>
 80137e0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80137e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80137e8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80137ec:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80137f0:	eea0 0a27 	vfma.f32	s0, s0, s15
 80137f4:	e76c      	b.n	80136d0 <__ieee754_asinf+0x28>
 80137f6:	ee10 3a10 	vmov	r3, s0
 80137fa:	f36f 030b 	bfc	r3, #0, #12
 80137fe:	ee07 3a10 	vmov	s14, r3
 8013802:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013806:	ee70 5a00 	vadd.f32	s11, s0, s0
 801380a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801380e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013830 <__ieee754_asinf+0x188>
 8013812:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013816:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801386c <__ieee754_asinf+0x1c4>
 801381a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801381e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013822:	eeb0 6a40 	vmov.f32	s12, s0
 8013826:	eea7 6a66 	vfms.f32	s12, s14, s13
 801382a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801382e:	e7ac      	b.n	801378a <__ieee754_asinf+0xe2>
 8013830:	b33bbd2e 	.word	0xb33bbd2e
 8013834:	3fc90fdb 	.word	0x3fc90fdb
 8013838:	7149f2ca 	.word	0x7149f2ca
 801383c:	3a4f7f04 	.word	0x3a4f7f04
 8013840:	3811ef08 	.word	0x3811ef08
 8013844:	3e2aaaab 	.word	0x3e2aaaab
 8013848:	bd241146 	.word	0xbd241146
 801384c:	3e4e0aa8 	.word	0x3e4e0aa8
 8013850:	bea6b090 	.word	0xbea6b090
 8013854:	3d9dc62e 	.word	0x3d9dc62e
 8013858:	bf303361 	.word	0xbf303361
 801385c:	4001572d 	.word	0x4001572d
 8013860:	c019d139 	.word	0xc019d139
 8013864:	3f799999 	.word	0x3f799999
 8013868:	333bbd2e 	.word	0x333bbd2e
 801386c:	3f490fdb 	.word	0x3f490fdb

08013870 <__ieee754_atan2f>:
 8013870:	ee10 2a90 	vmov	r2, s1
 8013874:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013878:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801387c:	b510      	push	{r4, lr}
 801387e:	eef0 7a40 	vmov.f32	s15, s0
 8013882:	d806      	bhi.n	8013892 <__ieee754_atan2f+0x22>
 8013884:	ee10 0a10 	vmov	r0, s0
 8013888:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801388c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013890:	d904      	bls.n	801389c <__ieee754_atan2f+0x2c>
 8013892:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013896:	eeb0 0a67 	vmov.f32	s0, s15
 801389a:	bd10      	pop	{r4, pc}
 801389c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80138a0:	d103      	bne.n	80138aa <__ieee754_atan2f+0x3a>
 80138a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138a6:	f000 b883 	b.w	80139b0 <atanf>
 80138aa:	1794      	asrs	r4, r2, #30
 80138ac:	f004 0402 	and.w	r4, r4, #2
 80138b0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80138b4:	b943      	cbnz	r3, 80138c8 <__ieee754_atan2f+0x58>
 80138b6:	2c02      	cmp	r4, #2
 80138b8:	d05e      	beq.n	8013978 <__ieee754_atan2f+0x108>
 80138ba:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801398c <__ieee754_atan2f+0x11c>
 80138be:	2c03      	cmp	r4, #3
 80138c0:	bf08      	it	eq
 80138c2:	eef0 7a47 	vmoveq.f32	s15, s14
 80138c6:	e7e6      	b.n	8013896 <__ieee754_atan2f+0x26>
 80138c8:	b941      	cbnz	r1, 80138dc <__ieee754_atan2f+0x6c>
 80138ca:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8013990 <__ieee754_atan2f+0x120>
 80138ce:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013994 <__ieee754_atan2f+0x124>
 80138d2:	2800      	cmp	r0, #0
 80138d4:	bfa8      	it	ge
 80138d6:	eef0 7a47 	vmovge.f32	s15, s14
 80138da:	e7dc      	b.n	8013896 <__ieee754_atan2f+0x26>
 80138dc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80138e0:	d110      	bne.n	8013904 <__ieee754_atan2f+0x94>
 80138e2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80138e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80138ea:	d107      	bne.n	80138fc <__ieee754_atan2f+0x8c>
 80138ec:	2c02      	cmp	r4, #2
 80138ee:	d846      	bhi.n	801397e <__ieee754_atan2f+0x10e>
 80138f0:	4b29      	ldr	r3, [pc, #164]	@ (8013998 <__ieee754_atan2f+0x128>)
 80138f2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80138f6:	edd3 7a00 	vldr	s15, [r3]
 80138fa:	e7cc      	b.n	8013896 <__ieee754_atan2f+0x26>
 80138fc:	2c02      	cmp	r4, #2
 80138fe:	d841      	bhi.n	8013984 <__ieee754_atan2f+0x114>
 8013900:	4b26      	ldr	r3, [pc, #152]	@ (801399c <__ieee754_atan2f+0x12c>)
 8013902:	e7f6      	b.n	80138f2 <__ieee754_atan2f+0x82>
 8013904:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013908:	d0df      	beq.n	80138ca <__ieee754_atan2f+0x5a>
 801390a:	1a5b      	subs	r3, r3, r1
 801390c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013910:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013914:	da1a      	bge.n	801394c <__ieee754_atan2f+0xdc>
 8013916:	2a00      	cmp	r2, #0
 8013918:	da01      	bge.n	801391e <__ieee754_atan2f+0xae>
 801391a:	313c      	adds	r1, #60	@ 0x3c
 801391c:	db19      	blt.n	8013952 <__ieee754_atan2f+0xe2>
 801391e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013922:	f7ff feaf 	bl	8013684 <fabsf>
 8013926:	f000 f843 	bl	80139b0 <atanf>
 801392a:	eef0 7a40 	vmov.f32	s15, s0
 801392e:	2c01      	cmp	r4, #1
 8013930:	d012      	beq.n	8013958 <__ieee754_atan2f+0xe8>
 8013932:	2c02      	cmp	r4, #2
 8013934:	d017      	beq.n	8013966 <__ieee754_atan2f+0xf6>
 8013936:	2c00      	cmp	r4, #0
 8013938:	d0ad      	beq.n	8013896 <__ieee754_atan2f+0x26>
 801393a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80139a0 <__ieee754_atan2f+0x130>
 801393e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013942:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80139a4 <__ieee754_atan2f+0x134>
 8013946:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801394a:	e7a4      	b.n	8013896 <__ieee754_atan2f+0x26>
 801394c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8013994 <__ieee754_atan2f+0x124>
 8013950:	e7ed      	b.n	801392e <__ieee754_atan2f+0xbe>
 8013952:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80139a8 <__ieee754_atan2f+0x138>
 8013956:	e7ea      	b.n	801392e <__ieee754_atan2f+0xbe>
 8013958:	ee17 3a90 	vmov	r3, s15
 801395c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013960:	ee07 3a90 	vmov	s15, r3
 8013964:	e797      	b.n	8013896 <__ieee754_atan2f+0x26>
 8013966:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80139a0 <__ieee754_atan2f+0x130>
 801396a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801396e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80139a4 <__ieee754_atan2f+0x134>
 8013972:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013976:	e78e      	b.n	8013896 <__ieee754_atan2f+0x26>
 8013978:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80139a4 <__ieee754_atan2f+0x134>
 801397c:	e78b      	b.n	8013896 <__ieee754_atan2f+0x26>
 801397e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80139ac <__ieee754_atan2f+0x13c>
 8013982:	e788      	b.n	8013896 <__ieee754_atan2f+0x26>
 8013984:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80139a8 <__ieee754_atan2f+0x138>
 8013988:	e785      	b.n	8013896 <__ieee754_atan2f+0x26>
 801398a:	bf00      	nop
 801398c:	c0490fdb 	.word	0xc0490fdb
 8013990:	bfc90fdb 	.word	0xbfc90fdb
 8013994:	3fc90fdb 	.word	0x3fc90fdb
 8013998:	08013f98 	.word	0x08013f98
 801399c:	08013f8c 	.word	0x08013f8c
 80139a0:	33bbbd2e 	.word	0x33bbbd2e
 80139a4:	40490fdb 	.word	0x40490fdb
 80139a8:	00000000 	.word	0x00000000
 80139ac:	3f490fdb 	.word	0x3f490fdb

080139b0 <atanf>:
 80139b0:	b538      	push	{r3, r4, r5, lr}
 80139b2:	ee10 5a10 	vmov	r5, s0
 80139b6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80139ba:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80139be:	eef0 7a40 	vmov.f32	s15, s0
 80139c2:	d310      	bcc.n	80139e6 <atanf+0x36>
 80139c4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80139c8:	d904      	bls.n	80139d4 <atanf+0x24>
 80139ca:	ee70 7a00 	vadd.f32	s15, s0, s0
 80139ce:	eeb0 0a67 	vmov.f32	s0, s15
 80139d2:	bd38      	pop	{r3, r4, r5, pc}
 80139d4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013b0c <atanf+0x15c>
 80139d8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013b10 <atanf+0x160>
 80139dc:	2d00      	cmp	r5, #0
 80139de:	bfc8      	it	gt
 80139e0:	eef0 7a47 	vmovgt.f32	s15, s14
 80139e4:	e7f3      	b.n	80139ce <atanf+0x1e>
 80139e6:	4b4b      	ldr	r3, [pc, #300]	@ (8013b14 <atanf+0x164>)
 80139e8:	429c      	cmp	r4, r3
 80139ea:	d810      	bhi.n	8013a0e <atanf+0x5e>
 80139ec:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80139f0:	d20a      	bcs.n	8013a08 <atanf+0x58>
 80139f2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013b18 <atanf+0x168>
 80139f6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80139fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80139fe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a06:	dce2      	bgt.n	80139ce <atanf+0x1e>
 8013a08:	f04f 33ff 	mov.w	r3, #4294967295
 8013a0c:	e013      	b.n	8013a36 <atanf+0x86>
 8013a0e:	f7ff fe39 	bl	8013684 <fabsf>
 8013a12:	4b42      	ldr	r3, [pc, #264]	@ (8013b1c <atanf+0x16c>)
 8013a14:	429c      	cmp	r4, r3
 8013a16:	d84f      	bhi.n	8013ab8 <atanf+0x108>
 8013a18:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013a1c:	429c      	cmp	r4, r3
 8013a1e:	d841      	bhi.n	8013aa4 <atanf+0xf4>
 8013a20:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013a24:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013a28:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013a2c:	2300      	movs	r3, #0
 8013a2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013a32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013a36:	1c5a      	adds	r2, r3, #1
 8013a38:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013a3c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013b20 <atanf+0x170>
 8013a40:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8013b24 <atanf+0x174>
 8013a44:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013b28 <atanf+0x178>
 8013a48:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013a4c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013a50:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013b2c <atanf+0x17c>
 8013a54:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013a58:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013b30 <atanf+0x180>
 8013a5c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013a60:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013b34 <atanf+0x184>
 8013a64:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013a68:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013b38 <atanf+0x188>
 8013a6c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013a70:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013b3c <atanf+0x18c>
 8013a74:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013a78:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013b40 <atanf+0x190>
 8013a7c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013a80:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013b44 <atanf+0x194>
 8013a84:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013a88:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013b48 <atanf+0x198>
 8013a8c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013a90:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013a94:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013a98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013a9c:	d121      	bne.n	8013ae2 <atanf+0x132>
 8013a9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013aa2:	e794      	b.n	80139ce <atanf+0x1e>
 8013aa4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013aa8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013aac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ab6:	e7be      	b.n	8013a36 <atanf+0x86>
 8013ab8:	4b24      	ldr	r3, [pc, #144]	@ (8013b4c <atanf+0x19c>)
 8013aba:	429c      	cmp	r4, r3
 8013abc:	d80b      	bhi.n	8013ad6 <atanf+0x126>
 8013abe:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013ac2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013ac6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013aca:	2302      	movs	r3, #2
 8013acc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013ad0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ad4:	e7af      	b.n	8013a36 <atanf+0x86>
 8013ad6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013ada:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ade:	2303      	movs	r3, #3
 8013ae0:	e7a9      	b.n	8013a36 <atanf+0x86>
 8013ae2:	4a1b      	ldr	r2, [pc, #108]	@ (8013b50 <atanf+0x1a0>)
 8013ae4:	491b      	ldr	r1, [pc, #108]	@ (8013b54 <atanf+0x1a4>)
 8013ae6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013aea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013aee:	edd3 6a00 	vldr	s13, [r3]
 8013af2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013af6:	2d00      	cmp	r5, #0
 8013af8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013afc:	edd2 7a00 	vldr	s15, [r2]
 8013b00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013b04:	bfb8      	it	lt
 8013b06:	eef1 7a67 	vneglt.f32	s15, s15
 8013b0a:	e760      	b.n	80139ce <atanf+0x1e>
 8013b0c:	bfc90fdb 	.word	0xbfc90fdb
 8013b10:	3fc90fdb 	.word	0x3fc90fdb
 8013b14:	3edfffff 	.word	0x3edfffff
 8013b18:	7149f2ca 	.word	0x7149f2ca
 8013b1c:	3f97ffff 	.word	0x3f97ffff
 8013b20:	3c8569d7 	.word	0x3c8569d7
 8013b24:	3d4bda59 	.word	0x3d4bda59
 8013b28:	bd6ef16b 	.word	0xbd6ef16b
 8013b2c:	3d886b35 	.word	0x3d886b35
 8013b30:	3dba2e6e 	.word	0x3dba2e6e
 8013b34:	3e124925 	.word	0x3e124925
 8013b38:	3eaaaaab 	.word	0x3eaaaaab
 8013b3c:	bd15a221 	.word	0xbd15a221
 8013b40:	bd9d8795 	.word	0xbd9d8795
 8013b44:	bde38e38 	.word	0xbde38e38
 8013b48:	be4ccccd 	.word	0xbe4ccccd
 8013b4c:	401bffff 	.word	0x401bffff
 8013b50:	08013fb4 	.word	0x08013fb4
 8013b54:	08013fa4 	.word	0x08013fa4

08013b58 <_init>:
 8013b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b5a:	bf00      	nop
 8013b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b5e:	bc08      	pop	{r3}
 8013b60:	469e      	mov	lr, r3
 8013b62:	4770      	bx	lr

08013b64 <_fini>:
 8013b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b66:	bf00      	nop
 8013b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b6a:	bc08      	pop	{r3}
 8013b6c:	469e      	mov	lr, r3
 8013b6e:	4770      	bx	lr
