<profile>

<section name = "Vivado HLS Report for 'digitRecognizer'" level="0">
<item name = "Date">Tue Dec 18 12:48:17 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">nn_hls</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">6.79</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">178269, 178269, 175938, 175938, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_ih_loop_proc_U0">Loop_ih_loop_proc, 175937, 175937, 175937, 175937, none</column>
<column name="Loop_ho_loop_proc_U0">Loop_ho_loop_proc, 2331, 2331, 2331, 2331, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">69, 10, 1880, 2407</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">59, 12, 5, 13</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_ho_loop_proc_U0">Loop_ho_loop_proc, 1, 5, 760, 951</column>
<column name="Loop_ih_loop_proc_U0">Loop_ih_loop_proc, 64, 5, 924, 1276</column>
<column name="digitRecognizer_digrec_io_s_axi_U">digitRecognizer_digrec_io_s_axi, 4, 0, 196, 180</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="hiddenOut_U">digitRecognizer_hg8j, 2, 0, 0, 32, 32, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_digrec_io_AWVALID">in, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_AWREADY">out, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_AWADDR">in, 14, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_WVALID">in, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_WREADY">out, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_WDATA">in, 32, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_WSTRB">in, 4, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_ARVALID">in, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_ARREADY">out, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_ARADDR">in, 14, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_RVALID">out, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_RREADY">in, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_RDATA">out, 32, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_RRESP">out, 2, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_BVALID">out, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_BREADY">in, 1, s_axi, digrec_io, array</column>
<column name="s_axi_digrec_io_BRESP">out, 2, s_axi, digrec_io, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, digitRecognizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, digitRecognizer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, digitRecognizer, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.25</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'hiddenOut'">alloca, 3.25, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
