// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module turnCube (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        turn_V,
        moveCounter_V_i,
        moveCounter_V_o,
        moveCounter_V_o_ap_vld,
        moves_V_address0,
        moves_V_ce0,
        moves_V_we0,
        moves_V_d0,
        cubieColor_V_address0,
        cubieColor_V_ce0,
        cubieColor_V_we0,
        cubieColor_V_d0,
        cubieColor_V_q0,
        cubieColor_V_address1,
        cubieColor_V_ce1,
        cubieColor_V_we1,
        cubieColor_V_d1
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] turn_V;
input  [7:0] moveCounter_V_i;
output  [7:0] moveCounter_V_o;
output   moveCounter_V_o_ap_vld;
output  [7:0] moves_V_address0;
output   moves_V_ce0;
output   moves_V_we0;
output  [3:0] moves_V_d0;
output  [5:0] cubieColor_V_address0;
output   cubieColor_V_ce0;
output   cubieColor_V_we0;
output  [2:0] cubieColor_V_d0;
input  [2:0] cubieColor_V_q0;
output  [5:0] cubieColor_V_address1;
output   cubieColor_V_ce1;
output   cubieColor_V_we1;
output  [2:0] cubieColor_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] moveCounter_V_o;
reg moveCounter_V_o_ap_vld;
reg moves_V_ce0;
reg moves_V_we0;
reg[5:0] cubieColor_V_address0;
reg cubieColor_V_ce0;
reg cubieColor_V_we0;
reg[5:0] cubieColor_V_address1;
reg cubieColor_V_ce1;
reg cubieColor_V_we1;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] turn_V_read_read_fu_276_p2;
wire   [2:0] i_V_fu_917_p2;
reg   [2:0] i_V_reg_1296;
wire    ap_CS_fsm_state2;
wire   [6:0] tmp_2_fu_939_p2;
reg   [6:0] tmp_2_reg_1301;
wire   [0:0] tmp_4_fu_911_p2;
wire   [3:0] j_V_fu_951_p2;
reg   [3:0] j_V_reg_1309;
wire    ap_CS_fsm_state3;
wire   [63:0] tmp_5_cast_fu_966_p1;
reg   [63:0] tmp_5_cast_reg_1314;
wire   [0:0] tmp_7_fu_945_p2;
reg   [5:0] cubieTemp_V_address0;
reg    cubieTemp_V_ce0;
reg    cubieTemp_V_we0;
wire   [2:0] cubieTemp_V_q0;
reg   [5:0] cubieTemp_V_address1;
reg    cubieTemp_V_ce1;
wire   [2:0] cubieTemp_V_q1;
reg   [2:0] p_s_reg_858;
reg   [3:0] p_1_reg_869;
wire    ap_CS_fsm_state4;
wire  signed [63:0] tmp_3_fu_906_p1;
wire   [7:0] moveCounter_V_assign_fu_884_p2;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [8:0] lhs_V_cast_fu_896_p1;
wire   [8:0] r_V_fu_900_p2;
wire   [5:0] tmp_1_fu_927_p3;
wire   [6:0] tmp_6_cast_fu_923_p1;
wire   [6:0] p_shl_cast_fu_935_p1;
wire   [6:0] tmp_9_cast_fu_957_p1;
wire   [6:0] tmp_5_fu_961_p2;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
end

turnCube_cubieTembkb #(
    .DataWidth( 3 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
cubieTemp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cubieTemp_V_address0),
    .ce0(cubieTemp_V_ce0),
    .we0(cubieTemp_V_we0),
    .d0(cubieColor_V_q0),
    .q0(cubieTemp_V_q0),
    .address1(cubieTemp_V_address1),
    .ce1(cubieTemp_V_ce1),
    .q1(cubieTemp_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_1_reg_869 <= j_V_reg_1309;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd0))) begin
        p_1_reg_869 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_858 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (tmp_7_fu_945_p2 == 1'd1))) begin
        p_s_reg_858 <= i_V_reg_1296;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_1296 <= i_V_fu_917_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_V_reg_1309 <= j_V_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd0))) begin
        tmp_2_reg_1301 <= tmp_2_fu_939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_7_fu_945_p2 == 1'd0))) begin
        tmp_5_cast_reg_1314[6 : 0] <= tmp_5_cast_fu_966_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd7;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd16;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd25;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd34;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd43;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address0 = 6'd5;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address0 = 6'd14;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address0 = 6'd32;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address0 = 6'd50;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address0 = 6'd3;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address0 = 6'd12;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address0 = 6'd30;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address0 = 6'd48;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd1;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd10;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd19;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd28;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd37;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd20;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd26;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd53;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd51;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd8;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd18;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd24;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd47;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd45;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd2;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address0 = 6'd46;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address0 = 6'd52;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address0 = 6'd39;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address0 = 6'd41;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieColor_V_address0 = 6'd23;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieColor_V_address0 = 6'd21;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address0 = 6'd35;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address0 = 6'd17;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address0 = 6'd33;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address0 = 6'd15;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address0 = 6'd9;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address0 = 6'd11;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address0 = 6'd36;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address0 = 6'd42;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address0 = 6'd0;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address0 = 6'd6;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address0 = 6'd27;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address0 = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        cubieColor_V_address0 = tmp_5_cast_fu_966_p1;
    end else begin
        cubieColor_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state15)))) begin
        cubieColor_V_address1 = 6'd17;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address1 = 6'd6;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address1 = 6'd15;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd4;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd13;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd22;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd31;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd40;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieColor_V_address1 = 6'd49;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address1 = 6'd11;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address1 = 6'd29;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address1 = 6'd0;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address1 = 6'd9;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address1 = 6'd27;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd19;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd25;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd50;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd48;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd3;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieColor_V_address1 = 6'd5;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address1 = 6'd47;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state15)))) begin
        cubieColor_V_address1 = 6'd53;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address1 = 6'd42;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address1 = 6'd26;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieColor_V_address1 = 6'd24;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address1 = 6'd45;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieColor_V_address1 = 6'd51;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieColor_V_address1 = 6'd36;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieColor_V_address1 = 6'd20;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieColor_V_address1 = 6'd18;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd28;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd34;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd16;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd10;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd12;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieColor_V_address1 = 6'd14;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieColor_V_address1 = 6'd38;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state15)))) begin
        cubieColor_V_address1 = 6'd44;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address1 = 6'd2;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address1 = 6'd8;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address1 = 6'd33;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieColor_V_address1 = 6'd35;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd37;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd43;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd1;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd7;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd30;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_address1 = 6'd32;
    end else begin
        cubieColor_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_ce0 = 1'b1;
    end else begin
        cubieColor_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state15)))) begin
        cubieColor_V_ce1 = 1'b1;
    end else begin
        cubieColor_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieColor_V_we0 = 1'b1;
    end else begin
        cubieColor_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state15)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state15)))) begin
        cubieColor_V_we1 = 1'b1;
    end else begin
        cubieColor_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address0 = 64'd43;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address0 = 64'd37;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address0 = 64'd52;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address0 = 64'd46;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address0 = 64'd21;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address0 = 64'd23;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address0 = 64'd30;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address0 = 64'd32;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address0 = 64'd39;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address0 = 64'd41;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address0 = 64'd48;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address0 = 64'd50;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address0 = 64'd15;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address0 = 64'd8;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8))) begin
        cubieTemp_V_address0 = 64'd17;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8))) begin
        cubieTemp_V_address0 = 64'd6;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address0 = 64'd19;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address0 = 64'd28;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address0 = 64'd34;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address0 = 64'd25;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd1;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd16;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd10;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd7;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd12;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd3;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd5;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address0 = 64'd14;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address0 = 64'd20;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address0 = 64'd35;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd36;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd53;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd51;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd38;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd26;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        cubieTemp_V_address0 = tmp_5_cast_reg_1314;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd27;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd18;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd24;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd33;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd47;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd42;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd44;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd45;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd0;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd9;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd11;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address0 = 64'd2;
    end else begin
        cubieTemp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd4;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd13;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd22;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd31;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd40;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)))) begin
        cubieTemp_V_address1 = 64'd49;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address1 = 64'd44;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address1 = 64'd45;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieTemp_V_address1 = 64'd42;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address1 = 64'd47;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address1 = 64'd16;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address1 = 64'd1;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address1 = 64'd7;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9))) begin
        cubieTemp_V_address1 = 64'd10;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieTemp_V_address1 = 64'd0;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieTemp_V_address1 = 64'd11;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address1 = 64'd18;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address1 = 64'd27;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieTemp_V_address1 = 64'd33;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieTemp_V_address1 = 64'd24;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieTemp_V_address1 = 64'd2;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)))) begin
        cubieTemp_V_address1 = 64'd9;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieTemp_V_address1 = 64'd46;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address1 = 64'd37;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieTemp_V_address1 = 64'd43;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address1 = 64'd52;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieTemp_V_address1 = 64'd30;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address1 = 64'd23;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)))) begin
        cubieTemp_V_address1 = 64'd21;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)))) begin
        cubieTemp_V_address1 = 64'd32;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address1 = 64'd29;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address1 = 64'd20;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address1 = 64'd26;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address1 = 64'd35;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)))) begin
        cubieTemp_V_address1 = 64'd53;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)))) begin
        cubieTemp_V_address1 = 64'd36;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)))) begin
        cubieTemp_V_address1 = 64'd38;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)))) begin
        cubieTemp_V_address1 = 64'd51;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address1 = 64'd6;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address1 = 64'd15;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)))) begin
        cubieTemp_V_address1 = 64'd17;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)))) begin
        cubieTemp_V_address1 = 64'd8;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd28;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd19;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd25;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd34;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address1 = 64'd50;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address1 = 64'd39;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address1 = 64'd41;
    end else if ((((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_address1 = 64'd48;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd3;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd12;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd14;
    end else if (((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1))) begin
        cubieTemp_V_address1 = 64'd5;
    end else begin
        cubieTemp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_ce0 = 1'b1;
    end else begin
        cubieTemp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state14)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state13)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state12)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state11)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state10)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state9)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state8)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state7)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state6)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state5)) | ((turn_V_read_read_fu_276_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2) & (tmp_4_fu_911_p2 == 1'd1)))) begin
        cubieTemp_V_ce1 = 1'b1;
    end else begin
        cubieTemp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cubieTemp_V_we0 = 1'b1;
    end else begin
        cubieTemp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        moveCounter_V_o = moveCounter_V_assign_fu_884_p2;
    end else begin
        moveCounter_V_o = moveCounter_V_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        moveCounter_V_o_ap_vld = 1'b1;
    end else begin
        moveCounter_V_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        moves_V_ce0 = 1'b1;
    end else begin
        moves_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        moves_V_we0 = 1'b1;
    end else begin
        moves_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((turn_V_read_read_fu_276_p2 == 4'd15) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd14) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd13) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd12) & (tmp_4_fu_911_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((turn_V_read_read_fu_276_p2 == 4'd0) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd1) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd2) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd3) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd4) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd5) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd6) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd7) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd8) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd9) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd10) & (tmp_4_fu_911_p2 == 1'd1)) | ((turn_V_read_read_fu_276_p2 == 4'd11) & (tmp_4_fu_911_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_7_fu_945_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cubieColor_V_d0 = cubieTemp_V_q0;

assign cubieColor_V_d1 = cubieTemp_V_q1;

assign i_V_fu_917_p2 = (p_s_reg_858 + 3'd1);

assign j_V_fu_951_p2 = (p_1_reg_869 + 4'd1);

assign lhs_V_cast_fu_896_p1 = moveCounter_V_assign_fu_884_p2;

assign moveCounter_V_assign_fu_884_p2 = (moveCounter_V_i + 8'd1);

assign moves_V_address0 = tmp_3_fu_906_p1;

assign moves_V_d0 = turn_V;

assign p_shl_cast_fu_935_p1 = tmp_1_fu_927_p3;

assign r_V_fu_900_p2 = ($signed(lhs_V_cast_fu_896_p1) + $signed(9'd511));

assign tmp_1_fu_927_p3 = {{p_s_reg_858}, {3'd0}};

assign tmp_2_fu_939_p2 = (tmp_6_cast_fu_923_p1 + p_shl_cast_fu_935_p1);

assign tmp_3_fu_906_p1 = $signed(r_V_fu_900_p2);

assign tmp_4_fu_911_p2 = ((p_s_reg_858 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_5_cast_fu_966_p1 = tmp_5_fu_961_p2;

assign tmp_5_fu_961_p2 = (tmp_2_reg_1301 + tmp_9_cast_fu_957_p1);

assign tmp_6_cast_fu_923_p1 = p_s_reg_858;

assign tmp_7_fu_945_p2 = ((p_1_reg_869 == 4'd9) ? 1'b1 : 1'b0);

assign tmp_9_cast_fu_957_p1 = p_1_reg_869;

assign turn_V_read_read_fu_276_p2 = turn_V;

always @ (posedge ap_clk) begin
    tmp_5_cast_reg_1314[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //turnCube
