|TrainTop
lights[0] <= TrainSetSimulator:inst1.lights[0]
lights[1] <= TrainSetSimulator:inst1.lights[1]
lights[2] <= TrainSetSimulator:inst1.lights[2]
lights[3] <= TrainSetSimulator:inst1.lights[3]
lights[4] <= TrainSetSimulator:inst1.lights[4]
lights[5] <= TrainSetSimulator:inst1.lights[5]
lights[6] <= TrainSetSimulator:inst1.lights[6]
lights[7] <= TrainSetSimulator:inst1.lights[7]
lights[8] <= TrainSetSimulator:inst1.lights[8]
lights[9] <= TrainSetSimulator:inst1.lights[9]
lights[10] <= TrainSetSimulator:inst1.lights[10]
lights[11] <= TrainSetSimulator:inst1.lights[11]
lights[12] <= TrainSetSimulator:inst1.lights[12]
lights[13] <= TrainSetSimulator:inst1.lights[13]
lights[14] <= TrainSetSimulator:inst1.lights[14]
lights[15] <= TrainSetSimulator:inst1.lights[15]
lights[16] <= TrainSetSimulator:inst1.lights[16]
lights[17] <= TrainSetSimulator:inst1.lights[17]
lights[18] <= TrainSetSimulator:inst1.lights[18]
lights[19] <= TrainSetSimulator:inst1.lights[19]
lights[20] <= TrainSetSimulator:inst1.lights[20]
lights[21] <= TrainSetSimulator:inst1.lights[21]
lights[22] <= TrainSetSimulator:inst1.lights[22]
lights[23] <= TrainSetSimulator:inst1.lights[23]
lights[24] <= TrainSetSimulator:inst1.lights[24]
lights[25] <= TrainSetSimulator:inst1.lights[25]
lights[26] <= TrainSetSimulator:inst1.lights[26]
lights[27] <= TrainSetSimulator:inst1.lights[27]
lights[28] <= TrainSetSimulator:inst1.lights[28]
lights[29] <= TrainSetSimulator:inst1.lights[29]
lights[30] <= TrainSetSimulator:inst1.lights[30]
lights[31] <= TrainSetSimulator:inst1.lights[31]
lights[32] <= TrainSetSimulator:inst1.lights[32]
lights[33] <= TrainSetSimulator:inst1.lights[33]
lights[34] <= TrainSetSimulator:inst1.lights[34]
lights[35] <= TrainSetSimulator:inst1.lights[35]
lights[36] <= TrainSetSimulator:inst1.lights[36]
lights[37] <= TrainSetSimulator:inst1.lights[37]
lights[38] <= TrainSetSimulator:inst1.lights[38]
lights[39] <= TrainSetSimulator:inst1.lights[39]
lights[40] <= TrainSetSimulator:inst1.lights[40]
lights[41] <= TrainSetSimulator:inst1.lights[41]
lights[42] <= TrainSetSimulator:inst1.lights[42]
lights[43] <= TrainSetSimulator:inst1.lights[43]
lights[44] <= TrainSetSimulator:inst1.lights[44]
lights[45] <= TrainSetSimulator:inst1.lights[45]
lights[46] <= TrainSetSimulator:inst1.lights[46]
lights[47] <= TrainSetSimulator:inst1.lights[47]
lights[48] <= TrainSetSimulator:inst1.lights[48]
lights[49] <= TrainSetSimulator:inst1.lights[49]
lights[50] <= TrainSetSimulator:inst1.lights[50]
lights[51] <= TrainSetSimulator:inst1.lights[51]
clk_50 => TrainSetSimulator:inst1.clk_50
KEY[0] => TrainSetSimulator:inst1.resetn
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => TrainSetSimulator:inst1.run_stop
SW[0] => TrainSetSimulator:inst1.speedB[0]
SW[1] => TrainSetSimulator:inst1.speedB[1]
SW[2] => TrainSetSimulator:inst1.speedB[2]
SW[3] => TrainSetSimulator:inst1.speedB[3]
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => TrainSetSimulator:inst1.speedA[0]
SW[7] => TrainSetSimulator:inst1.speedA[1]
SW[8] => TrainSetSimulator:inst1.speedA[2]
SW[9] => TrainSetSimulator:inst1.speedA[3]
vga_data[0] <= TrainSetSimulator:inst1.vga_data[0]
vga_data[1] <= TrainSetSimulator:inst1.vga_data[1]
vga_data[2] <= TrainSetSimulator:inst1.vga_data[2]
vga_data[3] <= TrainSetSimulator:inst1.vga_data[3]
vga_data[4] <= TrainSetSimulator:inst1.vga_data[4]
vga_data[5] <= TrainSetSimulator:inst1.vga_data[5]
vga_data[6] <= TrainSetSimulator:inst1.vga_data[6]
vga_data[7] <= TrainSetSimulator:inst1.vga_data[7]
vga_data[8] <= TrainSetSimulator:inst1.vga_data[8]
vga_data[9] <= TrainSetSimulator:inst1.vga_data[9]
vga_data[10] <= TrainSetSimulator:inst1.vga_data[10]
vga_data[11] <= TrainSetSimulator:inst1.vga_data[11]
vga_data[12] <= TrainSetSimulator:inst1.vga_data[12]
vga_data[13] <= TrainSetSimulator:inst1.vga_data[13]
vga_data[14] <= TrainSetSimulator:inst1.vga_data[14]
vga_data[15] <= TrainSetSimulator:inst1.vga_data[15]
vga_data[16] <= TrainSetSimulator:inst1.vga_data[16]
vga_data[17] <= TrainSetSimulator:inst1.vga_data[17]
vga_data[18] <= TrainSetSimulator:inst1.vga_data[18]
vga_data[19] <= TrainSetSimulator:inst1.vga_data[19]
vga_data[20] <= TrainSetSimulator:inst1.vga_data[20]
vga_data[21] <= TrainSetSimulator:inst1.vga_data[21]
vga_data[22] <= TrainSetSimulator:inst1.vga_data[22]
vga_data[23] <= TrainSetSimulator:inst1.vga_data[23]
vga_data[24] <= TrainSetSimulator:inst1.vga_data[24]
vga_data[25] <= TrainSetSimulator:inst1.vga_data[25]
vga_data[26] <= TrainSetSimulator:inst1.vga_data[26]
vga_data[27] <= TrainSetSimulator:inst1.vga_data[27]
vga_data[28] <= TrainSetSimulator:inst1.vga_data[28]


|TrainTop|TrainSetSimulator:inst1
tc_reset <= sm_ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
resetn => inst12.IN0
clk_50 => TrainPLL:inst1.refclk
run_stop => inst36.IN0
speedB[0] => DIG_IN:inst9.DI[4]
speedB[1] => DIG_IN:inst9.DI[5]
speedB[2] => DIG_IN:inst9.DI[6]
speedB[3] => DIG_IN:inst9.DI[7]
speedA[0] => DIG_IN:inst9.DI[0]
speedA[1] => DIG_IN:inst9.DI[1]
speedA[2] => DIG_IN:inst9.DI[2]
speedA[3] => DIG_IN:inst9.DI[3]
tc_dirB[0] => DIG_IN:inst14.DI[10]
tc_dirB[1] => DIG_IN:inst14.DI[11]
tc_dirA[0] => DIG_IN:inst14.DI[8]
tc_dirA[1] => DIG_IN:inst14.DI[9]
tc_switch[1] => DIG_IN:inst14.DI[0]
tc_switch[2] => DIG_IN:inst14.DI[1]
tc_switch[3] => DIG_IN:inst14.DI[2]
tc_switch[4] => DIG_IN:inst14.DI[3]
tc_clock <= sm_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
lights[0] <= choo[0].DB_MAX_OUTPUT_PORT_TYPE
lights[1] <= choo[1].DB_MAX_OUTPUT_PORT_TYPE
lights[2] <= choo[2].DB_MAX_OUTPUT_PORT_TYPE
lights[3] <= choo[3].DB_MAX_OUTPUT_PORT_TYPE
lights[4] <= choo[4].DB_MAX_OUTPUT_PORT_TYPE
lights[5] <= choo[5].DB_MAX_OUTPUT_PORT_TYPE
lights[6] <= choo[6].DB_MAX_OUTPUT_PORT_TYPE
lights[7] <= choo[7].DB_MAX_OUTPUT_PORT_TYPE
lights[8] <= choo[8].DB_MAX_OUTPUT_PORT_TYPE
lights[9] <= choo[9].DB_MAX_OUTPUT_PORT_TYPE
lights[10] <= choo[10].DB_MAX_OUTPUT_PORT_TYPE
lights[11] <= choo[11].DB_MAX_OUTPUT_PORT_TYPE
lights[12] <= choo[12].DB_MAX_OUTPUT_PORT_TYPE
lights[13] <= choo[13].DB_MAX_OUTPUT_PORT_TYPE
lights[14] <= choo[14].DB_MAX_OUTPUT_PORT_TYPE
lights[15] <= choo[15].DB_MAX_OUTPUT_PORT_TYPE
lights[16] <= choo[16].DB_MAX_OUTPUT_PORT_TYPE
lights[17] <= choo[17].DB_MAX_OUTPUT_PORT_TYPE
lights[18] <= choo[18].DB_MAX_OUTPUT_PORT_TYPE
lights[19] <= choo[19].DB_MAX_OUTPUT_PORT_TYPE
lights[20] <= choo[20].DB_MAX_OUTPUT_PORT_TYPE
lights[21] <= choo[0].DB_MAX_OUTPUT_PORT_TYPE
lights[22] <= choo[1].DB_MAX_OUTPUT_PORT_TYPE
lights[23] <= choo[2].DB_MAX_OUTPUT_PORT_TYPE
lights[24] <= choo[3].DB_MAX_OUTPUT_PORT_TYPE
lights[25] <= choo[4].DB_MAX_OUTPUT_PORT_TYPE
lights[26] <= choo[5].DB_MAX_OUTPUT_PORT_TYPE
lights[27] <= choo[6].DB_MAX_OUTPUT_PORT_TYPE
lights[28] <= choo[7].DB_MAX_OUTPUT_PORT_TYPE
lights[29] <= choo[8].DB_MAX_OUTPUT_PORT_TYPE
lights[30] <= choo[9].DB_MAX_OUTPUT_PORT_TYPE
lights[31] <= choo[10].DB_MAX_OUTPUT_PORT_TYPE
lights[32] <= choo[11].DB_MAX_OUTPUT_PORT_TYPE
lights[33] <= choo[12].DB_MAX_OUTPUT_PORT_TYPE
lights[34] <= choo[13].DB_MAX_OUTPUT_PORT_TYPE
lights[35] <= choo[14].DB_MAX_OUTPUT_PORT_TYPE
lights[36] <= choo[15].DB_MAX_OUTPUT_PORT_TYPE
lights[37] <= choo[16].DB_MAX_OUTPUT_PORT_TYPE
lights[38] <= choo[17].DB_MAX_OUTPUT_PORT_TYPE
lights[39] <= choo[18].DB_MAX_OUTPUT_PORT_TYPE
lights[40] <= choo[19].DB_MAX_OUTPUT_PORT_TYPE
lights[41] <= choo[20].DB_MAX_OUTPUT_PORT_TYPE
lights[42] <= leds[0].DB_MAX_OUTPUT_PORT_TYPE
lights[43] <= leds[1].DB_MAX_OUTPUT_PORT_TYPE
lights[44] <= leds[2].DB_MAX_OUTPUT_PORT_TYPE
lights[45] <= leds[3].DB_MAX_OUTPUT_PORT_TYPE
lights[46] <= leds[4].DB_MAX_OUTPUT_PORT_TYPE
lights[47] <= leds[5].DB_MAX_OUTPUT_PORT_TYPE
lights[48] <= leds[6].DB_MAX_OUTPUT_PORT_TYPE
lights[49] <= leds[7].DB_MAX_OUTPUT_PORT_TYPE
lights[50] <= leds[8].DB_MAX_OUTPUT_PORT_TYPE
lights[51] <= leds[9].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[1] <= sm_sensor[0].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[2] <= sm_sensor[1].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[3] <= sm_sensor[2].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[4] <= sm_sensor[3].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[5] <= sm_sensor[4].DB_MAX_OUTPUT_PORT_TYPE
tc_sensor[6] <= sm_sensor[5].DB_MAX_OUTPUT_PORT_TYPE
vga_data[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= blue[4].DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= blue[5].DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= blue[6].DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= blue[7].DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= green[4].DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= green[5].DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= green[6].DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= green[7].DB_MAX_OUTPUT_PORT_TYPE
vga_data[16] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
vga_data[17] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
vga_data[18] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
vga_data[19] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
vga_data[20] <= red[4].DB_MAX_OUTPUT_PORT_TYPE
vga_data[21] <= red[5].DB_MAX_OUTPUT_PORT_TYPE
vga_data[22] <= red[6].DB_MAX_OUTPUT_PORT_TYPE
vga_data[23] <= red[7].DB_MAX_OUTPUT_PORT_TYPE
vga_data[24] <= horiz_sync_out.DB_MAX_OUTPUT_PORT_TYPE
vga_data[25] <= vert_sync_out.DB_MAX_OUTPUT_PORT_TYPE
vga_data[26] <= video_blank.DB_MAX_OUTPUT_PORT_TYPE
vga_data[27] <= video_clock.DB_MAX_OUTPUT_PORT_TYPE
vga_data[28] <= <GND>


|TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst10
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
DOUT[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1
refclk => TrainPLL_0002:trainpll_inst.refclk
rst => TrainPLL_0002:trainpll_inst.rst
outclk_0 <= TrainPLL_0002:trainpll_inst.outclk_0
outclk_1 <= TrainPLL_0002:trainpll_inst.outclk_1
locked <= TrainPLL_0002:trainpll_inst.locked


|TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TrainTop|TrainSetSimulator:inst1|TrainPLL:inst1|TrainPLL_0002:trainpll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|TrainTop|TrainSetSimulator:inst1|IO_DECODER:inst8
IO_ADDR[0] => Equal0.IN7
IO_ADDR[0] => Equal1.IN8
IO_ADDR[0] => Equal2.IN6
IO_ADDR[0] => Equal3.IN8
IO_ADDR[0] => Equal4.IN6
IO_ADDR[0] => Equal5.IN8
IO_ADDR[0] => Equal6.IN5
IO_ADDR[0] => Equal7.IN8
IO_ADDR[0] => Equal8.IN6
IO_ADDR[1] => Equal0.IN6
IO_ADDR[1] => Equal1.IN6
IO_ADDR[1] => Equal2.IN8
IO_ADDR[1] => Equal3.IN7
IO_ADDR[1] => Equal4.IN5
IO_ADDR[1] => Equal5.IN5
IO_ADDR[1] => Equal6.IN8
IO_ADDR[1] => Equal7.IN7
IO_ADDR[1] => Equal8.IN5
IO_ADDR[2] => Equal0.IN5
IO_ADDR[2] => Equal1.IN5
IO_ADDR[2] => Equal2.IN5
IO_ADDR[2] => Equal3.IN5
IO_ADDR[2] => Equal4.IN8
IO_ADDR[2] => Equal5.IN7
IO_ADDR[2] => Equal6.IN7
IO_ADDR[2] => Equal7.IN6
IO_ADDR[2] => Equal8.IN4
IO_ADDR[3] => Equal0.IN4
IO_ADDR[3] => Equal1.IN4
IO_ADDR[3] => Equal2.IN4
IO_ADDR[3] => Equal3.IN4
IO_ADDR[3] => Equal4.IN4
IO_ADDR[3] => Equal5.IN4
IO_ADDR[3] => Equal6.IN4
IO_ADDR[3] => Equal7.IN4
IO_ADDR[3] => Equal8.IN8
IO_ADDR[4] => Equal0.IN3
IO_ADDR[4] => Equal1.IN3
IO_ADDR[4] => Equal2.IN3
IO_ADDR[4] => Equal3.IN3
IO_ADDR[4] => Equal4.IN3
IO_ADDR[4] => Equal5.IN3
IO_ADDR[4] => Equal6.IN3
IO_ADDR[4] => Equal7.IN3
IO_ADDR[4] => Equal8.IN3
IO_ADDR[5] => Equal0.IN2
IO_ADDR[5] => Equal1.IN2
IO_ADDR[5] => Equal2.IN2
IO_ADDR[5] => Equal3.IN2
IO_ADDR[5] => Equal4.IN2
IO_ADDR[5] => Equal5.IN2
IO_ADDR[5] => Equal6.IN2
IO_ADDR[5] => Equal7.IN2
IO_ADDR[5] => Equal8.IN2
IO_ADDR[6] => Equal0.IN1
IO_ADDR[6] => Equal1.IN1
IO_ADDR[6] => Equal2.IN1
IO_ADDR[6] => Equal3.IN1
IO_ADDR[6] => Equal4.IN1
IO_ADDR[6] => Equal5.IN1
IO_ADDR[6] => Equal6.IN1
IO_ADDR[6] => Equal7.IN1
IO_ADDR[6] => Equal8.IN1
IO_ADDR[7] => Equal0.IN0
IO_ADDR[7] => Equal1.IN0
IO_ADDR[7] => Equal2.IN0
IO_ADDR[7] => Equal3.IN0
IO_ADDR[7] => Equal4.IN0
IO_ADDR[7] => Equal5.IN0
IO_ADDR[7] => Equal6.IN0
IO_ADDR[7] => Equal7.IN0
IO_ADDR[7] => Equal8.IN0
IO_CYCLE => Equal0.IN8
IO_CYCLE => Equal1.IN7
IO_CYCLE => Equal2.IN7
IO_CYCLE => Equal3.IN6
IO_CYCLE => Equal4.IN7
IO_CYCLE => Equal5.IN6
IO_CYCLE => Equal6.IN6
IO_CYCLE => Equal7.IN5
IO_CYCLE => Equal8.IN7
SMS_EN <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SMC_EN <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
SMD_EN <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
SSEG1_EN <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
SSEG2_EN <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
LEDS_EN <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
SW_EN <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
PPU_EN <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
PARAM_EN <= Equal8.DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6
CLOCK => altsyncram:MEMORY.clock0
CLOCK => IO_WRITE~reg0.CLK
CLOCK => IO_WRITE_INT.CLK
CLOCK => IO_CYCLE~reg0.CLK
CLOCK => PC_STACK[15][0].CLK
CLOCK => PC_STACK[15][1].CLK
CLOCK => PC_STACK[15][2].CLK
CLOCK => PC_STACK[15][3].CLK
CLOCK => PC_STACK[15][4].CLK
CLOCK => PC_STACK[15][5].CLK
CLOCK => PC_STACK[15][6].CLK
CLOCK => PC_STACK[15][7].CLK
CLOCK => PC_STACK[15][8].CLK
CLOCK => PC_STACK[15][9].CLK
CLOCK => PC_STACK[15][10].CLK
CLOCK => PC_STACK[14][0].CLK
CLOCK => PC_STACK[14][1].CLK
CLOCK => PC_STACK[14][2].CLK
CLOCK => PC_STACK[14][3].CLK
CLOCK => PC_STACK[14][4].CLK
CLOCK => PC_STACK[14][5].CLK
CLOCK => PC_STACK[14][6].CLK
CLOCK => PC_STACK[14][7].CLK
CLOCK => PC_STACK[14][8].CLK
CLOCK => PC_STACK[14][9].CLK
CLOCK => PC_STACK[14][10].CLK
CLOCK => PC_STACK[13][0].CLK
CLOCK => PC_STACK[13][1].CLK
CLOCK => PC_STACK[13][2].CLK
CLOCK => PC_STACK[13][3].CLK
CLOCK => PC_STACK[13][4].CLK
CLOCK => PC_STACK[13][5].CLK
CLOCK => PC_STACK[13][6].CLK
CLOCK => PC_STACK[13][7].CLK
CLOCK => PC_STACK[13][8].CLK
CLOCK => PC_STACK[13][9].CLK
CLOCK => PC_STACK[13][10].CLK
CLOCK => PC_STACK[12][0].CLK
CLOCK => PC_STACK[12][1].CLK
CLOCK => PC_STACK[12][2].CLK
CLOCK => PC_STACK[12][3].CLK
CLOCK => PC_STACK[12][4].CLK
CLOCK => PC_STACK[12][5].CLK
CLOCK => PC_STACK[12][6].CLK
CLOCK => PC_STACK[12][7].CLK
CLOCK => PC_STACK[12][8].CLK
CLOCK => PC_STACK[12][9].CLK
CLOCK => PC_STACK[12][10].CLK
CLOCK => PC_STACK[11][0].CLK
CLOCK => PC_STACK[11][1].CLK
CLOCK => PC_STACK[11][2].CLK
CLOCK => PC_STACK[11][3].CLK
CLOCK => PC_STACK[11][4].CLK
CLOCK => PC_STACK[11][5].CLK
CLOCK => PC_STACK[11][6].CLK
CLOCK => PC_STACK[11][7].CLK
CLOCK => PC_STACK[11][8].CLK
CLOCK => PC_STACK[11][9].CLK
CLOCK => PC_STACK[11][10].CLK
CLOCK => PC_STACK[10][0].CLK
CLOCK => PC_STACK[10][1].CLK
CLOCK => PC_STACK[10][2].CLK
CLOCK => PC_STACK[10][3].CLK
CLOCK => PC_STACK[10][4].CLK
CLOCK => PC_STACK[10][5].CLK
CLOCK => PC_STACK[10][6].CLK
CLOCK => PC_STACK[10][7].CLK
CLOCK => PC_STACK[10][8].CLK
CLOCK => PC_STACK[10][9].CLK
CLOCK => PC_STACK[10][10].CLK
CLOCK => PC_STACK[9][0].CLK
CLOCK => PC_STACK[9][1].CLK
CLOCK => PC_STACK[9][2].CLK
CLOCK => PC_STACK[9][3].CLK
CLOCK => PC_STACK[9][4].CLK
CLOCK => PC_STACK[9][5].CLK
CLOCK => PC_STACK[9][6].CLK
CLOCK => PC_STACK[9][7].CLK
CLOCK => PC_STACK[9][8].CLK
CLOCK => PC_STACK[9][9].CLK
CLOCK => PC_STACK[9][10].CLK
CLOCK => PC_STACK[8][0].CLK
CLOCK => PC_STACK[8][1].CLK
CLOCK => PC_STACK[8][2].CLK
CLOCK => PC_STACK[8][3].CLK
CLOCK => PC_STACK[8][4].CLK
CLOCK => PC_STACK[8][5].CLK
CLOCK => PC_STACK[8][6].CLK
CLOCK => PC_STACK[8][7].CLK
CLOCK => PC_STACK[8][8].CLK
CLOCK => PC_STACK[8][9].CLK
CLOCK => PC_STACK[8][10].CLK
CLOCK => PC_STACK[7][0].CLK
CLOCK => PC_STACK[7][1].CLK
CLOCK => PC_STACK[7][2].CLK
CLOCK => PC_STACK[7][3].CLK
CLOCK => PC_STACK[7][4].CLK
CLOCK => PC_STACK[7][5].CLK
CLOCK => PC_STACK[7][6].CLK
CLOCK => PC_STACK[7][7].CLK
CLOCK => PC_STACK[7][8].CLK
CLOCK => PC_STACK[7][9].CLK
CLOCK => PC_STACK[7][10].CLK
CLOCK => PC_STACK[6][0].CLK
CLOCK => PC_STACK[6][1].CLK
CLOCK => PC_STACK[6][2].CLK
CLOCK => PC_STACK[6][3].CLK
CLOCK => PC_STACK[6][4].CLK
CLOCK => PC_STACK[6][5].CLK
CLOCK => PC_STACK[6][6].CLK
CLOCK => PC_STACK[6][7].CLK
CLOCK => PC_STACK[6][8].CLK
CLOCK => PC_STACK[6][9].CLK
CLOCK => PC_STACK[6][10].CLK
CLOCK => PC_STACK[5][0].CLK
CLOCK => PC_STACK[5][1].CLK
CLOCK => PC_STACK[5][2].CLK
CLOCK => PC_STACK[5][3].CLK
CLOCK => PC_STACK[5][4].CLK
CLOCK => PC_STACK[5][5].CLK
CLOCK => PC_STACK[5][6].CLK
CLOCK => PC_STACK[5][7].CLK
CLOCK => PC_STACK[5][8].CLK
CLOCK => PC_STACK[5][9].CLK
CLOCK => PC_STACK[5][10].CLK
CLOCK => PC_STACK[4][0].CLK
CLOCK => PC_STACK[4][1].CLK
CLOCK => PC_STACK[4][2].CLK
CLOCK => PC_STACK[4][3].CLK
CLOCK => PC_STACK[4][4].CLK
CLOCK => PC_STACK[4][5].CLK
CLOCK => PC_STACK[4][6].CLK
CLOCK => PC_STACK[4][7].CLK
CLOCK => PC_STACK[4][8].CLK
CLOCK => PC_STACK[4][9].CLK
CLOCK => PC_STACK[4][10].CLK
CLOCK => PC_STACK[3][0].CLK
CLOCK => PC_STACK[3][1].CLK
CLOCK => PC_STACK[3][2].CLK
CLOCK => PC_STACK[3][3].CLK
CLOCK => PC_STACK[3][4].CLK
CLOCK => PC_STACK[3][5].CLK
CLOCK => PC_STACK[3][6].CLK
CLOCK => PC_STACK[3][7].CLK
CLOCK => PC_STACK[3][8].CLK
CLOCK => PC_STACK[3][9].CLK
CLOCK => PC_STACK[3][10].CLK
CLOCK => PC_STACK[2][0].CLK
CLOCK => PC_STACK[2][1].CLK
CLOCK => PC_STACK[2][2].CLK
CLOCK => PC_STACK[2][3].CLK
CLOCK => PC_STACK[2][4].CLK
CLOCK => PC_STACK[2][5].CLK
CLOCK => PC_STACK[2][6].CLK
CLOCK => PC_STACK[2][7].CLK
CLOCK => PC_STACK[2][8].CLK
CLOCK => PC_STACK[2][9].CLK
CLOCK => PC_STACK[2][10].CLK
CLOCK => PC_STACK[1][0].CLK
CLOCK => PC_STACK[1][1].CLK
CLOCK => PC_STACK[1][2].CLK
CLOCK => PC_STACK[1][3].CLK
CLOCK => PC_STACK[1][4].CLK
CLOCK => PC_STACK[1][5].CLK
CLOCK => PC_STACK[1][6].CLK
CLOCK => PC_STACK[1][7].CLK
CLOCK => PC_STACK[1][8].CLK
CLOCK => PC_STACK[1][9].CLK
CLOCK => PC_STACK[1][10].CLK
CLOCK => PC_STACK[0][0].CLK
CLOCK => PC_STACK[0][1].CLK
CLOCK => PC_STACK[0][2].CLK
CLOCK => PC_STACK[0][3].CLK
CLOCK => PC_STACK[0][4].CLK
CLOCK => PC_STACK[0][5].CLK
CLOCK => PC_STACK[0][6].CLK
CLOCK => PC_STACK[0][7].CLK
CLOCK => PC_STACK[0][8].CLK
CLOCK => PC_STACK[0][9].CLK
CLOCK => PC_STACK[0][10].CLK
CLOCK => PC_SAVED[0].CLK
CLOCK => PC_SAVED[1].CLK
CLOCK => PC_SAVED[2].CLK
CLOCK => PC_SAVED[3].CLK
CLOCK => PC_SAVED[4].CLK
CLOCK => PC_SAVED[5].CLK
CLOCK => PC_SAVED[6].CLK
CLOCK => PC_SAVED[7].CLK
CLOCK => PC_SAVED[8].CLK
CLOCK => PC_SAVED[9].CLK
CLOCK => PC_SAVED[10].CLK
CLOCK => AC_SAVED[0].CLK
CLOCK => AC_SAVED[1].CLK
CLOCK => AC_SAVED[2].CLK
CLOCK => AC_SAVED[3].CLK
CLOCK => AC_SAVED[4].CLK
CLOCK => AC_SAVED[5].CLK
CLOCK => AC_SAVED[6].CLK
CLOCK => AC_SAVED[7].CLK
CLOCK => AC_SAVED[8].CLK
CLOCK => AC_SAVED[9].CLK
CLOCK => AC_SAVED[10].CLK
CLOCK => AC_SAVED[11].CLK
CLOCK => AC_SAVED[12].CLK
CLOCK => AC_SAVED[13].CLK
CLOCK => AC_SAVED[14].CLK
CLOCK => AC_SAVED[15].CLK
CLOCK => INT_ACK[0].CLK
CLOCK => INT_ACK[1].CLK
CLOCK => INT_ACK[2].CLK
CLOCK => INT_ACK[3].CLK
CLOCK => IR[0].CLK
CLOCK => IR[1].CLK
CLOCK => IR[2].CLK
CLOCK => IR[3].CLK
CLOCK => IR[4].CLK
CLOCK => IR[5].CLK
CLOCK => IR[6].CLK
CLOCK => IR[7].CLK
CLOCK => IR[8].CLK
CLOCK => IR[9].CLK
CLOCK => IR[10].CLK
CLOCK => IR[11].CLK
CLOCK => IR[12].CLK
CLOCK => IR[13].CLK
CLOCK => IR[14].CLK
CLOCK => IR[15].CLK
CLOCK => AC[0].CLK
CLOCK => AC[1].CLK
CLOCK => AC[2].CLK
CLOCK => AC[3].CLK
CLOCK => AC[4].CLK
CLOCK => AC[5].CLK
CLOCK => AC[6].CLK
CLOCK => AC[7].CLK
CLOCK => AC[8].CLK
CLOCK => AC[9].CLK
CLOCK => AC[10].CLK
CLOCK => AC[11].CLK
CLOCK => AC[12].CLK
CLOCK => AC[13].CLK
CLOCK => AC[14].CLK
CLOCK => AC[15].CLK
CLOCK => INT_REQ_SYNC[0].CLK
CLOCK => INT_REQ_SYNC[1].CLK
CLOCK => INT_REQ_SYNC[2].CLK
CLOCK => INT_REQ_SYNC[3].CLK
CLOCK => IIE[0].CLK
CLOCK => IIE[1].CLK
CLOCK => IIE[2].CLK
CLOCK => IIE[3].CLK
CLOCK => GIE.CLK
CLOCK => MW.CLK
CLOCK => PC[0].CLK
CLOCK => PC[1].CLK
CLOCK => PC[2].CLK
CLOCK => PC[3].CLK
CLOCK => PC[4].CLK
CLOCK => PC[5].CLK
CLOCK => PC[6].CLK
CLOCK => PC[7].CLK
CLOCK => PC[8].CLK
CLOCK => PC[9].CLK
CLOCK => PC[10].CLK
CLOCK => STATE~1.DATAIN
RESETN => INT_REQ_SYNC[0].ACLR
RESETN => INT_REQ_SYNC[1].ACLR
RESETN => INT_REQ_SYNC[2].ACLR
RESETN => INT_REQ_SYNC[3].ACLR
RESETN => IIE[0].ACLR
RESETN => IIE[1].ACLR
RESETN => IIE[2].ACLR
RESETN => IIE[3].ACLR
RESETN => GIE.PRESET
RESETN => MW.ACLR
RESETN => PC[0].ACLR
RESETN => PC[1].ACLR
RESETN => PC[2].ACLR
RESETN => PC[3].ACLR
RESETN => PC[4].ACLR
RESETN => PC[5].ACLR
RESETN => PC[6].ACLR
RESETN => PC[7].ACLR
RESETN => PC[8].ACLR
RESETN => PC[9].ACLR
RESETN => PC[10].ACLR
RESETN => INT_REQ[0].IN1
RESETN => INT_REQ[1].IN1
RESETN => INT_REQ[2].IN1
RESETN => INT_REQ[3].IN1
RESETN => STATE~3.DATAIN
RESETN => AC[15].ENA
RESETN => AC[14].ENA
RESETN => AC[13].ENA
RESETN => AC[12].ENA
RESETN => AC[11].ENA
RESETN => AC[10].ENA
RESETN => AC[9].ENA
RESETN => AC[8].ENA
RESETN => AC[7].ENA
RESETN => AC[6].ENA
RESETN => AC[5].ENA
RESETN => AC[4].ENA
RESETN => AC[3].ENA
RESETN => AC[2].ENA
RESETN => AC[1].ENA
RESETN => AC[0].ENA
RESETN => IR[15].ENA
RESETN => IR[14].ENA
RESETN => IR[13].ENA
RESETN => IR[12].ENA
RESETN => IR[11].ENA
RESETN => IR[10].ENA
RESETN => IR[9].ENA
RESETN => IR[8].ENA
RESETN => IR[7].ENA
RESETN => IR[6].ENA
RESETN => IR[5].ENA
RESETN => IR[4].ENA
RESETN => IR[3].ENA
RESETN => IR[2].ENA
RESETN => IR[1].ENA
RESETN => IR[0].ENA
RESETN => INT_ACK[3].ENA
RESETN => INT_ACK[2].ENA
RESETN => INT_ACK[1].ENA
RESETN => INT_ACK[0].ENA
RESETN => AC_SAVED[15].ENA
RESETN => AC_SAVED[14].ENA
RESETN => AC_SAVED[13].ENA
RESETN => AC_SAVED[12].ENA
RESETN => AC_SAVED[11].ENA
RESETN => AC_SAVED[10].ENA
RESETN => AC_SAVED[9].ENA
RESETN => AC_SAVED[8].ENA
RESETN => AC_SAVED[7].ENA
RESETN => AC_SAVED[6].ENA
RESETN => AC_SAVED[5].ENA
RESETN => AC_SAVED[4].ENA
RESETN => AC_SAVED[3].ENA
RESETN => AC_SAVED[2].ENA
RESETN => AC_SAVED[1].ENA
RESETN => AC_SAVED[0].ENA
RESETN => PC_SAVED[10].ENA
RESETN => PC_SAVED[9].ENA
RESETN => PC_SAVED[8].ENA
RESETN => PC_SAVED[7].ENA
RESETN => PC_SAVED[6].ENA
RESETN => PC_SAVED[5].ENA
RESETN => PC_SAVED[4].ENA
RESETN => PC_SAVED[3].ENA
RESETN => PC_SAVED[2].ENA
RESETN => PC_SAVED[1].ENA
RESETN => PC_SAVED[0].ENA
RESETN => PC_STACK[0][10].ENA
RESETN => PC_STACK[0][9].ENA
RESETN => PC_STACK[0][8].ENA
RESETN => PC_STACK[0][7].ENA
RESETN => PC_STACK[0][6].ENA
RESETN => PC_STACK[0][5].ENA
RESETN => PC_STACK[0][4].ENA
RESETN => PC_STACK[0][3].ENA
RESETN => PC_STACK[0][2].ENA
RESETN => PC_STACK[0][1].ENA
RESETN => PC_STACK[0][0].ENA
RESETN => PC_STACK[1][10].ENA
RESETN => PC_STACK[1][9].ENA
RESETN => PC_STACK[1][8].ENA
RESETN => PC_STACK[1][7].ENA
RESETN => PC_STACK[1][6].ENA
RESETN => PC_STACK[1][5].ENA
RESETN => PC_STACK[1][4].ENA
RESETN => PC_STACK[1][3].ENA
RESETN => PC_STACK[1][2].ENA
RESETN => PC_STACK[1][1].ENA
RESETN => PC_STACK[1][0].ENA
RESETN => PC_STACK[2][10].ENA
RESETN => PC_STACK[2][9].ENA
RESETN => PC_STACK[2][8].ENA
RESETN => PC_STACK[2][7].ENA
RESETN => PC_STACK[2][6].ENA
RESETN => PC_STACK[2][5].ENA
RESETN => PC_STACK[2][4].ENA
RESETN => PC_STACK[2][3].ENA
RESETN => PC_STACK[2][2].ENA
RESETN => PC_STACK[2][1].ENA
RESETN => PC_STACK[2][0].ENA
RESETN => PC_STACK[3][10].ENA
RESETN => PC_STACK[3][9].ENA
RESETN => PC_STACK[3][8].ENA
RESETN => PC_STACK[3][7].ENA
RESETN => PC_STACK[3][6].ENA
RESETN => PC_STACK[3][5].ENA
RESETN => PC_STACK[3][4].ENA
RESETN => PC_STACK[3][3].ENA
RESETN => PC_STACK[3][2].ENA
RESETN => PC_STACK[3][1].ENA
RESETN => PC_STACK[3][0].ENA
RESETN => PC_STACK[4][10].ENA
RESETN => PC_STACK[4][9].ENA
RESETN => PC_STACK[4][8].ENA
RESETN => PC_STACK[4][7].ENA
RESETN => PC_STACK[4][6].ENA
RESETN => PC_STACK[4][5].ENA
RESETN => PC_STACK[4][4].ENA
RESETN => PC_STACK[4][3].ENA
RESETN => PC_STACK[4][2].ENA
RESETN => PC_STACK[4][1].ENA
RESETN => PC_STACK[4][0].ENA
RESETN => PC_STACK[5][10].ENA
RESETN => PC_STACK[5][9].ENA
RESETN => PC_STACK[5][8].ENA
RESETN => PC_STACK[5][7].ENA
RESETN => PC_STACK[5][6].ENA
RESETN => PC_STACK[5][5].ENA
RESETN => PC_STACK[5][4].ENA
RESETN => PC_STACK[5][3].ENA
RESETN => PC_STACK[5][2].ENA
RESETN => PC_STACK[5][1].ENA
RESETN => PC_STACK[5][0].ENA
RESETN => PC_STACK[6][10].ENA
RESETN => PC_STACK[6][9].ENA
RESETN => PC_STACK[6][8].ENA
RESETN => PC_STACK[6][7].ENA
RESETN => PC_STACK[6][6].ENA
RESETN => PC_STACK[6][5].ENA
RESETN => PC_STACK[6][4].ENA
RESETN => PC_STACK[6][3].ENA
RESETN => PC_STACK[6][2].ENA
RESETN => PC_STACK[6][1].ENA
RESETN => PC_STACK[6][0].ENA
RESETN => PC_STACK[7][10].ENA
RESETN => PC_STACK[7][9].ENA
RESETN => PC_STACK[7][8].ENA
RESETN => PC_STACK[7][7].ENA
RESETN => PC_STACK[7][6].ENA
RESETN => PC_STACK[7][5].ENA
RESETN => PC_STACK[7][4].ENA
RESETN => PC_STACK[7][3].ENA
RESETN => PC_STACK[7][2].ENA
RESETN => PC_STACK[7][1].ENA
RESETN => PC_STACK[7][0].ENA
RESETN => PC_STACK[8][10].ENA
RESETN => PC_STACK[8][9].ENA
RESETN => PC_STACK[8][8].ENA
RESETN => PC_STACK[8][7].ENA
RESETN => PC_STACK[8][6].ENA
RESETN => PC_STACK[8][5].ENA
RESETN => PC_STACK[8][4].ENA
RESETN => PC_STACK[8][3].ENA
RESETN => PC_STACK[8][2].ENA
RESETN => PC_STACK[8][1].ENA
RESETN => PC_STACK[8][0].ENA
RESETN => PC_STACK[9][10].ENA
RESETN => PC_STACK[9][9].ENA
RESETN => PC_STACK[9][8].ENA
RESETN => PC_STACK[9][7].ENA
RESETN => PC_STACK[9][6].ENA
RESETN => PC_STACK[9][5].ENA
RESETN => PC_STACK[9][4].ENA
RESETN => PC_STACK[9][3].ENA
RESETN => PC_STACK[9][2].ENA
RESETN => PC_STACK[9][1].ENA
RESETN => PC_STACK[9][0].ENA
RESETN => PC_STACK[10][10].ENA
RESETN => PC_STACK[10][9].ENA
RESETN => PC_STACK[10][8].ENA
RESETN => PC_STACK[10][7].ENA
RESETN => PC_STACK[10][6].ENA
RESETN => PC_STACK[10][5].ENA
RESETN => PC_STACK[10][4].ENA
RESETN => PC_STACK[10][3].ENA
RESETN => PC_STACK[10][2].ENA
RESETN => PC_STACK[10][1].ENA
RESETN => PC_STACK[10][0].ENA
RESETN => PC_STACK[11][10].ENA
RESETN => PC_STACK[11][9].ENA
RESETN => PC_STACK[11][8].ENA
RESETN => PC_STACK[11][7].ENA
RESETN => PC_STACK[11][6].ENA
RESETN => PC_STACK[11][5].ENA
RESETN => PC_STACK[11][4].ENA
RESETN => PC_STACK[11][3].ENA
RESETN => PC_STACK[11][2].ENA
RESETN => PC_STACK[11][1].ENA
RESETN => PC_STACK[11][0].ENA
RESETN => PC_STACK[12][10].ENA
RESETN => PC_STACK[12][9].ENA
RESETN => PC_STACK[12][8].ENA
RESETN => PC_STACK[12][7].ENA
RESETN => PC_STACK[12][6].ENA
RESETN => PC_STACK[12][5].ENA
RESETN => PC_STACK[12][4].ENA
RESETN => PC_STACK[12][3].ENA
RESETN => PC_STACK[12][2].ENA
RESETN => PC_STACK[12][1].ENA
RESETN => PC_STACK[12][0].ENA
RESETN => PC_STACK[13][10].ENA
RESETN => PC_STACK[13][9].ENA
RESETN => PC_STACK[13][8].ENA
RESETN => PC_STACK[13][7].ENA
RESETN => PC_STACK[13][6].ENA
RESETN => PC_STACK[13][5].ENA
RESETN => PC_STACK[13][4].ENA
RESETN => PC_STACK[13][3].ENA
RESETN => PC_STACK[13][2].ENA
RESETN => PC_STACK[13][1].ENA
RESETN => PC_STACK[13][0].ENA
RESETN => PC_STACK[14][10].ENA
RESETN => PC_STACK[14][9].ENA
RESETN => PC_STACK[14][8].ENA
RESETN => PC_STACK[14][7].ENA
RESETN => PC_STACK[14][6].ENA
RESETN => PC_STACK[14][5].ENA
RESETN => PC_STACK[14][4].ENA
RESETN => PC_STACK[14][3].ENA
RESETN => PC_STACK[14][2].ENA
RESETN => PC_STACK[14][1].ENA
RESETN => PC_STACK[14][0].ENA
RESETN => PC_STACK[15][10].ENA
RESETN => PC_STACK[15][9].ENA
RESETN => PC_STACK[15][8].ENA
RESETN => PC_STACK[15][7].ENA
RESETN => PC_STACK[15][6].ENA
RESETN => PC_STACK[15][5].ENA
RESETN => PC_STACK[15][4].ENA
RESETN => PC_STACK[15][3].ENA
RESETN => PC_STACK[15][2].ENA
RESETN => PC_STACK[15][1].ENA
RESETN => PC_STACK[15][0].ENA
RESETN => IO_CYCLE~reg0.ENA
RESETN => IO_WRITE_INT.ENA
RESETN => IO_WRITE~reg0.ENA
IO_WRITE <= IO_WRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_CYCLE <= IO_CYCLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]
PCINT[0] => INT_REQ[0].CLK
PCINT[1] => INT_REQ[1].CLK
PCINT[2] => INT_REQ[2].CLK
PCINT[3] => INT_REQ[3].CLK


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY
wren_a => altsyncram_k494:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k494:auto_generated.data_a[0]
data_a[1] => altsyncram_k494:auto_generated.data_a[1]
data_a[2] => altsyncram_k494:auto_generated.data_a[2]
data_a[3] => altsyncram_k494:auto_generated.data_a[3]
data_a[4] => altsyncram_k494:auto_generated.data_a[4]
data_a[5] => altsyncram_k494:auto_generated.data_a[5]
data_a[6] => altsyncram_k494:auto_generated.data_a[6]
data_a[7] => altsyncram_k494:auto_generated.data_a[7]
data_a[8] => altsyncram_k494:auto_generated.data_a[8]
data_a[9] => altsyncram_k494:auto_generated.data_a[9]
data_a[10] => altsyncram_k494:auto_generated.data_a[10]
data_a[11] => altsyncram_k494:auto_generated.data_a[11]
data_a[12] => altsyncram_k494:auto_generated.data_a[12]
data_a[13] => altsyncram_k494:auto_generated.data_a[13]
data_a[14] => altsyncram_k494:auto_generated.data_a[14]
data_a[15] => altsyncram_k494:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k494:auto_generated.address_a[0]
address_a[1] => altsyncram_k494:auto_generated.address_a[1]
address_a[2] => altsyncram_k494:auto_generated.address_a[2]
address_a[3] => altsyncram_k494:auto_generated.address_a[3]
address_a[4] => altsyncram_k494:auto_generated.address_a[4]
address_a[5] => altsyncram_k494:auto_generated.address_a[5]
address_a[6] => altsyncram_k494:auto_generated.address_a[6]
address_a[7] => altsyncram_k494:auto_generated.address_a[7]
address_a[8] => altsyncram_k494:auto_generated.address_a[8]
address_a[9] => altsyncram_k494:auto_generated.address_a[9]
address_a[10] => altsyncram_k494:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k494:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k494:auto_generated.q_a[0]
q_a[1] <= altsyncram_k494:auto_generated.q_a[1]
q_a[2] <= altsyncram_k494:auto_generated.q_a[2]
q_a[3] <= altsyncram_k494:auto_generated.q_a[3]
q_a[4] <= altsyncram_k494:auto_generated.q_a[4]
q_a[5] <= altsyncram_k494:auto_generated.q_a[5]
q_a[6] <= altsyncram_k494:auto_generated.q_a[6]
q_a[7] <= altsyncram_k494:auto_generated.q_a[7]
q_a[8] <= altsyncram_k494:auto_generated.q_a[8]
q_a[9] <= altsyncram_k494:auto_generated.q_a[9]
q_a[10] <= altsyncram_k494:auto_generated.q_a[10]
q_a[11] <= altsyncram_k494:auto_generated.q_a[11]
q_a[12] <= altsyncram_k494:auto_generated.q_a[12]
q_a[13] <= altsyncram_k494:auto_generated.q_a[13]
q_a[14] <= altsyncram_k494:auto_generated.q_a[14]
q_a[15] <= altsyncram_k494:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fuc:auto_generated.data[0]
data[1] => lpm_clshift_fuc:auto_generated.data[1]
data[2] => lpm_clshift_fuc:auto_generated.data[2]
data[3] => lpm_clshift_fuc:auto_generated.data[3]
data[4] => lpm_clshift_fuc:auto_generated.data[4]
data[5] => lpm_clshift_fuc:auto_generated.data[5]
data[6] => lpm_clshift_fuc:auto_generated.data[6]
data[7] => lpm_clshift_fuc:auto_generated.data[7]
data[8] => lpm_clshift_fuc:auto_generated.data[8]
data[9] => lpm_clshift_fuc:auto_generated.data[9]
data[10] => lpm_clshift_fuc:auto_generated.data[10]
data[11] => lpm_clshift_fuc:auto_generated.data[11]
data[12] => lpm_clshift_fuc:auto_generated.data[12]
data[13] => lpm_clshift_fuc:auto_generated.data[13]
data[14] => lpm_clshift_fuc:auto_generated.data[14]
data[15] => lpm_clshift_fuc:auto_generated.data[15]
direction => lpm_clshift_fuc:auto_generated.direction
distance[0] => lpm_clshift_fuc:auto_generated.distance[0]
distance[1] => lpm_clshift_fuc:auto_generated.distance[1]
distance[2] => lpm_clshift_fuc:auto_generated.distance[2]
distance[3] => lpm_clshift_fuc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fuc:auto_generated.result[0]
result[1] <= lpm_clshift_fuc:auto_generated.result[1]
result[2] <= lpm_clshift_fuc:auto_generated.result[2]
result[3] <= lpm_clshift_fuc:auto_generated.result[3]
result[4] <= lpm_clshift_fuc:auto_generated.result[4]
result[5] <= lpm_clshift_fuc:auto_generated.result[5]
result[6] <= lpm_clshift_fuc:auto_generated.result[6]
result[7] <= lpm_clshift_fuc:auto_generated.result[7]
result[8] <= lpm_clshift_fuc:auto_generated.result[8]
result[9] <= lpm_clshift_fuc:auto_generated.result[9]
result[10] <= lpm_clshift_fuc:auto_generated.result[10]
result[11] <= lpm_clshift_fuc:auto_generated.result[11]
result[12] <= lpm_clshift_fuc:auto_generated.result[12]
result[13] <= lpm_clshift_fuc:auto_generated.result[13]
result[14] <= lpm_clshift_fuc:auto_generated.result[14]
result[15] <= lpm_clshift_fuc:auto_generated.result[15]
underflow <= <GND>


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|SCOMP:inst6|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst9
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst9|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst13
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst13|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst14
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|TrainTop|TrainSetSimulator:inst1|DIG_IN:inst14|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst
v_clk_in => altsyncram:BGPixels.clock0
v_clk_in => video_on_v.CLK
v_clk_in => video_on_h.CLK
v_clk_in => vert_sync.CLK
v_clk_in => vs_count[0].CLK
v_clk_in => vs_count[1].CLK
v_clk_in => vs_count[2].CLK
v_clk_in => vs_count[3].CLK
v_clk_in => vs_count[4].CLK
v_clk_in => vp_count[0].CLK
v_clk_in => vp_count[1].CLK
v_clk_in => vp_count[2].CLK
v_clk_in => vp_count[3].CLK
v_clk_in => vp_count[4].CLK
v_clk_in => v_count[0].CLK
v_clk_in => v_count[1].CLK
v_clk_in => v_count[2].CLK
v_clk_in => v_count[3].CLK
v_clk_in => v_count[4].CLK
v_clk_in => v_count[5].CLK
v_clk_in => v_count[6].CLK
v_clk_in => v_count[7].CLK
v_clk_in => v_count[8].CLK
v_clk_in => v_count[9].CLK
v_clk_in => v_count[10].CLK
v_clk_in => row_end~reg0.CLK
v_clk_in => horiz_sync.CLK
v_clk_in => hs_count[0].CLK
v_clk_in => hs_count[1].CLK
v_clk_in => hs_count[2].CLK
v_clk_in => hs_count[3].CLK
v_clk_in => hs_count[4].CLK
v_clk_in => hp_count[0].CLK
v_clk_in => hp_count[1].CLK
v_clk_in => hp_count[2].CLK
v_clk_in => hp_count[3].CLK
v_clk_in => hp_count[4].CLK
v_clk_in => h_count[0].CLK
v_clk_in => h_count[1].CLK
v_clk_in => h_count[2].CLK
v_clk_in => h_count[3].CLK
v_clk_in => h_count[4].CLK
v_clk_in => h_count[5].CLK
v_clk_in => h_count[6].CLK
v_clk_in => h_count[7].CLK
v_clk_in => h_count[8].CLK
v_clk_in => h_count[9].CLK
v_clk_in => h_count[10].CLK
v_clk_in => vp_count_d1[0].CLK
v_clk_in => vp_count_d1[1].CLK
v_clk_in => vp_count_d1[2].CLK
v_clk_in => vp_count_d1[3].CLK
v_clk_in => vp_count_d1[4].CLK
v_clk_in => hp_count_d1[0].CLK
v_clk_in => hp_count_d1[1].CLK
v_clk_in => hp_count_d1[2].CLK
v_clk_in => hp_count_d1[3].CLK
v_clk_in => hp_count_d1[4].CLK
v_clk_in => vert_sync_d2.CLK
v_clk_in => horiz_sync_d2.CLK
v_clk_in => vert_sync_d1.CLK
v_clk_in => horiz_sync_d1.CLK
v_clk_in => video_blank~reg0.CLK
v_clk_in => vert_sync_out~reg0.CLK
v_clk_in => horiz_sync_out~reg0.CLK
v_clk_in => pixel_row[0]~reg0.CLK
v_clk_in => pixel_row[1]~reg0.CLK
v_clk_in => pixel_row[2]~reg0.CLK
v_clk_in => pixel_row[3]~reg0.CLK
v_clk_in => pixel_row[4]~reg0.CLK
v_clk_in => pixel_row[5]~reg0.CLK
v_clk_in => pixel_row[6]~reg0.CLK
v_clk_in => pixel_row[7]~reg0.CLK
v_clk_in => pixel_row[8]~reg0.CLK
v_clk_in => pixel_row[9]~reg0.CLK
v_clk_in => pixel_column[0]~reg0.CLK
v_clk_in => pixel_column[1]~reg0.CLK
v_clk_in => pixel_column[2]~reg0.CLK
v_clk_in => pixel_column[3]~reg0.CLK
v_clk_in => pixel_column[4]~reg0.CLK
v_clk_in => pixel_column[5]~reg0.CLK
v_clk_in => pixel_column[6]~reg0.CLK
v_clk_in => pixel_column[7]~reg0.CLK
v_clk_in => pixel_column[8]~reg0.CLK
v_clk_in => pixel_column[9]~reg0.CLK
v_clk_in => altsyncram:BGLayout.clock1
v_clk_in => altsyncram:FGPixels.clock0
v_clk_in => altsyncram:FGLayout.clock1
v_clk_in => video_clock.DATAIN
cmd_en => comb.IN0
cmd_en => comb.IN0
cmd_clk => altsyncram:BGLayout.clock0
cmd_clk => altsyncram:FGLayout.clock0
cmd[0] => altsyncram:BGLayout.address_a[0]
cmd[0] => altsyncram:FGLayout.address_a[0]
cmd[1] => altsyncram:BGLayout.address_a[1]
cmd[1] => altsyncram:FGLayout.address_a[1]
cmd[2] => altsyncram:BGLayout.address_a[2]
cmd[2] => altsyncram:FGLayout.address_a[2]
cmd[3] => altsyncram:BGLayout.address_a[3]
cmd[3] => altsyncram:FGLayout.address_a[3]
cmd[4] => altsyncram:BGLayout.address_a[4]
cmd[4] => altsyncram:FGLayout.address_a[4]
cmd[5] => altsyncram:BGLayout.address_a[5]
cmd[5] => altsyncram:FGLayout.address_a[5]
cmd[6] => altsyncram:BGLayout.address_a[6]
cmd[6] => altsyncram:FGLayout.address_a[6]
cmd[7] => altsyncram:BGLayout.address_a[7]
cmd[7] => altsyncram:FGLayout.address_a[7]
cmd[8] => altsyncram:BGLayout.address_a[8]
cmd[8] => altsyncram:FGLayout.address_a[8]
cmd[9] => altsyncram:BGLayout.address_a[9]
cmd[9] => altsyncram:FGLayout.address_a[9]
cmd[10] => altsyncram:BGLayout.data_a[0]
cmd[10] => altsyncram:FGLayout.data_a[0]
cmd[11] => altsyncram:BGLayout.data_a[1]
cmd[11] => altsyncram:FGLayout.data_a[1]
cmd[12] => altsyncram:BGLayout.data_a[2]
cmd[12] => altsyncram:FGLayout.data_a[2]
cmd[13] => altsyncram:BGLayout.data_a[3]
cmd[13] => altsyncram:FGLayout.data_a[3]
cmd[14] => altsyncram:BGLayout.data_a[4]
cmd[14] => altsyncram:FGLayout.data_a[4]
cmd[15] => comb.IN1
cmd[15] => comb.IN1
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_blank <= video_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_clock <= v_clk_in.DB_MAX_OUTPUT_PORT_TYPE
row_end <= row_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5h74:auto_generated.address_a[0]
address_a[1] => altsyncram_5h74:auto_generated.address_a[1]
address_a[2] => altsyncram_5h74:auto_generated.address_a[2]
address_a[3] => altsyncram_5h74:auto_generated.address_a[3]
address_a[4] => altsyncram_5h74:auto_generated.address_a[4]
address_a[5] => altsyncram_5h74:auto_generated.address_a[5]
address_a[6] => altsyncram_5h74:auto_generated.address_a[6]
address_a[7] => altsyncram_5h74:auto_generated.address_a[7]
address_a[8] => altsyncram_5h74:auto_generated.address_a[8]
address_a[9] => altsyncram_5h74:auto_generated.address_a[9]
address_a[10] => altsyncram_5h74:auto_generated.address_a[10]
address_a[11] => altsyncram_5h74:auto_generated.address_a[11]
address_a[12] => altsyncram_5h74:auto_generated.address_a[12]
address_a[13] => altsyncram_5h74:auto_generated.address_a[13]
address_a[14] => altsyncram_5h74:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5h74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5h74:auto_generated.q_a[0]
q_a[1] <= altsyncram_5h74:auto_generated.q_a[1]
q_a[2] <= altsyncram_5h74:auto_generated.q_a[2]
q_a[3] <= altsyncram_5h74:auto_generated.q_a[3]
q_a[4] <= altsyncram_5h74:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_kfb:mux2.result[0]
q_a[1] <= mux_kfb:mux2.result[1]
q_a[2] <= mux_kfb:mux2.result[2]
q_a[3] <= mux_kfb:mux2.result[3]
q_a[4] <= mux_kfb:mux2.result[4]


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|decode_01a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode72w[1].IN0
data[0] => w_anode86w[1].IN1
data[0] => w_anode95w[1].IN0
data[1] => w_anode104w[2].IN1
data[1] => w_anode72w[2].IN0
data[1] => w_anode86w[2].IN0
data[1] => w_anode95w[2].IN1
eq[0] <= w_anode72w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode86w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode95w[2].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|mux_kfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data1_wire[0].IN0
data[6] => data1_wire[1].IN0
data[7] => data1_wire[2].IN0
data[8] => data1_wire[3].IN0
data[9] => data1_wire[4].IN0
data[10] => data2_wire[0].IN0
data[11] => data2_wire[1].IN0
data[12] => data2_wire[2].IN0
data[13] => data2_wire[3].IN0
data[14] => data2_wire[4].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[4].IN0
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout
wren_a => altsyncram_nj24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nj24:auto_generated.data_a[0]
data_a[1] => altsyncram_nj24:auto_generated.data_a[1]
data_a[2] => altsyncram_nj24:auto_generated.data_a[2]
data_a[3] => altsyncram_nj24:auto_generated.data_a[3]
data_a[4] => altsyncram_nj24:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
address_a[0] => altsyncram_nj24:auto_generated.address_a[0]
address_a[1] => altsyncram_nj24:auto_generated.address_a[1]
address_a[2] => altsyncram_nj24:auto_generated.address_a[2]
address_a[3] => altsyncram_nj24:auto_generated.address_a[3]
address_a[4] => altsyncram_nj24:auto_generated.address_a[4]
address_a[5] => altsyncram_nj24:auto_generated.address_a[5]
address_a[6] => altsyncram_nj24:auto_generated.address_a[6]
address_a[7] => altsyncram_nj24:auto_generated.address_a[7]
address_a[8] => altsyncram_nj24:auto_generated.address_a[8]
address_a[9] => altsyncram_nj24:auto_generated.address_a[9]
address_b[0] => altsyncram_nj24:auto_generated.address_b[0]
address_b[1] => altsyncram_nj24:auto_generated.address_b[1]
address_b[2] => altsyncram_nj24:auto_generated.address_b[2]
address_b[3] => altsyncram_nj24:auto_generated.address_b[3]
address_b[4] => altsyncram_nj24:auto_generated.address_b[4]
address_b[5] => altsyncram_nj24:auto_generated.address_b[5]
address_b[6] => altsyncram_nj24:auto_generated.address_b[6]
address_b[7] => altsyncram_nj24:auto_generated.address_b[7]
address_b[8] => altsyncram_nj24:auto_generated.address_b[8]
address_b[9] => altsyncram_nj24:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nj24:auto_generated.clock0
clock1 => altsyncram_nj24:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_b[0] <= altsyncram_nj24:auto_generated.q_b[0]
q_b[1] <= altsyncram_nj24:auto_generated.q_b[1]
q_b[2] <= altsyncram_nj24:auto_generated.q_b[2]
q_b[3] <= altsyncram_nj24:auto_generated.q_b[3]
q_b[4] <= altsyncram_nj24:auto_generated.q_b[4]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0i74:auto_generated.address_a[0]
address_a[1] => altsyncram_0i74:auto_generated.address_a[1]
address_a[2] => altsyncram_0i74:auto_generated.address_a[2]
address_a[3] => altsyncram_0i74:auto_generated.address_a[3]
address_a[4] => altsyncram_0i74:auto_generated.address_a[4]
address_a[5] => altsyncram_0i74:auto_generated.address_a[5]
address_a[6] => altsyncram_0i74:auto_generated.address_a[6]
address_a[7] => altsyncram_0i74:auto_generated.address_a[7]
address_a[8] => altsyncram_0i74:auto_generated.address_a[8]
address_a[9] => altsyncram_0i74:auto_generated.address_a[9]
address_a[10] => altsyncram_0i74:auto_generated.address_a[10]
address_a[11] => altsyncram_0i74:auto_generated.address_a[11]
address_a[12] => altsyncram_0i74:auto_generated.address_a[12]
address_a[13] => altsyncram_0i74:auto_generated.address_a[13]
address_a[14] => altsyncram_0i74:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0i74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0i74:auto_generated.q_a[0]
q_a[1] <= altsyncram_0i74:auto_generated.q_a[1]
q_a[2] <= altsyncram_0i74:auto_generated.q_a[2]
q_a[3] <= altsyncram_0i74:auto_generated.q_a[3]
q_a[4] <= altsyncram_0i74:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_kfb:mux2.result[0]
q_a[1] <= mux_kfb:mux2.result[1]
q_a[2] <= mux_kfb:mux2.result[2]
q_a[3] <= mux_kfb:mux2.result[3]
q_a[4] <= mux_kfb:mux2.result[4]


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|decode_01a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode72w[1].IN0
data[0] => w_anode86w[1].IN1
data[0] => w_anode95w[1].IN0
data[1] => w_anode104w[2].IN1
data[1] => w_anode72w[2].IN0
data[1] => w_anode86w[2].IN0
data[1] => w_anode95w[2].IN1
eq[0] <= w_anode72w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode86w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode95w[2].DB_MAX_OUTPUT_PORT_TYPE


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|mux_kfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data1_wire[0].IN0
data[6] => data1_wire[1].IN0
data[7] => data1_wire[2].IN0
data[8] => data1_wire[3].IN0
data[9] => data1_wire[4].IN0
data[10] => data2_wire[0].IN0
data[11] => data2_wire[1].IN0
data[12] => data2_wire[2].IN0
data[13] => data2_wire[3].IN0
data[14] => data2_wire[4].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[4].IN0
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout
wren_a => altsyncram_ik24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ik24:auto_generated.data_a[0]
data_a[1] => altsyncram_ik24:auto_generated.data_a[1]
data_a[2] => altsyncram_ik24:auto_generated.data_a[2]
data_a[3] => altsyncram_ik24:auto_generated.data_a[3]
data_a[4] => altsyncram_ik24:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
address_a[0] => altsyncram_ik24:auto_generated.address_a[0]
address_a[1] => altsyncram_ik24:auto_generated.address_a[1]
address_a[2] => altsyncram_ik24:auto_generated.address_a[2]
address_a[3] => altsyncram_ik24:auto_generated.address_a[3]
address_a[4] => altsyncram_ik24:auto_generated.address_a[4]
address_a[5] => altsyncram_ik24:auto_generated.address_a[5]
address_a[6] => altsyncram_ik24:auto_generated.address_a[6]
address_a[7] => altsyncram_ik24:auto_generated.address_a[7]
address_a[8] => altsyncram_ik24:auto_generated.address_a[8]
address_a[9] => altsyncram_ik24:auto_generated.address_a[9]
address_b[0] => altsyncram_ik24:auto_generated.address_b[0]
address_b[1] => altsyncram_ik24:auto_generated.address_b[1]
address_b[2] => altsyncram_ik24:auto_generated.address_b[2]
address_b[3] => altsyncram_ik24:auto_generated.address_b[3]
address_b[4] => altsyncram_ik24:auto_generated.address_b[4]
address_b[5] => altsyncram_ik24:auto_generated.address_b[5]
address_b[6] => altsyncram_ik24:auto_generated.address_b[6]
address_b[7] => altsyncram_ik24:auto_generated.address_b[7]
address_b[8] => altsyncram_ik24:auto_generated.address_b[8]
address_b[9] => altsyncram_ik24:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ik24:auto_generated.clock0
clock1 => altsyncram_ik24:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_b[0] <= altsyncram_ik24:auto_generated.q_b[0]
q_b[1] <= altsyncram_ik24:auto_generated.q_b[1]
q_b[2] <= altsyncram_ik24:auto_generated.q_b[2]
q_b[3] <= altsyncram_ik24:auto_generated.q_b[3]
q_b[4] <= altsyncram_ik24:auto_generated.q_b[4]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TrainTop|TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0


|TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst16
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
DOUT[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|TrainTop|TrainSetSimulator:inst1|choo:inst19
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]


|TrainTop|TrainSetSimulator:inst1|choo:inst19|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <VCC>


|TrainTop|TrainSetSimulator:inst1|DIG_OUT:inst17
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
DOUT[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|TrainTop|TrainController:inst
reset => state~3.DATAIN
clock => state~1.DATAIN
sensor1 => Mux10.IN4
sensor1 => Mux11.IN4
sensor1 => Mux12.IN4
sensor1 => Mux13.IN4
sensor1 => Mux0.IN4
sensor1 => Mux1.IN4
sensor1 => Mux2.IN4
sensor1 => Mux15.IN4
sensor2 => Mux3.IN4
sensor2 => Mux4.IN4
sensor2 => Mux5.IN4
sensor2 => Mux6.IN4
sensor2 => Mux0.IN5
sensor2 => Mux1.IN5
sensor2 => Mux2.IN5
sensor2 => Mux15.IN5
sensor3 => Mux7.IN4
sensor3 => Mux8.IN4
sensor3 => Mux9.IN4
sensor3 => Mux14.IN4
sensor3 => Mux10.IN5
sensor3 => Mux11.IN5
sensor3 => Mux12.IN5
sensor3 => Mux13.IN5
sensor4 => Mux7.IN5
sensor4 => Mux8.IN5
sensor4 => Mux9.IN5
sensor4 => Mux14.IN5
sensor4 => Mux3.IN5
sensor4 => Mux4.IN5
sensor4 => Mux5.IN5
sensor4 => Mux6.IN5
sensor5 => ~NO_FANOUT~
sensor6 => ~NO_FANOUT~
switch1 <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
switch2 <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
switch3 <= <GND>
switch4 <= <GND>
dirA[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dirA[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dirB[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dirB[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE


