// Seed: 328947054
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire [1 : 1 'b0] id_4;
  assign id_2 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  wire  id_6
);
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd86
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : id_3] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
