
---------- Begin Simulation Statistics ----------
final_tick                               2541834120500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   218788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.17                       # Real time elapsed on the host
host_tick_rate                              616937584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193301                       # Number of instructions simulated
sim_ops                                       4193301                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011824                       # Number of seconds simulated
sim_ticks                                 11824275500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.669539                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75367                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803359                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52561                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226134                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64020                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26596                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193301                       # Number of instructions committed
system.cpu.committedOps                       4193301                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.636342                       # CPI: cycles per instruction
system.cpu.discardedOps                        189255                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606825                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450786                       # DTB hits
system.cpu.dtb.data_misses                       7670                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405452                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848456                       # DTB read hits
system.cpu.dtb.read_misses                       6882                       # DTB read misses
system.cpu.dtb.write_accesses                  201373                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602330                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18017                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371733                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027215                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658639                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16740214                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177420                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954889                       # ITB accesses
system.cpu.itb.fetch_acv                          540                       # ITB acv
system.cpu.itb.fetch_hits                      948170                       # ITB hits
system.cpu.itb.fetch_misses                      6719                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4175     69.15%     79.07% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.98% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6038                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14381                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2659     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5088                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10915754500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9041000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17628000      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886191500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11828615000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902219                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7991479000     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837136000     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23634878                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85402      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539880     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838745     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592271     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104675      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193301                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894664                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22674456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22674456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22674456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22674456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116279.261538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116279.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116279.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116279.261538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12910491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12910491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12910491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12910491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66207.646154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66207.646154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66207.646154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66207.646154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22324959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22324959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116275.828125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116275.828125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12710994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12710994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66203.093750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66203.093750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.278570                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539410123000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.278570                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204911                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204911                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128103                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34839                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86574                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34149                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40833                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052915                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156975     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157417                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820713538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375696500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462241000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34839                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34839                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471442331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377977661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849419992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471442331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471442331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188569355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188569355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188569355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471442331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377977661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037989347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406722                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121193                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2220                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5667                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011059500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760315750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.573014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.446632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.752600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34332     42.14%     42.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24390     29.93%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10054     12.34%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4591      5.63%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2342      2.87%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.83%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.12%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          569      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2797      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81478                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.677302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1278     17.46%     17.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5563     76.00%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.24%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6523     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      6.27%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.34%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11824270500                       # Total gap between requests
system.mem_ctrls.avgGap                      42513.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418361023.472431778908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375271364.406216681004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643790141.730036616325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515613000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244702750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290769802500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28881.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32143.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399229.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314581260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167177340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559154820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308658600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5168298870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188270400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639164810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.057749                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437479000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10992116500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267264480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142031670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487761960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312223860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108552610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238583040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7489441140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.395352                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    568212500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10861383000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11817075500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629157                       # number of overall hits
system.cpu.icache.overall_hits::total         1629157                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87165                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87165                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87165                       # number of overall misses
system.cpu.icache.overall_misses::total         87165                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5368094500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5368094500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5368094500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5368094500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716322                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050786                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050786                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050786                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050786                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61585.435668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61585.435668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61585.435668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61585.435668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86574                       # number of writebacks
system.cpu.icache.writebacks::total             86574                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87165                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87165                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87165                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87165                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280930500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280930500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050786                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050786                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050786                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050786                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60585.447140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60585.447140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60585.447140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60585.447140                       # average overall mshr miss latency
system.cpu.icache.replacements                  86574                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629157                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87165                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87165                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5368094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5368094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050786                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050786                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61585.435668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61585.435668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050786                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050786                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60585.447140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60585.447140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.070073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3519808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3519808                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311623                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311623                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311623                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311623                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105643                       # number of overall misses
system.cpu.dcache.overall_misses::total        105643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775203500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775203500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775203500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775203500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64133.009286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64133.009286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64133.009286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64133.009286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34663                       # number of writebacks
system.cpu.dcache.writebacks::total             34663                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392684000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392684000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048654                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63702.708974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63702.708974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63702.708974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63702.708974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299227000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299227000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67122.945150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67122.945150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66891.178606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66891.178606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61531.509444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61531.509444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59314.621455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59314.621455                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69956.983240                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69956.983240                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68956.983240                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68956.983240                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541834120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.451872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.030781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.451872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948951                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3213086734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   225506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.33                       # Real time elapsed on the host
host_tick_rate                              376829118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400347833                       # Number of instructions simulated
sim_ops                                     400347833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.668996                       # Number of seconds simulated
sim_ticks                                668996277000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.929902                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                59398089                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88746715                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             157675                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7271399                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76175980                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3941879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14974807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11032928                       # Number of indirect misses.
system.cpu.branchPred.lookups               109056040                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9678453                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       484213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   395412160                       # Number of instructions committed
system.cpu.committedOps                     395412160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.383415                       # CPI: cycles per instruction
system.cpu.discardedOps                      12630805                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108661332                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    112474423                       # DTB hits
system.cpu.dtb.data_misses                    1169263                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74197345                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     74509920                       # DTB read hits
system.cpu.dtb.read_misses                    1132989                       # DTB read misses
system.cpu.dtb.write_accesses                34463987                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    37964503                       # DTB write hits
system.cpu.dtb.write_misses                     36274                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              367000                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          291887548                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          85279368                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39486112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       626707968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295559                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               206441106                       # ITB accesses
system.cpu.itb.fetch_acv                          376                       # ITB acv
system.cpu.itb.fetch_hits                   206439362                       # ITB hits
system.cpu.itb.fetch_misses                      1744                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24196      6.90%      6.95% # number of callpals executed
system.cpu.kern.callpal::rdps                    1551      0.44%      7.39% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.39% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.39% # number of callpals executed
system.cpu.kern.callpal::rti                     3692      1.05%      8.45% # number of callpals executed
system.cpu.kern.callpal::callsys                  188      0.05%      8.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.50% # number of callpals executed
system.cpu.kern.callpal::rdunique              321080     91.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 350911                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1415920                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10363     36.20%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     685      2.39%     38.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17525     61.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28624                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10362     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      685      3.19%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10362     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21460                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             654961189000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                83641500      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               830740500      0.12%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12942265000      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         668817836000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.591270                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749721                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3603                      
system.cpu.kern.mode_good::user                  3603                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3880                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3603                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.928608                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962983                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51154066000      7.65%      7.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         617663642000     92.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1337843275                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30504278      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               238588261     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224297      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                234543      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44051      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14689      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               76784227     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37815413      9.56%     97.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45154      0.01%     97.18% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45174      0.01%     97.19% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11112073      2.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                395412160                       # Class of committed instruction
system.cpu.quiesceCycles                       149279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       711135307                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6598108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13196073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3619658371                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3619658371                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3619658371                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3619658371                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118034.904161                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118034.904161                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118034.904161                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118034.904161                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           184                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    20.444444                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2084612921                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2084612921                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2084612921                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2084612921                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67977.986076                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67977.986076                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67977.986076                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67977.986076                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8518467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8518467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115114.418919                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115114.418919                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4818467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4818467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65114.418919                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65114.418919                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3611139904                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3611139904                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118041.968619                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118041.968619                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2079794454                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2079794454                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.912853                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.912853                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6082261                       # Transaction distribution
system.membus.trans_dist::WriteReq               1619                       # Transaction distribution
system.membus.trans_dist::WriteResp              1619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1036349                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3748354                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1813259                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            486315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           486315                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3748355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2332702                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11245064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11245064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8456842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8462492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19768888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    479789376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    479789376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    244780736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    244789595                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               726536859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6600804                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004719                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6600657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6600804                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5225500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33611745078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15265930000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19475267250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      239894720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      180412288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          420307008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    239894720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     239894720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66326336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66326336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3748355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2818942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6567297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1036349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1036349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         358589021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269676072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628265093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    358589021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        358589021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99143057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99143057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99143057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        358589021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269676072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            727408150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4399764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2139847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2807371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151717250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       259984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       259984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14505149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4144886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6567297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4784663                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6567297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4784663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1620079                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                384899                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            170984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            253579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            148732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            362263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            496832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            192528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            190676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           607829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           300437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           426524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           467639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            363583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            283518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             87793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            618607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           467082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           295870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           275177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           128681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           449828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           552290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68656799750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24736090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161417137250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13877.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32627.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3119295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3088834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6567297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4784663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4752738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  188315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 245863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 266006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 262378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 278885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 261169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 260246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 260267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 260147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    426                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3138848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.581329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.312274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.408022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1196032     38.10%     38.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1220593     38.89%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       307030      9.78%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       161862      5.16%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106335      3.39%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36703      1.17%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25263      0.80%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16144      0.51%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68886      2.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3138848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       259984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.028944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.165066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15012      5.77%      5.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86439     33.25%     39.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         91855     35.33%     74.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37870     14.57%     88.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21568      8.30%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4537      1.75%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           947      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           519      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           337      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           230      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           173      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           139      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          123      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           73      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           52      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           38      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           54      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        259984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       259984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.923203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.874602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           164123     63.13%     63.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3433      1.32%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57409     22.08%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20413      7.85%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13315      5.12%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              880      0.34%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              189      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              116      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        259984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              316621952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               103685056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               281584768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               420307008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            306218432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       473.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       420.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  668996250000                       # Total gap between requests
system.mem_ctrls.avgGap                      58932.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    136950208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    179671744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    281584768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 204709970.306755542755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 268569123.890655100346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 420906330.395019531250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3748355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2818942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4784663                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68120270750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  93296866500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16175624027250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18173.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33096.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3380723.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11961592020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6357714165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19231697100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12195491220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52809868800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289005311340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13522507680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       405084182325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.510369                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32630291500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22339200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 614028949500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10449961200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5554263330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16091732160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10771449120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52809868800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285774670470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16243291200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       397695236280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.465545                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39715250500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22339200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 606944625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32211                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8859                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967339                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1910000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4029000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159793371                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1539500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1584500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              142500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    671173414000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    205858455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        205858455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    205858455                       # number of overall hits
system.cpu.icache.overall_hits::total       205858455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3748354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3748354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3748354                       # number of overall misses
system.cpu.icache.overall_misses::total       3748354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 177386254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177386254000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 177386254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177386254000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    209606809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    209606809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    209606809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    209606809                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017883                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017883                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017883                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017883                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47323.773048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47323.773048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47323.773048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47323.773048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3748354                       # number of writebacks
system.cpu.icache.writebacks::total           3748354                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3748354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3748354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3748354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3748354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 173637899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 173637899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 173637899000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 173637899000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017883                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017883                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017883                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017883                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46323.772781                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46323.772781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46323.772781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46323.772781                       # average overall mshr miss latency
system.cpu.icache.replacements                3748354                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    205858455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       205858455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3748354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3748354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 177386254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177386254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    209606809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    209606809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47323.773048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47323.773048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3748354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3748354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 173637899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 173637899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46323.772781                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46323.772781                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           209636134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3748866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.919879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         422961973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        422961973                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    105531492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        105531492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    105531492                       # number of overall hits
system.cpu.dcache.overall_hits::total       105531492                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3204622                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3204622                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3204622                       # number of overall misses
system.cpu.dcache.overall_misses::total       3204622                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 210039693500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 210039693500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 210039693500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 210039693500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108736114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108736114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108736114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108736114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65542.735930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65542.735930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65542.735930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65542.735930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1005757                       # number of writebacks
system.cpu.dcache.writebacks::total           1005757                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       393895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       393895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       393895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       393895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2810727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2810727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2810727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2810727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 182744283500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 182744283500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 182744283500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 182744283500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025849                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65016.731792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65016.731792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65016.731792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65016.731792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85467.245042                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85467.245042                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2818942                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70194190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70194190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2330346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2330346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 156140258500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156140258500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     72524536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72524536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67003.036674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67003.036674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2324509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2324509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 153393611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153393611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65989.682767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65989.682767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200298.340249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200298.340249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35337302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35337302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       874276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       874276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53899435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53899435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36211578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36211578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61650.365560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61650.365560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       388058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       388058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       486218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       486218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1619                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1619                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29350672000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29350672000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60365.251801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60365.251801                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1619240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1619240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    618646500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    618646500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1627472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1627472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005058                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75151.421283                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75151.421283                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    610414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    610414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74151.421283                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74151.421283                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1627177                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1627177                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1627177                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1627177                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 671252614000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111620504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2819966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.582216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226800468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226800468                       # Number of data accesses

---------- End Simulation Statistics   ----------
