// Seed: 1343139863
module module_0 (
    input tri id_0,
    input uwire id_1
    , id_9,
    input tri0 id_2,
    output wor id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7
);
  logic id_10;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_1
  );
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input wire id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign module_0.id_2 = 0;
endmodule
