Classic Timing Analyzer report for counter_even
Thu Mar 15 11:54:56 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.435 ns                                       ; state.e3 ; y[4]     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e6 ; state.e7 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e6 ; state.e7 ; clk        ; clk      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e1 ; state.e2 ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e3 ; state.e4 ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e4 ; state.e5 ; clk        ; clk      ; None                        ; None                      ; 0.691 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e2 ; state.e3 ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e0 ; state.e1 ; clk        ; clk      ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e5 ; state.e6 ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e8 ; state.e0 ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.e7 ; state.e8 ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 8.435 ns   ; state.e3 ; y[5] ; clk        ;
; N/A   ; None         ; 8.435 ns   ; state.e3 ; y[4] ; clk        ;
; N/A   ; None         ; 8.215 ns   ; state.e4 ; y[5] ; clk        ;
; N/A   ; None         ; 8.215 ns   ; state.e4 ; y[4] ; clk        ;
; N/A   ; None         ; 7.933 ns   ; state.e6 ; y[5] ; clk        ;
; N/A   ; None         ; 7.933 ns   ; state.e6 ; y[4] ; clk        ;
; N/A   ; None         ; 7.836 ns   ; state.e3 ; y[3] ; clk        ;
; N/A   ; None         ; 7.795 ns   ; state.e5 ; y[5] ; clk        ;
; N/A   ; None         ; 7.795 ns   ; state.e5 ; y[4] ; clk        ;
; N/A   ; None         ; 7.616 ns   ; state.e4 ; y[3] ; clk        ;
; N/A   ; None         ; 7.589 ns   ; state.e1 ; y[5] ; clk        ;
; N/A   ; None         ; 7.589 ns   ; state.e1 ; y[4] ; clk        ;
; N/A   ; None         ; 7.334 ns   ; state.e6 ; y[3] ; clk        ;
; N/A   ; None         ; 7.196 ns   ; state.e5 ; y[3] ; clk        ;
; N/A   ; None         ; 7.173 ns   ; state.e2 ; y[5] ; clk        ;
; N/A   ; None         ; 7.173 ns   ; state.e2 ; y[4] ; clk        ;
; N/A   ; None         ; 7.164 ns   ; state.e1 ; y[2] ; clk        ;
; N/A   ; None         ; 7.074 ns   ; state.e0 ; y[5] ; clk        ;
; N/A   ; None         ; 7.074 ns   ; state.e0 ; y[4] ; clk        ;
; N/A   ; None         ; 7.011 ns   ; state.e1 ; y[1] ; clk        ;
; N/A   ; None         ; 6.986 ns   ; state.e1 ; y[3] ; clk        ;
; N/A   ; None         ; 6.783 ns   ; state.e3 ; y[1] ; clk        ;
; N/A   ; None         ; 6.762 ns   ; state.e6 ; y[2] ; clk        ;
; N/A   ; None         ; 6.639 ns   ; state.e2 ; y[3] ; clk        ;
; N/A   ; None         ; 6.510 ns   ; state.e0 ; y[3] ; clk        ;
; N/A   ; None         ; 6.498 ns   ; state.e5 ; y[1] ; clk        ;
; N/A   ; None         ; 6.489 ns   ; state.e5 ; y[2] ; clk        ;
; N/A   ; None         ; 6.356 ns   ; state.e7 ; y[1] ; clk        ;
; N/A   ; None         ; 6.345 ns   ; state.e2 ; y[2] ; clk        ;
+-------+--------------+------------+----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 15 11:54:56 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_even -c counter_even --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "state.e6" and destination register "state.e7"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.870 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 3; REG Node = 'state.e6'
            Info: 2: + IC(0.504 ns) + CELL(0.366 ns) = 0.870 ns; Loc. = LCFF_X1_Y32_N31; Fanout = 2; REG Node = 'state.e7'
            Info: Total cell delay = 0.366 ns ( 42.07 % )
            Info: Total interconnect delay = 0.504 ns ( 57.93 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N31; Fanout = 2; REG Node = 'state.e7'
                Info: Total cell delay = 1.536 ns ( 57.53 % )
                Info: Total interconnect delay = 1.134 ns ( 42.47 % )
            Info: - Longest clock path from clock "clk" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 3; REG Node = 'state.e6'
                Info: Total cell delay = 1.536 ns ( 57.53 % )
                Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "y[5]" through register "state.e3" is 8.435 ns
    Info: + Longest clock path from clock "clk" to source register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N9; Fanout = 3; REG Node = 'state.e3'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.515 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y32_N9; Fanout = 3; REG Node = 'state.e3'
        Info: 2: + IC(0.525 ns) + CELL(0.438 ns) = 0.963 ns; Loc. = LCCOMB_X1_Y32_N10; Fanout = 2; COMB Node = 'y[4]~11'
        Info: 3: + IC(0.444 ns) + CELL(0.420 ns) = 1.827 ns; Loc. = LCCOMB_X1_Y32_N18; Fanout = 2; COMB Node = 'y[4]~13'
        Info: 4: + IC(0.870 ns) + CELL(2.818 ns) = 5.515 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'y[5]'
        Info: Total cell delay = 3.676 ns ( 66.65 % )
        Info: Total interconnect delay = 1.839 ns ( 33.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Thu Mar 15 11:54:56 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


