$date
  Thu Jan 13 16:32:54 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 32 ! alu_input_1[31:0] $end
$var reg 32 " alu_input_2[31:0] $end
$var reg 3 # alu_control_in[2:0] $end
$var reg 1 $ alu_zero $end
$var reg 32 % alu_result[31:0] $end
$var reg 1 & clk $end
$scope module uut $end
$var reg 32 ' a[31:0] $end
$var reg 32 ( b[31:0] $end
$var reg 3 ) alucontrol[2:0] $end
$var reg 32 * result[31:0] $end
$var reg 1 + zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
b000 #
1$
b00000000000000000000000000000000 %
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b000 )
b00000000000000000000000000000000 *
1+
#5000000
1&
#10000000
#110000000
#210000000
b00000000000100000000000000000001 !
b00000000000000000000000000000001 "
0$
b00000000000000000000000000000001 %
b00000000000100000000000000000001 '
b00000000000000000000000000000001 (
b00000000000000000000000000000001 *
0+
#310000000
b001 #
b00000000000100000000000000000001 %
b001 )
b00000000000100000000000000000001 *
#410000000
b010 #
b00000000000100000000000000000010 %
b010 )
b00000000000100000000000000000010 *
#510000000
b110 #
b00000000000100000000000000000000 %
b110 )
b00000000000100000000000000000000 *
#610000000
b111 #
1$
b00000000000000000000000000000000 %
b111 )
b00000000000000000000000000000000 *
1+
#710000000
b00000000000100000000000000010000 "
0$
b00000000000000000000000000000001 %
b00000000000100000000000000010000 (
b00000000000000000000000000000001 *
0+
#810000000
b101 #
b101 )
#910000000
