<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='811' type='bool llvm::TargetRegisterInfo::getRegAllocationHints(llvm::Register VirtReg, ArrayRef&lt;llvm::MCPhysReg&gt; Order, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM = nullptr, const llvm::LiveRegMatrix * Matrix = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='796'>/// Get a list of &apos;hint&apos; registers that the register allocator should try
  /// first when allocating a physical register for the virtual register
  /// VirtReg. These registers are effectively moved to the front of the
  /// allocation order. If true is returned, regalloc will try to only use
  /// hints to the greatest extent possible even if it means spilling.
  ///
  /// The Order argument is the allocation order for VirtReg&apos;s register class
  /// as returned from RegisterClassInfo::getOrder(). The hint registers must
  /// come from Order, and they must not be reserved.
  ///
  /// The default implementation of this function will only add target
  /// independent register allocation hints. Targets that override this
  /// function should typically call this default implementation as well and
  /// expect to see generic copy hints added.</doc>
<use f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='37' u='c' c='_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='403' ll='444' type='bool llvm::TargetRegisterInfo::getRegAllocationHints(llvm::Register VirtReg, ArrayRef&lt;llvm::MCPhysReg&gt; Order, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM = nullptr, const llvm::LiveRegMatrix * Matrix = nullptr) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='402'>// Compute target-independent register allocator hints to help eliminate copies.</doc>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='318' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='334' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='339' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='76' c='_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='84' u='c' c='_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='885' c='_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='893' u='c' c='_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
