/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [22:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_1z[1]);
  assign celloutsig_0_0z = ~(in_data[45] | in_data[27]);
  assign celloutsig_0_32z = ~((celloutsig_0_2z | celloutsig_0_19z) & celloutsig_0_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_4z[3]) & celloutsig_0_4z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[94]);
  assign celloutsig_1_19z = ~((celloutsig_1_5z | celloutsig_1_4z) & (celloutsig_1_13z | celloutsig_1_5z));
  assign celloutsig_0_20z = ~((celloutsig_0_19z | celloutsig_0_17z) & (celloutsig_0_0z | celloutsig_0_18z[2]));
  assign celloutsig_0_24z = ~((in_data[14] | celloutsig_0_17z) & (celloutsig_0_2z | celloutsig_0_22z));
  assign celloutsig_1_4z = celloutsig_1_0z | ~(in_data[143]);
  assign celloutsig_1_8z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_16z = celloutsig_0_13z | ~(celloutsig_0_13z);
  assign celloutsig_1_10z = celloutsig_1_7z[0] ^ celloutsig_1_5z;
  assign celloutsig_1_16z = celloutsig_1_10z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_7z[6] ^ celloutsig_1_16z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[31];
  assign celloutsig_0_15z = ~(celloutsig_0_13z ^ celloutsig_0_4z[5]);
  assign celloutsig_0_33z = celloutsig_0_18z[13:11] + celloutsig_0_27z[15:13];
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } + { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_13z = celloutsig_0_10z == celloutsig_0_8z[7:3];
  assign celloutsig_0_21z = { celloutsig_0_9z[3:2], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z } == { celloutsig_0_8z[6:0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_22z = { in_data[39:21], celloutsig_0_7z, celloutsig_0_12z } == { celloutsig_0_4z[4:0], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_1_13z = { in_data[148:144], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z } <= { in_data[130:113], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_5z = ! { in_data[175:167], celloutsig_1_1z };
  assign celloutsig_1_6z = ! { in_data[142:134], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_12z = ! { celloutsig_0_4z[5:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_17z = ! celloutsig_0_4z[5:1];
  assign celloutsig_1_0z = in_data[183:177] || in_data[139:133];
  assign celloutsig_0_14z = { celloutsig_0_8z[2:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z } < { celloutsig_0_4z[1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_6z & ~(celloutsig_1_4z);
  assign celloutsig_0_27z = { celloutsig_0_8z[6:0], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_2z } * { in_data[29:11], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[103:100] | in_data[174:171];
  assign celloutsig_1_7z = in_data[162:156] | { celloutsig_1_1z[3:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_1z } | { celloutsig_0_4z[5:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_1z[0] & celloutsig_1_1z[1];
  assign celloutsig_0_11z = celloutsig_0_1z & celloutsig_0_6z;
  assign celloutsig_0_1z = in_data[43] & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_10z[3] & celloutsig_0_17z;
  assign celloutsig_0_10z = celloutsig_0_4z[4:0] >> { celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_18z = { in_data[67:62], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_4z } >> { in_data[31:24], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[63:59], celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_9z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_9z = in_data[10:7];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
