{"universal_configs": {"stage_dynamic_config": [["synth-verilog.tcl", "synth-files/synth.tcl"], ["synth-verilog.tmpdir", "/scratch/cmk265/learning/my-tmp"], ["synth-verilog.constraints", "synth-files/device.xdc"], ["calyx.flags", "-x cell-share:bounds=1,-1,-1"]]}, "inputs": [{"name": "no_limit", "paths": ["benchmarks/polybench-scf/*.futil"], "config": {"source": "calyx"}}], "results_folder": "paper-results/heuristics/none.json"}