{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "full_adder": {
      "attributes": {
        "src": "../design.v:19"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "sum": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "cout": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$abc$59$auto$blifparse.cc:371:parse_blif$60": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 7 ]
          }
        },
        "$abc$59$auto$blifparse.cc:371:parse_blif$61": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 4 ],
            "Y": [ 5 ]
          }
        },
        "$abc$59$auto$blifparse.cc:371:parse_blif$62": {
          "hide_name": 1,
          "type": "$_OAI3_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "C": [ 3 ],
            "Y": [ 8 ]
          }
        },
        "$abc$59$auto$blifparse.cc:371:parse_blif$63": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$abc$59$auto$blifparse.cc:371:parse_blif$64": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 8 ],
            "Y": [ 6 ]
          }
        }
      },
      "netnames": {
        "$abc$59$new_n6_": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$59$new_n8_": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$59$new_n9_": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../design.v:19"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../design.v:19"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../design.v:19"
          }
        },
        "cout": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../design.v:20"
          }
        },
        "sum": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../design.v:20"
          }
        }
      }
    },
    "ripple_carry_adder": {
      "attributes": {
        "top": 1,
        "src": "../design.v:1"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "c_in": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "sum": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14 ]
        },
        "c_out": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "FA0": {
          "hide_name": 0,
          "type": "full_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "../design.v:8"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 2 ],
            "b": [ 6 ],
            "c": [ 10 ],
            "cout": [ 16 ],
            "sum": [ 11 ]
          }
        },
        "FA1": {
          "hide_name": 0,
          "type": "full_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "../design.v:10"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 3 ],
            "b": [ 7 ],
            "c": [ 16 ],
            "cout": [ 17 ],
            "sum": [ 12 ]
          }
        },
        "FA2": {
          "hide_name": 0,
          "type": "full_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "../design.v:12"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 4 ],
            "b": [ 8 ],
            "c": [ 17 ],
            "cout": [ 18 ],
            "sum": [ 13 ]
          }
        },
        "FA3": {
          "hide_name": 0,
          "type": "full_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "../design.v:14"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 5 ],
            "b": [ 9 ],
            "c": [ 18 ],
            "cout": [ 15 ],
            "sum": [ 14 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "../design.v:2"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "../design.v:2"
          }
        },
        "c_in": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "../design.v:3"
          }
        },
        "c_out": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "../design.v:5"
          }
        },
        "carry": {
          "hide_name": 0,
          "bits": [ 16, 17, 18 ],
          "attributes": {
            "src": "../design.v:6"
          }
        },
        "sum": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "src": "../design.v:4"
          }
        }
      }
    }
  }
}
