Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 31 13:43:43 2022
| Host         : HUAWEI-Su running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_top_nodelay_timing_summary_routed.rpt -pb basys3_top_nodelay_timing_summary_routed.pb -rpx basys3_top_nodelay_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top_nodelay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/dataW_out_reg[regwrite]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra2][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra2][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra2][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra2][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra2][4]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[ctl][memread]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[ctl][regwrite]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][12]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][13]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][14]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/fetch_decode/dataF_out_reg[instruction][6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward1/dataForward_reg[dst][0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward1/dataForward_reg[dst][1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward1/dataForward_reg[dst][2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward1/dataForward_reg[dst][3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward1/dataForward_reg[dst][4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward2/dataForward_reg[dst][0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward2/dataForward_reg[dst][1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward2/dataForward_reg[dst][2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward2/dataForward_reg[dst][3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward2/dataForward_reg[dst][4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward3/dataForward_reg[dst][0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward3/dataForward_reg[dst][1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward3/dataForward_reg[dst][2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward3/dataForward_reg[dst][3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/forward3/dataForward_reg[dst][4]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/dataM_out_reg[regwrite]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 495 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.449        0.000                      0                39534        0.037        0.000                      0                39534        3.000        0.000                       0                 19627  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
soc_top_inst/clk_wiz_0/inst/sys_clk  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                 {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_wiz_0                  {0.000 20.000}     40.000          25.000          
sys_clk_pin                          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soc_top_inst/clk_wiz_0/inst/sys_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                   7.845        0.000                       0                     3  
  cpu_clk_clk_wiz_0                       21.334        0.000                      0                39259        0.037        0.000                      0                39259       19.500        0.000                       0                 19467  
sys_clk_pin                                4.449        0.000                      0                  275        0.258        0.000                      0                  275        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soc_top_inst/clk_wiz_0/inst/sys_clk
  To Clock:  soc_top_inst/clk_wiz_0/inst/sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_top_inst/clk_wiz_0/inst/sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_top_inst/clk_wiz_0/inst/sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    soc_top_inst/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.367ns  (logic 6.159ns (33.532%)  route 12.208ns (66.468%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.108 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[0]
                         net (fo=25, routed)          1.826    19.934    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_342
    SLICE_X58Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.518    41.518    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X58Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__15/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)       -0.233    41.268    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__15
  -------------------------------------------------------------------
                         required time                         41.268    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.337ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.365ns  (logic 6.159ns (33.537%)  route 12.206ns (66.463%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.108 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[0]
                         net (fo=25, routed)          1.823    19.931    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_342
    SLICE_X59Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.518    41.518    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X59Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__11/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.233    41.268    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__11
  -------------------------------------------------------------------
                         required time                         41.268    
                         arrival time                         -19.931    
  -------------------------------------------------------------------
                         slack                                 21.337    

Slack (MET) :             21.479ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[7]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 6.180ns (33.986%)  route 12.004ns (66.014%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.129 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[2]
                         net (fo=15, routed)          1.621    19.750    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_340
    SLICE_X54Y43         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[7]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.452    41.452    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X54Y43         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[7]_rep__6/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.098    41.435    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)       -0.206    41.229    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[7]_rep__6
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                         -19.750    
  -------------------------------------------------------------------
                         slack                                 21.479    

Slack (MET) :             21.490ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.144ns  (logic 6.159ns (33.945%)  route 11.985ns (66.055%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.108 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[0]
                         net (fo=25, routed)          1.602    19.711    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_342
    SLICE_X55Y41         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.451    41.451    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X55Y41         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__16/C
                         clock pessimism              0.080    41.531    
                         clock uncertainty           -0.098    41.434    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)       -0.233    41.201    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__16
  -------------------------------------------------------------------
                         required time                         41.201    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                 21.490    

Slack (MET) :             21.497ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.161ns  (logic 6.272ns (34.536%)  route 11.889ns (65.464%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.221 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[1]
                         net (fo=15, routed)          1.506    19.727    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_341
    SLICE_X52Y37         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.448    41.448    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X52Y37         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__4/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X52Y37         FDRE (Setup_fdre_C_D)       -0.207    41.224    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__4
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -19.727    
  -------------------------------------------------------------------
                         slack                                 21.497    

Slack (MET) :             21.524ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.107ns  (logic 6.159ns (34.015%)  route 11.948ns (65.985%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.108 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[0]
                         net (fo=25, routed)          1.565    19.673    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_342
    SLICE_X49Y37         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.447    41.447    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X49Y37         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__17/C
                         clock pessimism              0.080    41.527    
                         clock uncertainty           -0.098    41.430    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)       -0.233    41.197    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__17
  -------------------------------------------------------------------
                         required time                         41.197    
                         arrival time                         -19.673    
  -------------------------------------------------------------------
                         slack                                 21.524    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 6.159ns (33.974%)  route 11.970ns (66.026%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.108 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[0]
                         net (fo=25, routed)          1.587    19.695    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_342
    SLICE_X56Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.453    41.453    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X56Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__13/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.098    41.436    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)       -0.203    41.233    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[5]_rep__13
  -------------------------------------------------------------------
                         required time                         41.233    
                         arrival time                         -19.695    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.556ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.142ns  (logic 6.272ns (34.572%)  route 11.870ns (65.428%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.221 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[1]
                         net (fo=15, routed)          1.487    19.708    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_341
    SLICE_X59Y46         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.518    41.518    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X59Y46         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__6/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)       -0.237    41.264    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__6
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 21.556    

Slack (MET) :             21.582ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.050ns  (logic 6.272ns (34.747%)  route 11.778ns (65.253%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.221 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/O[1]
                         net (fo=15, routed)          1.396    19.617    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_341
    SLICE_X57Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.453    41.453    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X57Y45         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__5/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.098    41.436    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)       -0.237    41.199    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[6]_rep__5
  -------------------------------------------------------------------
                         required time                         41.199    
                         arrival time                         -19.617    
  -------------------------------------------------------------------
                         slack                                 21.582    

Slack (MET) :             21.584ns  (required time - arrival time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_clk_wiz_0 rise@40.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 7.854ns (43.066%)  route 10.383ns (56.934%))
  Logic Levels:           42  (CARRY4=31 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     1.575    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.566     1.566    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/cpu_clk
    SLICE_X39Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][1]/Q
                         net (fo=6, routed)           1.288     3.273    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ra1][4]_1[1]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.600 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10/O
                         net (fo=1, routed)           0.659     4.260    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_10_n_4
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.326     4.586 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/hazardOut_reg[srca_forward][63]_i_4/O
                         net (fo=65, routed)          0.702     5.288    soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  soc_top_inst/mycpu_top_nodelay/core_inst/forward3/n_1_11457_BUFG_inst_i_1/O
                         net (fo=129, routed)         1.215     6.627    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][0]_1
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.751 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/c0_carry_i_9/O
                         net (fo=130, routed)         1.577     8.328    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/execute/srca1__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.452    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][4]_i_2_1[1]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.002 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.002    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__0_n_4
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.116 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.116    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__1_n_4
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.230    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__2_n_4
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.344    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__3_n_4
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__4_n_4
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.572    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__5_n_4
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__6_n_4
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.800    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__7_n_4
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.914    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__8_n_4
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    10.028    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__9_n_4
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000    10.142    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__10_n_4
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000    10.256    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__11_n_4
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12/O[1]
                         net (fo=1, routed)           0.480    11.071    soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/c0_inferred__0/i__carry__12_n_10
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.303    11.374 f  soc_top_inst/mycpu_top_nodelay/core_inst/execute/alu/dataE_out[result][53]_i_2/O
                         net (fo=1, routed)           0.780    12.154    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out_reg[result][53]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.278 f  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE_out[result][53]_i_1/O
                         net (fo=2, routed)           0.728    13.006    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/D[53]
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.124    13.130 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataE[ctl][jump]1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.130    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4_0[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.680 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.680    soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__3_n_4
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.837 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute/dataE[ctl][jump]1_carry__4/CO[1]
                         net (fo=1, routed)           0.886    14.724    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/CO[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.329    15.053 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/dataF_out[instruction][31]_i_5/O
                         net (fo=68, routed)          0.706    15.759    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/jump
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.883 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8/O
                         net (fo=64, routed)          0.745    16.628    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_8_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2/O
                         net (fo=1, routed)           0.615    17.366    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc[1]_i_2_n_4
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.873 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.873    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[1]_i_1_n_4
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.987 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.987    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[5]_i_1_n_4
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.101 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.101    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[9]_i_1_n_4
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.215 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.215    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[13]_i_1_n_4
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.329 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.329    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[17]_i_1_n_4
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.443 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.443    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[21]_i_1_n_4
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.557 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.557    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[25]_i_1_n_4
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.671 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[29]_i_1_n_4
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.785 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.785    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[33]_i_1_n_4
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.899 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.899    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[37]_i_1_n_4
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.013 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.013    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[41]_i_1_n_4
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.127 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.127    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[45]_i_1_n_4
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.241 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.241    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[49]_i_1_n_4
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.355 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.355    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[53]_i_1_n_4
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.469 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.469    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[57]_i_1_n_4
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.803 r  soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute/pc_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.803    soc_top_inst/mycpu_top_nodelay/core_inst/decode_execute_n_396
    SLICE_X43Y72         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    41.457    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       1.423    41.423    soc_top_inst/mycpu_top_nodelay/core_inst/cpu_clk
    SLICE_X43Y72         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[62]/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.098    41.325    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.062    41.387    soc_top_inst/mycpu_top_nodelay/core_inst/pc_reg[62]
  -------------------------------------------------------------------
                         required time                         41.387    
                         arrival time                         -19.803    
  -------------------------------------------------------------------
                         slack                                 21.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][41]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[37].ram_reg[37][41]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.643     0.643    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X36Y102        FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][41]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][41]_rep__1/Q
                         net (fo=64, routed)          0.223     1.007    soc_top_inst/dist_ram_wrapper_inst/genblk1[1].ram_reg[1][63]_0[41]
    SLICE_X34Y103        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[37].ram_reg[37][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.916     0.916    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X34Y103        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[37].ram_reg[37][41]/C
                         clock pessimism             -0.009     0.907    
    SLICE_X34Y103        FDSE (Hold_fdse_C_D)         0.063     0.970    soc_top_inst/dist_ram_wrapper_inst/genblk1[37].ram_reg[37][41]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][35]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.989%)  route 0.240ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.643     0.643    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X36Y101        FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/Q
                         net (fo=64, routed)          0.240     1.024    soc_top_inst/dist_ram_wrapper_inst/genblk1[64].ram_reg[64][63]_0[35]
    SLICE_X32Y101        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.917     0.917    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X32Y101        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][35]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X32Y101        FDSE (Hold_fdse_C_D)         0.070     0.978    soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][35]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[93].ram_reg[93][35]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.904%)  route 0.241ns (63.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.643     0.643    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X36Y101        FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][35]_rep__0/Q
                         net (fo=64, routed)          0.241     1.025    soc_top_inst/dist_ram_wrapper_inst/genblk1[64].ram_reg[64][63]_0[35]
    SLICE_X31Y101        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[93].ram_reg[93][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.917     0.917    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X31Y101        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[93].ram_reg[93][35]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X31Y101        FDSE (Hold_fdse_C_D)         0.070     0.978    soc_top_inst/dist_ram_wrapper_inst/genblk1[93].ram_reg[93][35]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[30].ram_reg[30][3]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.039%)  route 0.250ns (63.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.562     0.562    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X29Y50         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][3]_rep__1/Q
                         net (fo=64, routed)          0.250     0.953    soc_top_inst/dist_ram_wrapper_inst/genblk1[1].ram_reg[1][63]_0[3]
    SLICE_X28Y44         FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[30].ram_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.833     0.833    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X28Y44         FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[30].ram_reg[30][3]/C
                         clock pessimism              0.000     0.833    
    SLICE_X28Y44         FDSE (Hold_fdse_C_D)         0.070     0.903    soc_top_inst/dist_ram_wrapper_inst/genblk1[30].ram_reg[30][3]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[115].ram_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.654%)  route 0.254ns (64.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.562     0.562    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X29Y50         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/Q
                         net (fo=64, routed)          0.254     0.957    soc_top_inst/dist_ram_wrapper_inst/genblk1[64].ram_reg[64][63]_0[4]
    SLICE_X15Y48         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[115].ram_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.837     0.837    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X15Y48         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[115].ram_reg[115][4]/C
                         clock pessimism              0.000     0.837    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.070     0.907    soc_top_inst/dist_ram_wrapper_inst/genblk1[115].ram_reg[115][4]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[114].ram_reg[114][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.654%)  route 0.254ns (64.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.562     0.562    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X29Y50         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep__0/Q
                         net (fo=64, routed)          0.254     0.957    soc_top_inst/dist_ram_wrapper_inst/genblk1[64].ram_reg[64][63]_0[4]
    SLICE_X14Y48         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[114].ram_reg[114][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.837     0.837    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X14Y48         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[114].ram_reg[114][4]/C
                         clock pessimism              0.000     0.837    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.063     0.900    soc_top_inst/dist_ram_wrapper_inst/genblk1[114].ram_reg[114][4]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[ctl][dst][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/dataM_out_reg[dst][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.227%)  route 0.234ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.561     0.561    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X38Y55         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[ctl][dst][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[ctl][dst][1]/Q
                         net (fo=4, routed)           0.234     0.959    soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/D[1]
    SLICE_X32Y56         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/dataM_out_reg[dst][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.829     0.829    soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/cpu_clk
    SLICE_X32Y56         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/dataM_out_reg[dst][1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.075     0.899    soc_top_inst/mycpu_top_nodelay/core_inst/memory_writeback/dataM_out_reg[dst][1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][63]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[53].ram_reg[53][63]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.899%)  route 0.263ns (65.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.642     0.642    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X36Y103        FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][63]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][63]_rep__1/Q
                         net (fo=64, routed)          0.263     1.046    soc_top_inst/dist_ram_wrapper_inst/genblk1[1].ram_reg[1][63]_0[63]
    SLICE_X31Y106        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[53].ram_reg[53][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.916     0.916    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X31Y106        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[53].ram_reg[53][63]/C
                         clock pessimism             -0.009     0.907    
    SLICE_X31Y106        FDSE (Hold_fdse_C_D)         0.075     0.982    soc_top_inst/dist_ram_wrapper_inst/genblk1[53].ram_reg[53][63]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][47]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][47]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.942%)  route 0.263ns (65.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.637     0.637    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X40Y117        FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][47]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][47]_rep__0/Q
                         net (fo=64, routed)          0.263     1.041    soc_top_inst/dist_ram_wrapper_inst/genblk1[64].ram_reg[64][63]_0[47]
    SLICE_X35Y116        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.909     0.909    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X35Y116        FDSE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][47]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X35Y116        FDSE (Hold_fdse_C_D)         0.070     0.970    soc_top_inst/dist_ram_wrapper_inst/genblk1[88].ram_reg[88][47]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_top_inst/dist_ram_wrapper_inst/genblk1[129].ram_reg[129][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     0.549    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.564     0.564    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/cpu_clk
    SLICE_X28Y49         FDRE                                         r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/dataE_out_reg[memdata][4]_rep/Q
                         net (fo=64, routed)          0.270     0.974    soc_top_inst/dist_ram_wrapper_inst/D[4]
    SLICE_X28Y53         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[129].ram_reg[129][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     0.817    soc_top_inst/clk_wiz_0/inst/sys_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    soc_top_inst/clk_wiz_0/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  soc_top_inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19465, routed)       0.831     0.831    soc_top_inst/dist_ram_wrapper_inst/cpu_clk
    SLICE_X28Y53         FDRE                                         r  soc_top_inst/dist_ram_wrapper_inst/genblk1[129].ram_reg[129][4]/C
                         clock pessimism              0.000     0.831    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.070     0.900    soc_top_inst/dist_ram_wrapper_inst/genblk1[129].ram_reg[129][4]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    soc_top_inst/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y15     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][15]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X46Y21     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y13     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][17]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X62Y34     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][18]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y15     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][19]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X46Y21     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y13     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][20]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y12     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X62Y34     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y40     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][22]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][25]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y77      soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y128    soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][54]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X54Y128    soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][58]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X47Y39     soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X47Y39     soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X49Y1      soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X46Y21     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X46Y21     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X34Y31     soc_top_inst/dist_ram_wrapper_inst/genblk1[106].ram_reg[106][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y76      soc_top_inst/dist_ram_wrapper_inst/genblk1[133].ram_reg[133][52]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y138    soc_top_inst/dist_ram_wrapper_inst/genblk1[161].ram_reg[161][40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y115    soc_top_inst/dist_ram_wrapper_inst/genblk1[216].ram_reg[216][54]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X29Y85     soc_top_inst/dist_ram_wrapper_inst/genblk1[244].ram_reg[244][32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y135    soc_top_inst/dist_ram_wrapper_inst/genblk1[244].ram_reg[244][40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y77     soc_top_inst/mycpu_top_nodelay/core_inst/regfile/regs_reg[10][43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y77     soc_top_inst/mycpu_top_nodelay/core_inst/regfile/regs_reg[10][50]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.334ns (25.041%)  route 3.993ns (74.959%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.782    10.397    soc_top_inst/device_inst/idx
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.438    14.779    soc_top_inst/device_inst/clk
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[24]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.847    soc_top_inst/device_inst/idx_reg[24]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.334ns (25.041%)  route 3.993ns (74.959%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.782    10.397    soc_top_inst/device_inst/idx
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.438    14.779    soc_top_inst/device_inst/clk
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[25]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.847    soc_top_inst/device_inst/idx_reg[25]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.334ns (25.041%)  route 3.993ns (74.959%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.782    10.397    soc_top_inst/device_inst/idx
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.438    14.779    soc_top_inst/device_inst/clk
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[26]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.847    soc_top_inst/device_inst/idx_reg[26]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.334ns (25.041%)  route 3.993ns (74.959%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.782    10.397    soc_top_inst/device_inst/idx
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.438    14.779    soc_top_inst/device_inst/clk
    SLICE_X12Y89         FDRE                                         r  soc_top_inst/device_inst/idx_reg[27]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.847    soc_top_inst/device_inst/idx_reg[27]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.334ns (25.132%)  route 3.974ns (74.868%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.763    10.378    soc_top_inst/device_inst/idx
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    soc_top_inst/device_inst/clk
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[16]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.845    soc_top_inst/device_inst/idx_reg[16]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.334ns (25.132%)  route 3.974ns (74.868%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.763    10.378    soc_top_inst/device_inst/idx
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    soc_top_inst/device_inst/clk
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[17]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.845    soc_top_inst/device_inst/idx_reg[17]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.334ns (25.132%)  route 3.974ns (74.868%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.763    10.378    soc_top_inst/device_inst/idx
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    soc_top_inst/device_inst/clk
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[18]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.845    soc_top_inst/device_inst/idx_reg[18]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.334ns (25.132%)  route 3.974ns (74.868%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.763    10.378    soc_top_inst/device_inst/idx
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    soc_top_inst/device_inst/clk
    SLICE_X12Y87         FDRE                                         r  soc_top_inst/device_inst/idx_reg[19]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.845    soc_top_inst/device_inst/idx_reg[19]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.334ns (25.166%)  route 3.967ns (74.834%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.755    10.371    soc_top_inst/device_inst/idx
    SLICE_X12Y88         FDRE                                         r  soc_top_inst/device_inst/idx_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.437    14.778    soc_top_inst/device_inst/clk
    SLICE_X12Y88         FDRE                                         r  soc_top_inst/device_inst/idx_reg[20]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.846    soc_top_inst/device_inst/idx_reg[20]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/idx_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.334ns (25.166%)  route 3.967ns (74.834%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.549     5.070    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           1.129     6.717    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12/O
                         net (fo=1, routed)           0.343     7.184    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_12_n_4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6/O
                         net (fo=1, routed)           0.556     7.864    soc_top_inst/device_inst/FSM_sequential_txState[1]_i_6_n_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  soc_top_inst/device_inst/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.699     8.686    soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData_reg[8]
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.116     8.802 r  soc_top_inst/mycpu_top_nodelay/core_inst/execute_memory/txData[8]_i_3/O
                         net (fo=2, routed)           0.485     9.287    soc_top_inst/device_inst/idx_reg[0]_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I0_O)        0.328     9.615 r  soc_top_inst/device_inst/idx[0]_i_1/O
                         net (fo=32, routed)          0.755    10.371    soc_top_inst/device_inst/idx
    SLICE_X12Y88         FDRE                                         r  soc_top_inst/device_inst/idx_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.437    14.778    soc_top_inst/device_inst/clk
    SLICE_X12Y88         FDRE                                         r  soc_top_inst/device_inst/idx_reg[21]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.846    soc_top_inst/device_inst/idx_reg[21]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.194%)  route 0.156ns (42.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  soc_top_inst/device_inst/idx_reg[1]/Q
                         net (fo=8, routed)           0.156     1.763    soc_top_inst/device_inst/idx_reg[1]
    SLICE_X13Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  soc_top_inst/device_inst/txData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    soc_top_inst/device_inst/p_1_out[1]
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.955    soc_top_inst/device_inst/clk
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[1]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.092     1.549    soc_top_inst/device_inst/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitIndex_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitIndex_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.441    soc_top_inst/device_inst/clk
    SLICE_X9Y82          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_top_inst/device_inst/bitIndex_reg[19]/Q
                         net (fo=2, routed)           0.117     1.699    soc_top_inst/device_inst/bitIndex_reg[19]
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  soc_top_inst/device_inst/bitIndex_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    soc_top_inst/device_inst/bitIndex_reg[16]_i_1_n_8
    SLICE_X9Y82          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.825     1.953    soc_top_inst/device_inst/clk
    SLICE_X9Y82          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.105     1.546    soc_top_inst/device_inst/bitIndex_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.698%)  route 0.160ns (43.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           0.160     1.766    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  soc_top_inst/device_inst/txData[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    soc_top_inst/device_inst/p_1_out[7]
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.955    soc_top_inst/device_inst/clk
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[7]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.092     1.549    soc_top_inst/device_inst/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitIndex_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitIndex_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.443    soc_top_inst/device_inst/clk
    SLICE_X9Y85          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  soc_top_inst/device_inst/bitIndex_reg[31]/Q
                         net (fo=2, routed)           0.118     1.702    soc_top_inst/device_inst/bitIndex_reg[31]
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  soc_top_inst/device_inst/bitIndex_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    soc_top_inst/device_inst/bitIndex_reg[28]_i_1_n_8
    SLICE_X9Y85          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.828     1.956    soc_top_inst/device_inst/clk
    SLICE_X9Y85          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[31]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.105     1.548    soc_top_inst/device_inst/bitIndex_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.440    soc_top_inst/device_inst/clk
    SLICE_X13Y81         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_top_inst/device_inst/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.701    soc_top_inst/device_inst/bitTmr_reg[7]
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  soc_top_inst/device_inst/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    soc_top_inst/device_inst/bitTmr_reg[4]_i_1_n_8
    SLICE_X13Y81         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.824     1.952    soc_top_inst/device_inst/clk
    SLICE_X13Y81         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.105     1.545    soc_top_inst/device_inst/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.558     1.441    soc_top_inst/device_inst/clk
    SLICE_X13Y82         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_top_inst/device_inst/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    soc_top_inst/device_inst/bitTmr_reg[11]
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  soc_top_inst/device_inst/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    soc_top_inst/device_inst/bitTmr_reg[8]_i_1_n_8
    SLICE_X13Y82         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.825     1.953    soc_top_inst/device_inst/clk
    SLICE_X13Y82         FDRE                                         r  soc_top_inst/device_inst/bitTmr_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.105     1.546    soc_top_inst/device_inst/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.544%)  route 0.161ns (43.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    soc_top_inst/device_inst/clk
    SLICE_X12Y83         FDRE                                         r  soc_top_inst/device_inst/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  soc_top_inst/device_inst/idx_reg[2]/Q
                         net (fo=9, routed)           0.161     1.767    soc_top_inst/device_inst/idx_reg[2]
    SLICE_X13Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  soc_top_inst/device_inst/txData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    soc_top_inst/device_inst/p_1_out[3]
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.955    soc_top_inst/device_inst/clk
    SLICE_X13Y84         FDRE                                         r  soc_top_inst/device_inst/txData_reg[3]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.091     1.548    soc_top_inst/device_inst/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitIndex_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.440    soc_top_inst/device_inst/clk
    SLICE_X9Y81          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_top_inst/device_inst/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.120     1.702    soc_top_inst/device_inst/bitIndex_reg[15]
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  soc_top_inst/device_inst/bitIndex_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    soc_top_inst/device_inst/bitIndex_reg[12]_i_1_n_8
    SLICE_X9Y81          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.824     1.952    soc_top_inst/device_inst/clk
    SLICE_X9Y81          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[15]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.105     1.545    soc_top_inst/device_inst/bitIndex_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitIndex_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    soc_top_inst/device_inst/clk
    SLICE_X9Y83          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_top_inst/device_inst/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.120     1.704    soc_top_inst/device_inst/bitIndex_reg[23]
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  soc_top_inst/device_inst/bitIndex_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    soc_top_inst/device_inst/bitIndex_reg[20]_i_1_n_8
    SLICE_X9Y83          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.826     1.954    soc_top_inst/device_inst/clk
    SLICE_X9Y83          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[23]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.105     1.547    soc_top_inst/device_inst/bitIndex_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_top_inst/device_inst/bitIndex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_top_inst/device_inst/bitIndex_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.555     1.438    soc_top_inst/device_inst/clk
    SLICE_X9Y79          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  soc_top_inst/device_inst/bitIndex_reg[7]/Q
                         net (fo=2, routed)           0.120     1.700    soc_top_inst/device_inst/bitIndex_reg[7]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  soc_top_inst/device_inst/bitIndex_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    soc_top_inst/device_inst/bitIndex_reg[4]_i_1_n_8
    SLICE_X9Y79          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.822     1.950    soc_top_inst/device_inst/clk
    SLICE_X9Y79          FDRE                                         r  soc_top_inst/device_inst/bitIndex_reg[7]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.105     1.543    soc_top_inst/device_inst/bitIndex_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y83   soc_top_inst/device_inst/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y83   soc_top_inst/device_inst/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78    soc_top_inst/device_inst/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y80    soc_top_inst/device_inst/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y80    soc_top_inst/device_inst/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   soc_top_inst/device_inst/cnter1_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   soc_top_inst/device_inst/cnter1_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   soc_top_inst/device_inst/cnter1_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   soc_top_inst/device_inst/cnter1_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   soc_top_inst/device_inst/cnter1_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   soc_top_inst/device_inst/cnter1_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   soc_top_inst/device_inst/cnter1_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   soc_top_inst/device_inst/cnter1_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   soc_top_inst/device_inst/cnter1_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   soc_top_inst/device_inst/cnter1_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78    soc_top_inst/device_inst/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    soc_top_inst/device_inst/bitIndex_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78    soc_top_inst/device_inst/bitIndex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78    soc_top_inst/device_inst/bitIndex_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78    soc_top_inst/device_inst/bitIndex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y81   soc_top_inst/device_inst/bitTmr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y81   soc_top_inst/device_inst/bitTmr_reg[5]/C



