Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 23 17:26:30 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK_0  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            NOT_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.685ns  (logic 8.406ns (47.532%)  route 9.279ns (52.468%))
  Logic Levels:           7  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[0]
                         net (fo=1, routed)           1.046     9.713    ALU_OUT_Internal0__1_n_105
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.150     9.863 f  ALU_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.834    10.697    ALU_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.328    11.025 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.193    12.218    ALU_OUT_OBUF[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.124    12.342 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.685    13.027    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.152    13.179 r  NOT_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671    14.850    NOT_ZERO_FLAG_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.835    17.685 r  NOT_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    17.685    NOT_ZERO_FLAG
    R13                                                               r  NOT_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.639ns  (logic 8.175ns (46.346%)  route 9.464ns (53.654%))
  Logic Levels:           7  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841     8.667 f  ALU_OUT_Internal0__1/P[0]
                         net (fo=1, routed)           1.046     9.713    ALU_OUT_Internal0__1_n_105
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.150     9.863 r  ALU_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.834    10.697    ALU_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.328    11.025 f  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.193    12.218    ALU_OUT_OBUF[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.124    12.342 f  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.678    13.020    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124    13.144 r  ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863    15.007    ZERO_FLAG_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.632    17.639 r  ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    17.639    ZERO_FLAG
    L16                                                               r  ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            BIGGER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.442ns  (logic 8.161ns (46.790%)  route 9.281ns (53.210%))
  Logic Levels:           7  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[0]
                         net (fo=1, routed)           1.046     9.713    ALU_OUT_Internal0__1_n_105
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.150     9.863 f  ALU_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.834    10.697    ALU_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.328    11.025 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.193    12.218    ALU_OUT_OBUF[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.124    12.342 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.685    13.027    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.151 r  BIGGER_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673    14.824    BIGGER_ZERO_FLAG_OBUF
    M13                  OBUF (Prop_obuf_I_O)         2.618    17.442 r  BIGGER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    17.442    BIGGER_ZERO_FLAG
    M13                                                               r  BIGGER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ALU_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.711ns  (logic 7.711ns (46.143%)  route 9.000ns (53.857%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[6]
                         net (fo=1, routed)           1.361    10.028    ALU_OUT_Internal0__1_n_99
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.124    10.152 r  ALU_OUT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.858    11.010    ALU_OUT_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  ALU_OUT_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.931    14.065    ALU_OUT_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         2.645    16.711 r  ALU_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.711    ALU_OUT[6]
    G18                                                               r  ALU_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ALU_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.288ns  (logic 7.894ns (48.463%)  route 8.394ns (51.537%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[0]
                         net (fo=1, routed)           1.046     9.713    ALU_OUT_Internal0__1_n_105
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.150     9.863 f  ALU_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.834    10.697    ALU_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.328    11.025 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.665    13.690    ALU_OUT_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.599    16.288 r  ALU_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.288    ALU_OUT[0]
    K16                                                               r  ALU_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ALU_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.135ns  (logic 7.966ns (49.369%)  route 8.169ns (50.631%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[7]
                         net (fo=1, routed)           1.103     9.770    ALU_OUT_Internal0__1_n_98
    SLICE_X6Y26          LUT3 (Prop_lut3_I1_O)        0.150     9.920 r  ALU_OUT_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.399    10.319    ALU_OUT_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.348    10.667 r  ALU_OUT_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.818    13.485    ALU_OUT_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         2.651    16.135 r  ALU_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.135    ALU_OUT[7]
    D18                                                               r  ALU_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.077ns  (logic 5.661ns (35.211%)  route 10.416ns (64.789%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    U18                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[15]_inst/O
                         net (fo=96, routed)          4.770     5.737    D1_IBUF[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[15])
                                                      1.820     7.557 r  ALU_OUT_Internal0__0/P[15]
                         net (fo=1, routed)           1.374     8.931    ALU_OUT_Internal0__0_n_90
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.055 r  ALU_OUT_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.812     9.867    ALU_OUT_OBUF[15]_inst_i_3_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.991 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.459    13.450    SMALLER_ZERO_FLAG_OBUF
    J13                  OBUF (Prop_obuf_I_O)         2.626    16.077 r  ALU_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.077    ALU_OUT[15]
    J13                                                               r  ALU_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.801ns  (logic 5.695ns (36.040%)  route 10.107ns (63.960%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    U18                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[15]_inst/O
                         net (fo=96, routed)          4.770     5.737    D1_IBUF[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[9])
                                                      1.820     7.557 r  ALU_OUT_Internal0__0/P[9]
                         net (fo=1, routed)           1.299     8.856    ALU_OUT_Internal0__0_n_96
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.980 r  ALU_OUT_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           1.080    10.060    ALU_OUT_OBUF[9]_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.184 r  ALU_OUT_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           2.957    13.141    ALU_OUT_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         2.660    15.801 r  ALU_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.801    ALU_OUT[9]
    C17                                                               r  ALU_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            OVERFLOW_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.659ns  (logic 5.792ns (36.988%)  route 9.867ns (63.012%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    U18                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[15]_inst/O
                         net (fo=96, routed)          4.770     5.737    D1_IBUF[15]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[15])
                                                      1.820     7.557 r  ALU_OUT_Internal0__0/P[15]
                         net (fo=1, routed)           1.374     8.931    ALU_OUT_Internal0__0_n_90
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.055 r  ALU_OUT_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.812     9.867    ALU_OUT_OBUF[15]_inst_i_3_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.991 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           0.863    10.854    SMALLER_ZERO_FLAG_OBUF
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.124    10.978 r  OVERFLOW_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.048    13.026    OVERFLOW_FLAG_OBUF
    R12                  OBUF (Prop_obuf_I_O)         2.633    15.659 r  OVERFLOW_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    15.659    OVERFLOW_FLAG
    R12                                                               r  OVERFLOW_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ALU_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.638ns  (logic 7.558ns (48.334%)  route 8.079ns (51.666%))
  Logic Levels:           4  (DSP48E1=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=13, routed)          3.850     4.826    D1_IBUF[2]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841     8.667 r  ALU_OUT_Internal0__1/P[14]
                         net (fo=1, routed)           1.237     9.904    ALU_OUT_Internal0__1_n_91
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124    10.028 r  ALU_OUT_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           2.993    13.020    ALU_OUT_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         2.617    15.638 r  ALU_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.638    ALU_OUT[14]
    H17                                                               r  ALU_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHO_PIN
                            (input port)
  Destination:            RHO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.347ns (77.289%)  route 0.396ns (22.711%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RHO_PIN (IN)
                         net (fo=0)                   0.000     0.000    RHO_PIN
    R18                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  RHO_PIN_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.599    RHO_FLAG_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.144     1.743 r  RHO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    RHO_FLAG
    M18                                                               r  RHO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[0]
                            (input port)
  Destination:            OVERFLOW_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.379ns (58.147%)  route 0.993ns (41.853%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ALU_OPP[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  ALU_OPP_IBUF[0]_inst/O
                         net (fo=67, routed)          0.502     0.687    ALU_OPP_IBUF[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I0_O)        0.045     0.732 r  OVERFLOW_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     1.222    OVERFLOW_FLAG_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.150     2.372 r  OVERFLOW_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.372    OVERFLOW_FLAG
    R12                                                               r  OVERFLOW_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[2]
                            (input port)
  Destination:            CARRY_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.366ns (56.699%)  route 1.043ns (43.301%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 f  ALU_OPP[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[2]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 f  ALU_OPP_IBUF[2]_inst/O
                         net (fo=49, routed)          0.501     0.687    ALU_OPP_IBUF[2]
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.732 r  CARRY_FLAG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.542     1.274    CARRY_FLAG_OBUF
    L13                  OBUF (Prop_obuf_I_O)         1.135     2.409 r  CARRY_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.409    CARRY_FLAG
    L13                                                               r  CARRY_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.351ns (50.519%)  route 1.323ns (49.481%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  D2_IBUF[4]_inst/O
                         net (fo=11, routed)          0.572     0.762    D2_IBUF[4]
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.807 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.751     1.558    ALU_OUT_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     2.674 r  ALU_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.674    ALU_OUT[0]
    K16                                                               r  ALU_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.389ns (50.925%)  route 1.338ns (49.075%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=32, routed)          0.562     0.767    ALU_OPP_IBUF[3]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  ALU_OUT_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.776     1.588    ALU_OUT_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.139     2.727 r  ALU_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.727    ALU_OUT[13]
    G17                                                               r  ALU_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[14]
                            (input port)
  Destination:            ALU_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.401ns (49.884%)  route 1.408ns (50.116%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  D2[14] (IN)
                         net (fo=0)                   0.000     0.000    D2[14]
    M16                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  D2_IBUF[14]_inst/O
                         net (fo=5, routed)           0.426     0.603    D2_IBUF[14]
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.648 r  ALU_OUT_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.089     0.737    ALU_OUT_OBUF[14]_inst_i_4_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.782 r  ALU_OUT_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.893     1.675    ALU_OUT_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         1.134     2.809 r  ALU_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.809    ALU_OUT[14]
    H17                                                               r  ALU_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[2]
                            (input port)
  Destination:            SMALLER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.379ns (48.304%)  route 1.476ns (51.696%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  ALU_OPP[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[2]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  ALU_OPP_IBUF[2]_inst/O
                         net (fo=49, routed)          0.734     0.920    ALU_OPP_IBUF[2]
    SLICE_X8Y28          LUT5 (Prop_lut5_I3_O)        0.045     0.965 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           0.741     1.706    SMALLER_ZERO_FLAG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.148     2.854 r  SMALLER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.854    SMALLER_ZERO_FLAG
    L18                                                               r  SMALLER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.400ns (48.923%)  route 1.461ns (51.077%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  ALU_OPP_IBUF[1]_inst/O
                         net (fo=39, routed)          0.686     0.880    ALU_OPP_IBUF[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.925 r  ALU_OUT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.776     1.700    ALU_OUT_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.161     2.861 r  ALU_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.861    ALU_OUT[5]
    F18                                                               r  ALU_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.462ns (50.882%)  route 1.411ns (49.118%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=32, routed)          0.560     0.765    ALU_OPP_IBUF[3]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     0.810 f  ALU_OUT_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.051     0.861    ALU_OUT_OBUF[7]_inst_i_6_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  ALU_OUT_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.800     1.706    ALU_OUT_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.167     2.873 r  ALU_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.873    ALU_OUT[7]
    D18                                                               r  ALU_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.406ns (48.639%)  route 1.485ns (51.361%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=32, routed)          0.700     0.905    ALU_OPP_IBUF[3]
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.045     0.950 r  ALU_OUT_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.785     1.735    ALU_OUT_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.156     2.891 r  ALU_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.891    ALU_OUT[4]
    J17                                                               r  ALU_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------





