VERILOG_SOURCES = $(PWD)/../hdl/PWM.v
TOPLEVEL=PWM
MODULE=test_PWM
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
