\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+L\+K\+P\+WR}{\pageref{group___c_l_k_p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+L\+K\+P\+WR Public Macros}{\pageref{group___c_l_k_p_w_r___public___macros}}{}
\item \contentsline{section}{C\+L\+K\+P\+WR Private Macros}{\pageref{group___c_l_k_p_w_r___private___macros}}{}
\item \contentsline{section}{C\+L\+K\+P\+WR Public Functions}{\pageref{group___c_l_k_p_w_r___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+I\+N\+S\+EL (Pin Selection)}{\pageref{group___p_i_n_s_e_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+I\+N\+S\+EL Public Macros}{\pageref{group___p_i_n_s_e_l___public___macros}}{}
\item \contentsline{section}{P\+I\+N\+S\+EL Private Macros}{\pageref{group___p_i_n_s_e_l___private___macros}}{}
\item \contentsline{section}{P\+I\+N\+S\+EL Public Types}{\pageref{group___p_i_n_s_e_l___public___types}}{}
\item \contentsline{section}{P\+I\+N\+S\+EL Public Functions}{\pageref{group___p_i_n_s_e_l___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT (Universal Asynchronous Receiver/\+Transmitter)}{\pageref{group___u_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Public Macros}{\pageref{group___u_a_r_t___public___macros}}{}
\item \contentsline{section}{U\+A\+RT Private Macros}{\pageref{group___u_a_r_t___private___macros}}{}
\item \contentsline{section}{U\+A\+RT Public Types}{\pageref{group___u_a_r_t___public___types}}{}
\item \contentsline{section}{U\+A\+RT Public Functions}{\pageref{group___u_a_r_t___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+P\+C\+\_\+\+Types}{\pageref{group___l_p_c___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+C\+\_\+\+Types Public Types}{\pageref{group___l_p_c___types___public___types}}{}
\item \contentsline{section}{L\+P\+C\+\_\+\+Types Public Macros}{\pageref{group___l_p_c___types___public___macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+SP}{\pageref{group___s_s_p}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+SP Public Macros}{\pageref{group___s_s_p___public___macros}}{}
\item \contentsline{section}{S\+SP Private Macros}{\pageref{group___s_s_p___private___macros}}{}
\item \contentsline{section}{S\+SP Public Types}{\pageref{group___s_s_p___public___types}}{}
\item \contentsline{section}{S\+SP Public Functions}{\pageref{group___s_s_p___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+S\+T\+A\+RT}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+D\+E\+L\+AY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+ND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+VE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+N\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+I\+SR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+I\+SR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+I\+SR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+I\+SR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+I\+SR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Mutex}{\pageref{group__v_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+Y\+I\+E\+LD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+I\+SR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+I\+SR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Task\+Name}{\pageref{group__pc_task_get_task_name}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{I\+E\+E\+E802154E}{\pageref{group___i_e_e_e802154_e}}{}
\item \contentsline{section}{02a-\/\+M\+A\+Clow}{\pageref{group___m_a_clow}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Adpativesync}{\pageref{group__adpativesync}}{}
\item \contentsline{section}{I\+E\+E\+E802154}{\pageref{group___i_e_e_e802154}}{}
\item \contentsline{section}{Topology}{\pageref{group__topology}}{}
\end{DoxyCompactList}
\item \contentsline{section}{02b-\/\+M\+A\+Chigh}{\pageref{group___m_a_chigh}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Neighbors}{\pageref{group___neighbors}}{}
\item \contentsline{section}{otf}{\pageref{group__otf}}{}
\item \contentsline{section}{Schedule}{\pageref{group___schedule}}{}
\item \contentsline{section}{sixtop}{\pageref{group__sixtop}}{}
\end{DoxyCompactList}
\item \contentsline{section}{03a-\/\+I\+P\+HC}{\pageref{group___lo_w_p_a_n}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+P\+HC}{\pageref{group___i_p_h_c}}{}
\item \contentsline{section}{Open\+Bridge}{\pageref{group___open_bridge}}{}
\end{DoxyCompactList}
\item \contentsline{section}{03b-\/\+I\+Pv6}{\pageref{group___i_pv6}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Forwarding}{\pageref{group___forwarding}}{}
\item \contentsline{section}{I\+C\+M\+Pv6}{\pageref{group___i_c_m_pv6}}{}
\item \contentsline{section}{I\+C\+M\+Pv6\+Echo}{\pageref{group___i_c_m_pv6_echo}}{}
\item \contentsline{section}{I\+C\+M\+Pv6\+R\+PL}{\pageref{group___i_c_m_pv6_r_p_l}}{}
\end{DoxyCompactList}
\item \contentsline{section}{04-\/\+T\+R\+AN}{\pageref{group___transport}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Open\+Coap}{\pageref{group__open_coap}}{}
\item \contentsline{section}{Open\+Tcp}{\pageref{group___open_tcp}}{}
\item \contentsline{section}{Open\+Udp}{\pageref{group___open_udp}}{}
\end{DoxyCompactList}
\item \contentsline{section}{cross-\/layers}{\pageref{group__cross-layers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+D\+Manager}{\pageref{group___i_d_manager}}{}
\item \contentsline{section}{Open\+Queue}{\pageref{group___open_queue}}{}
\item \contentsline{section}{Open\+Random}{\pageref{group___open_random}}{}
\item \contentsline{section}{Packet\+Functions}{\pageref{group___packet_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Interrupt vector numbers}{\pageref{group___interrupt__vector__numbers}}{}
\item \contentsline{section}{Peripheral type defines}{\pageref{group___peripheral__defines}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC}{\pageref{group___a_d_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC -\/ Register accessor macros}{\pageref{group___a_d_c___register___accessor___macros}}{}
\item \contentsline{section}{A\+DC Register Masks}{\pageref{group___a_d_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+I\+PS}{\pageref{group___a_i_p_s___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+I\+PS -\/ Register accessor macros}{\pageref{group___a_i_p_s___register___accessor___macros}}{}
\item \contentsline{section}{A\+I\+PS Register Masks}{\pageref{group___a_i_p_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+X\+BS}{\pageref{group___a_x_b_s___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+X\+BS -\/ Register accessor macros}{\pageref{group___a_x_b_s___register___accessor___macros}}{}
\item \contentsline{section}{A\+X\+BS Register Masks}{\pageref{group___a_x_b_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+AN}{\pageref{group___c_a_n___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+AN -\/ Register accessor macros}{\pageref{group___c_a_n___register___accessor___macros}}{}
\item \contentsline{section}{C\+AN Register Masks}{\pageref{group___c_a_n___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+MP}{\pageref{group___c_m_p___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+MP -\/ Register accessor macros}{\pageref{group___c_m_p___register___accessor___macros}}{}
\item \contentsline{section}{C\+MP Register Masks}{\pageref{group___c_m_p___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+MT}{\pageref{group___c_m_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+MT -\/ Register accessor macros}{\pageref{group___c_m_t___register___accessor___macros}}{}
\item \contentsline{section}{C\+MT Register Masks}{\pageref{group___c_m_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+RC}{\pageref{group___c_r_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+RC -\/ Register accessor macros}{\pageref{group___c_r_c___register___accessor___macros}}{}
\item \contentsline{section}{C\+RC Register Masks}{\pageref{group___c_r_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Core\+Debug}{\pageref{group___core_debug___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Debug -\/ Register accessor macros}{\pageref{group___core_debug___register___accessor___macros}}{}
\item \contentsline{section}{Core\+Debug Register Masks}{\pageref{group___core_debug___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+AC}{\pageref{group___d_a_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+AC -\/ Register accessor macros}{\pageref{group___d_a_c___register___accessor___macros}}{}
\item \contentsline{section}{D\+AC Register Masks}{\pageref{group___d_a_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group___d_m_a___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA -\/ Register accessor macros}{\pageref{group___d_m_a___register___accessor___macros}}{}
\item \contentsline{section}{D\+MA Register Masks}{\pageref{group___d_m_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX}{\pageref{group___d_m_a_m_u_x___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX -\/ Register accessor macros}{\pageref{group___d_m_a_m_u_x___register___accessor___macros}}{}
\item \contentsline{section}{D\+M\+A\+M\+UX Register Masks}{\pageref{group___d_m_a_m_u_x___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+WT}{\pageref{group___d_w_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+WT -\/ Register accessor macros}{\pageref{group___d_w_t___register___accessor___macros}}{}
\item \contentsline{section}{D\+WT Register Masks}{\pageref{group___d_w_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+TF}{\pageref{group___e_t_f___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+TF -\/ Register accessor macros}{\pageref{group___e_t_f___register___accessor___macros}}{}
\item \contentsline{section}{E\+TF Register Masks}{\pageref{group___e_t_f___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+WM}{\pageref{group___e_w_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+WM -\/ Register accessor macros}{\pageref{group___e_w_m___register___accessor___macros}}{}
\item \contentsline{section}{E\+WM Register Masks}{\pageref{group___e_w_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FB}{\pageref{group___f_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FB -\/ Register accessor macros}{\pageref{group___f_b___register___accessor___macros}}{}
\item \contentsline{section}{FB Register Masks}{\pageref{group___f_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+MC}{\pageref{group___f_m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+MC -\/ Register accessor macros}{\pageref{group___f_m_c___register___accessor___macros}}{}
\item \contentsline{section}{F\+MC Register Masks}{\pageref{group___f_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+PB}{\pageref{group___f_p_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+PB -\/ Register accessor macros}{\pageref{group___f_p_b___register___accessor___macros}}{}
\item \contentsline{section}{F\+PB Register Masks}{\pageref{group___f_p_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+T\+FL}{\pageref{group___f_t_f_l___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+T\+FL -\/ Register accessor macros}{\pageref{group___f_t_f_l___register___accessor___macros}}{}
\item \contentsline{section}{F\+T\+FL Register Masks}{\pageref{group___f_t_f_l___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+TM}{\pageref{group___f_t_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+TM -\/ Register accessor macros}{\pageref{group___f_t_m___register___accessor___macros}}{}
\item \contentsline{section}{F\+TM Register Masks}{\pageref{group___f_t_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO -\/ Register accessor macros}{\pageref{group___g_p_i_o___register___accessor___macros}}{}
\item \contentsline{section}{G\+P\+IO Register Masks}{\pageref{group___g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C -\/ Register accessor macros}{\pageref{group___i2_c___register___accessor___macros}}{}
\item \contentsline{section}{I2C Register Masks}{\pageref{group___i2_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2S}{\pageref{group___i2_s___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2S -\/ Register accessor macros}{\pageref{group___i2_s___register___accessor___macros}}{}
\item \contentsline{section}{I2S Register Masks}{\pageref{group___i2_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I\+TM}{\pageref{group___i_t_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+TM -\/ Register accessor macros}{\pageref{group___i_t_m___register___accessor___macros}}{}
\item \contentsline{section}{I\+TM Register Masks}{\pageref{group___i_t_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU}{\pageref{group___l_l_w_u___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU -\/ Register accessor macros}{\pageref{group___l_l_w_u___register___accessor___macros}}{}
\item \contentsline{section}{L\+L\+WU Register Masks}{\pageref{group___l_l_w_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR}{\pageref{group___l_p_t_m_r___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR -\/ Register accessor macros}{\pageref{group___l_p_t_m_r___register___accessor___macros}}{}
\item \contentsline{section}{L\+P\+T\+MR Register Masks}{\pageref{group___l_p_t_m_r___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CG}{\pageref{group___m_c_g___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CG -\/ Register accessor macros}{\pageref{group___m_c_g___register___accessor___macros}}{}
\item \contentsline{section}{M\+CG Register Masks}{\pageref{group___m_c_g___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CM}{\pageref{group___m_c_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CM -\/ Register accessor macros}{\pageref{group___m_c_m___register___accessor___macros}}{}
\item \contentsline{section}{M\+CM Register Masks}{\pageref{group___m_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NV}{\pageref{group___n_v___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NV -\/ Register accessor macros}{\pageref{group___n_v___register___accessor___macros}}{}
\item \contentsline{section}{NV Register Masks}{\pageref{group___n_v___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC}{\pageref{group___n_v_i_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC -\/ Register accessor macros}{\pageref{group___n_v_i_c___register___accessor___macros}}{}
\item \contentsline{section}{N\+V\+IC Register Masks}{\pageref{group___n_v_i_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{O\+SC}{\pageref{group___o_s_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{O\+SC -\/ Register accessor macros}{\pageref{group___o_s_c___register___accessor___macros}}{}
\item \contentsline{section}{O\+SC Register Masks}{\pageref{group___o_s_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+DB}{\pageref{group___p_d_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+DB -\/ Register accessor macros}{\pageref{group___p_d_b___register___accessor___macros}}{}
\item \contentsline{section}{P\+DB Register Masks}{\pageref{group___p_d_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+IT}{\pageref{group___p_i_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+IT -\/ Register accessor macros}{\pageref{group___p_i_t___register___accessor___macros}}{}
\item \contentsline{section}{P\+IT Register Masks}{\pageref{group___p_i_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+MC}{\pageref{group___p_m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+MC -\/ Register accessor macros}{\pageref{group___p_m_c___register___accessor___macros}}{}
\item \contentsline{section}{P\+MC Register Masks}{\pageref{group___p_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT}{\pageref{group___p_o_r_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT -\/ Register accessor macros}{\pageref{group___p_o_r_t___register___accessor___macros}}{}
\item \contentsline{section}{P\+O\+RT Register Masks}{\pageref{group___p_o_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CM}{\pageref{group___r_c_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CM -\/ Register accessor macros}{\pageref{group___r_c_m___register___accessor___macros}}{}
\item \contentsline{section}{R\+CM Register Masks}{\pageref{group___r_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+F\+S\+YS}{\pageref{group___r_f_s_y_s___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+F\+S\+YS -\/ Register accessor macros}{\pageref{group___r_f_s_y_s___register___accessor___macros}}{}
\item \contentsline{section}{R\+F\+S\+YS Register Masks}{\pageref{group___r_f_s_y_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+F\+V\+B\+AT}{\pageref{group___r_f_v_b_a_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+F\+V\+B\+AT -\/ Register accessor macros}{\pageref{group___r_f_v_b_a_t___register___accessor___macros}}{}
\item \contentsline{section}{R\+F\+V\+B\+AT Register Masks}{\pageref{group___r_f_v_b_a_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+TC}{\pageref{group___r_t_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+TC -\/ Register accessor macros}{\pageref{group___r_t_c___register___accessor___macros}}{}
\item \contentsline{section}{R\+TC Register Masks}{\pageref{group___r_t_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+CB}{\pageref{group___s_c_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+CB -\/ Register accessor macros}{\pageref{group___s_c_b___register___accessor___macros}}{}
\item \contentsline{section}{S\+CB Register Masks}{\pageref{group___s_c_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+IM}{\pageref{group___s_i_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+IM -\/ Register accessor macros}{\pageref{group___s_i_m___register___accessor___macros}}{}
\item \contentsline{section}{S\+IM Register Masks}{\pageref{group___s_i_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+MC}{\pageref{group___s_m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+MC -\/ Register accessor macros}{\pageref{group___s_m_c___register___accessor___macros}}{}
\item \contentsline{section}{S\+MC Register Masks}{\pageref{group___s_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+PI}{\pageref{group___s_p_i___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+PI -\/ Register accessor macros}{\pageref{group___s_p_i___register___accessor___macros}}{}
\item \contentsline{section}{S\+PI Register Masks}{\pageref{group___s_p_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Sys\+Tick}{\pageref{group___sys_tick___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sys\+Tick -\/ Register accessor macros}{\pageref{group___sys_tick___register___accessor___macros}}{}
\item \contentsline{section}{Sys\+Tick Register Masks}{\pageref{group___sys_tick___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+P\+IU}{\pageref{group___t_p_i_u___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+P\+IU -\/ Register accessor macros}{\pageref{group___t_p_i_u___register___accessor___macros}}{}
\item \contentsline{section}{T\+P\+IU Register Masks}{\pageref{group___t_p_i_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+SI}{\pageref{group___t_s_i___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+SI -\/ Register accessor macros}{\pageref{group___t_s_i___register___accessor___macros}}{}
\item \contentsline{section}{T\+SI Register Masks}{\pageref{group___t_s_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT}{\pageref{group___u_a_r_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT -\/ Register accessor macros}{\pageref{group___u_a_r_t___register___accessor___macros}}{}
\item \contentsline{section}{U\+A\+RT Register Masks}{\pageref{group___u_a_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+SB}{\pageref{group___u_s_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+SB -\/ Register accessor macros}{\pageref{group___u_s_b___register___accessor___macros}}{}
\item \contentsline{section}{U\+SB Register Masks}{\pageref{group___u_s_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+B\+D\+CD}{\pageref{group___u_s_b_d_c_d___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+B\+D\+CD -\/ Register accessor macros}{\pageref{group___u_s_b_d_c_d___register___accessor___macros}}{}
\item \contentsline{section}{U\+S\+B\+D\+CD Register Masks}{\pageref{group___u_s_b_d_c_d___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{V\+R\+EF}{\pageref{group___v_r_e_f___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{V\+R\+EF -\/ Register accessor macros}{\pageref{group___v_r_e_f___register___accessor___macros}}{}
\item \contentsline{section}{V\+R\+EF Register Masks}{\pageref{group___v_r_e_f___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{W\+D\+OG}{\pageref{group___w_d_o_g___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{W\+D\+OG -\/ Register accessor macros}{\pageref{group___w_d_o_g___register___accessor___macros}}{}
\item \contentsline{section}{W\+D\+OG Register Masks}{\pageref{group___w_d_o_g___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+TB}{\pageref{group___e_t_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+TB -\/ Register accessor macros}{\pageref{group___e_t_b___register___accessor___macros}}{}
\item \contentsline{section}{E\+TB Register Masks}{\pageref{group___e_t_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+TM}{\pageref{group___e_t_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+TM -\/ Register accessor macros}{\pageref{group___e_t_m___register___accessor___macros}}{}
\item \contentsline{section}{E\+TM Register Masks}{\pageref{group___e_t_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MC}{\pageref{group___m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MC -\/ Register accessor macros}{\pageref{group___m_c___register___accessor___macros}}{}
\item \contentsline{section}{MC Register Masks}{\pageref{group___m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+PU}{\pageref{group___m_p_u___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+PU -\/ Register accessor macros}{\pageref{group___m_p_u___register___accessor___macros}}{}
\item \contentsline{section}{M\+PU Register Masks}{\pageref{group___m_p_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+D\+HC}{\pageref{group___s_d_h_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+D\+HC -\/ Register accessor macros}{\pageref{group___s_d_h_c___register___accessor___macros}}{}
\item \contentsline{section}{S\+D\+HC Register Masks}{\pageref{group___s_d_h_c___register___masks}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Backward Compatibility}{\pageref{group___backward___compatibility___symbols}}{}
\item \contentsline{section}{B\+SP}{\pageref{group___b_s_p}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Board}{\pageref{group__board}}{}
\item \contentsline{section}{Bsp\+\_\+timer}{\pageref{group__bsp__timer}}{}
\item \contentsline{section}{Debugpins}{\pageref{group__debugpins}}{}
\item \contentsline{section}{Eui64}{\pageref{group__eui64}}{}
\item \contentsline{section}{Leds}{\pageref{group__leds}}{}
\item \contentsline{section}{Radio}{\pageref{group__radio}}{}
\item \contentsline{section}{Radiotimer}{\pageref{group__radiotimer}}{}
\item \contentsline{section}{Sctimer}{\pageref{group__sctimer}}{}
\item \contentsline{section}{Uart}{\pageref{group__uart}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Drivers}{\pageref{group__drivers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___i2_c___exported___types}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+mode}{\pageref{group___i2_c__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+duty\+\_\+cycle\+\_\+in\+\_\+fast\+\_\+mode}{\pageref{group___i2_c__duty__cycle__in__fast__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledgement}{\pageref{group___i2_c__acknowledgement}}{}
\item \contentsline{section}{I2\+C\+\_\+transfer\+\_\+direction}{\pageref{group___i2_c__transfer__direction}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledged\+\_\+address}{\pageref{group___i2_c__acknowledged__address}}{}
\item \contentsline{section}{I2\+C\+\_\+registers}{\pageref{group___i2_c__registers}}{}
\item \contentsline{section}{I2\+C\+\_\+\+S\+M\+Bus\+\_\+alert\+\_\+pin\+\_\+level}{\pageref{group___i2_c___s_m_bus__alert__pin__level}}{}
\item \contentsline{section}{I2\+C\+\_\+\+P\+E\+C\+\_\+position}{\pageref{group___i2_c___p_e_c__position}}{}
\item \contentsline{section}{I2\+C\+\_\+\+N\+C\+A\+K\+\_\+position}{\pageref{group___i2_c___n_c_a_k__position}}{}
\item \contentsline{section}{I2\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___i2_c__interrupts__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+flags\+\_\+definition}{\pageref{group___i2_c__flags__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Events}{\pageref{group___i2_c___events}}{}
\item \contentsline{section}{I2\+C\+\_\+own\+\_\+address1}{\pageref{group___i2_c__own__address1}}{}
\item \contentsline{section}{I2\+C\+\_\+clock\+\_\+speed}{\pageref{group___i2_c__clock__speed}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___i2_c___exported___macros}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_c___exported___functions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___i2_c___private___types_definitions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___i2_c___private___defines}}{}
\item \contentsline{section}{I2C Private Macros}{\pageref{group___i2_c___private___macros}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___i2_c___private___variables}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___i2_c___private___function_prototypes}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___i2_c___private___functions}}{}
\item \contentsline{section}{I2C Public Types}{\pageref{group___i2_c___public___types}}{}
\item \contentsline{section}{I2C Public Functions}{\pageref{group___i2_c___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+D\+LC}{\pageref{group___h_d_l_c}}{}
\item \contentsline{section}{Open\+Sensors}{\pageref{group___open_sensors}}{}
\item \contentsline{section}{Open\+Serial}{\pageref{group___open_serial}}{}
\item \contentsline{section}{Open\+Timers}{\pageref{group___open_timers}}{}
\item \contentsline{section}{Button}{\pageref{group___button}}{}
\item \contentsline{section}{Gyro}{\pageref{group___gyro}}{}
\item \contentsline{section}{Heli}{\pageref{group___heli}}{}
\item \contentsline{section}{Large\+Range\+Accel}{\pageref{group___large_range_accel}}{}
\item \contentsline{section}{Magnetometer}{\pageref{group___magnetometer}}{}
\item \contentsline{section}{P\+WM}{\pageref{group___p_w_m}}{}
\item \contentsline{section}{Sensitive\+Accel}{\pageref{group___sensitive_accel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Core Lint Configuration}{\pageref{group___c_m_s_i_s___c_m3__core___lint_cinfiguration}}{}
\item \contentsline{section}{C\+M3 Core Definitions}{\pageref{group___c_m_s_i_s___c_m3__core__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Core Register}{\pageref{group___c_m_s_i_s___c_m3__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 N\+V\+IC}{\pageref{group___c_m_s_i_s___c_m3___n_v_i_c}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 S\+CB}{\pageref{group___c_m_s_i_s___c_m3___s_c_b}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Sys\+Tick}{\pageref{group___c_m_s_i_s___c_m3___sys_tick}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 I\+TM}{\pageref{group___c_m_s_i_s___c_m3___i_t_m}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Interrupt Type}{\pageref{group___c_m_s_i_s___c_m3___interrupt_type}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Core Debug}{\pageref{group___c_m_s_i_s___c_m3___core_debug}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Core Function Interface}{\pageref{group___c_m_s_i_s___c_m3___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS C\+M3 Core Debug Interface}{\pageref{group___c_m_s_i_s___c_m3___core_debug_interface}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f10x}{\pageref{group__stm32f10x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f10x\+\_\+system}{\pageref{group__stm32f10x__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f10x___system___private___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f10x___system___private___types_definitions}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f10x___system___private___defines}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f10x___system___private___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f10x___system___private___variables}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f10x___system___private___function_prototypes}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f10x___system___private___functions}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f10x___system___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_f10x___system___exported__types}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f10x___system___exported___constants}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f10x___system___exported___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f10x___system___exported___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group___s_t_m32_f10x___std_periph___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+SC}{\pageref{group___m_i_s_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___m_i_s_c___exported___types}}{}
\item \contentsline{section}{N\+V\+I\+C\+\_\+\+Priority\+\_\+\+Table}{\pageref{group___n_v_i_c___priority___table}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___m_i_s_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Vector\+\_\+\+Table\+\_\+\+Base}{\pageref{group___vector___table___base}}{}
\item \contentsline{section}{System\+\_\+\+Low\+\_\+\+Power}{\pageref{group___system___low___power}}{}
\item \contentsline{section}{Preemption\+\_\+\+Priority\+\_\+\+Group}{\pageref{group___preemption___priority___group}}{}
\item \contentsline{section}{Sys\+Tick\+\_\+clock\+\_\+source}{\pageref{group___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___m_i_s_c___exported___macros}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___m_i_s_c___exported___functions}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___m_i_s_c___private___types_definitions}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___m_i_s_c___private___defines}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___m_i_s_c___private___macros}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___m_i_s_c___private___variables}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___m_i_s_c___private___function_prototypes}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___m_i_s_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+DC}{\pageref{group___a_d_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___a_d_c___exported___types}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___a_d_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+mode}{\pageref{group___a_d_c__mode}}{}
\item \contentsline{section}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__sources__for__regular__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+data\+\_\+align}{\pageref{group___a_d_c__data__align}}{}
\item \contentsline{section}{A\+D\+C\+\_\+channels}{\pageref{group___a_d_c__channels}}{}
\item \contentsline{section}{A\+D\+C\+\_\+sampling\+\_\+time}{\pageref{group___a_d_c__sampling__time}}{}
\item \contentsline{section}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+injected\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__sources__for__injected__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+channel\+\_\+selection}{\pageref{group___a_d_c__injected__channel__selection}}{}
\item \contentsline{section}{A\+D\+C\+\_\+analog\+\_\+watchdog\+\_\+selection}{\pageref{group___a_d_c__analog__watchdog__selection}}{}
\item \contentsline{section}{A\+D\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___a_d_c__interrupts__definition}}{}
\item \contentsline{section}{A\+D\+C\+\_\+flags\+\_\+definition}{\pageref{group___a_d_c__flags__definition}}{}
\item \contentsline{section}{A\+D\+C\+\_\+thresholds}{\pageref{group___a_d_c__thresholds}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+offset}{\pageref{group___a_d_c__injected__offset}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+length}{\pageref{group___a_d_c__injected__length}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+rank}{\pageref{group___a_d_c__injected__rank}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+length}{\pageref{group___a_d_c__regular__length}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+rank}{\pageref{group___a_d_c__regular__rank}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+discontinuous\+\_\+mode\+\_\+number}{\pageref{group___a_d_c__regular__discontinuous__mode__number}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___a_d_c___exported___macros}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___a_d_c___exported___functions}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___a_d_c___private___types_definitions}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___a_d_c___private___defines}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___a_d_c___private___macros}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___a_d_c___private___variables}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___a_d_c___private___function_prototypes}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___a_d_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{B\+KP}{\pageref{group___b_k_p}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{B\+K\+P\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___b_k_p___exported___types}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___b_k_p___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tamper\+\_\+\+Pin\+\_\+active\+\_\+level}{\pageref{group___tamper___pin__active__level}}{}
\item \contentsline{section}{R\+T\+C\+\_\+output\+\_\+source\+\_\+to\+\_\+output\+\_\+on\+\_\+the\+\_\+\+Tamper\+\_\+pin}{\pageref{group___r_t_c__output__source__to__output__on__the___tamper__pin}}{}
\item \contentsline{section}{Data\+\_\+\+Backup\+\_\+\+Register}{\pageref{group___data___backup___register}}{}
\end{DoxyCompactList}
\item \contentsline{section}{B\+K\+P\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___b_k_p___exported___macros}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___b_k_p___exported___functions}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___b_k_p___private___types_definitions}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___b_k_p___private___defines}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___b_k_p___private___macros}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___b_k_p___private___variables}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___b_k_p___private___function_prototypes}}{}
\item \contentsline{section}{B\+K\+P\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___b_k_p___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+AN}{\pageref{group___c_a_n}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+A\+N\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___c_a_n___exported___types}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___c_a_n___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+A\+N\+\_\+sleep\+\_\+constants}{\pageref{group___c_a_n__sleep__constants}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Mode}{\pageref{group___c_a_n___mode}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Operating\+\_\+\+Mode}{\pageref{group___c_a_n___operating___mode}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Mode\+\_\+\+Status}{\pageref{group___c_a_n___mode___status}}{}
\item \contentsline{section}{C\+A\+N\+\_\+synchronisation\+\_\+jump\+\_\+width}{\pageref{group___c_a_n__synchronisation__jump__width}}{}
\item \contentsline{section}{C\+A\+N\+\_\+time\+\_\+quantum\+\_\+in\+\_\+bit\+\_\+segment\+\_\+1}{\pageref{group___c_a_n__time__quantum__in__bit__segment__1}}{}
\item \contentsline{section}{C\+A\+N\+\_\+time\+\_\+quantum\+\_\+in\+\_\+bit\+\_\+segment\+\_\+2}{\pageref{group___c_a_n__time__quantum__in__bit__segment__2}}{}
\item \contentsline{section}{C\+A\+N\+\_\+clock\+\_\+prescaler}{\pageref{group___c_a_n__clock__prescaler}}{}
\item \contentsline{section}{C\+A\+N\+\_\+filter\+\_\+number}{\pageref{group___c_a_n__filter__number}}{}
\item \contentsline{section}{C\+A\+N\+\_\+filter\+\_\+mode}{\pageref{group___c_a_n__filter__mode}}{}
\item \contentsline{section}{C\+A\+N\+\_\+filter\+\_\+scale}{\pageref{group___c_a_n__filter__scale}}{}
\item \contentsline{section}{C\+A\+N\+\_\+filter\+\_\+\+F\+I\+FO}{\pageref{group___c_a_n__filter___f_i_f_o}}{}
\item \contentsline{section}{Start\+\_\+bank\+\_\+filter\+\_\+for\+\_\+slave\+\_\+\+C\+AN}{\pageref{group___start__bank__filter__for__slave___c_a_n}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Tx}{\pageref{group___c_a_n___tx}}{}
\item \contentsline{section}{C\+A\+N\+\_\+identifier\+\_\+type}{\pageref{group___c_a_n__identifier__type}}{}
\item \contentsline{section}{C\+A\+N\+\_\+remote\+\_\+transmission\+\_\+request}{\pageref{group___c_a_n__remote__transmission__request}}{}
\item \contentsline{section}{C\+A\+N\+\_\+transmit\+\_\+constants}{\pageref{group___c_a_n__transmit__constants}}{}
\item \contentsline{section}{C\+A\+N\+\_\+receive\+\_\+\+F\+I\+F\+O\+\_\+number\+\_\+constants}{\pageref{group___c_a_n__receive___f_i_f_o__number__constants}}{}
\item \contentsline{section}{C\+A\+N\+\_\+wake\+\_\+up\+\_\+constants}{\pageref{group___c_a_n__wake__up__constants}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Error\+\_\+\+Code\+\_\+constants}{\pageref{group___c_a_n___error___code__constants}}{}
\item \contentsline{section}{C\+A\+N\+\_\+flags}{\pageref{group___c_a_n__flags}}{}
\item \contentsline{section}{C\+A\+N\+\_\+interrupts}{\pageref{group___c_a_n__interrupts}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Legacy}{\pageref{group___c_a_n___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+A\+N\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___c_a_n___exported___macros}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_a_n___exported___functions}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___c_a_n___private___types_definitions}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___c_a_n___private___defines}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___c_a_n___private___macros}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___c_a_n___private___variables}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___c_a_n___private___function_prototypes}}{}
\item \contentsline{section}{C\+A\+N\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___c_a_n___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+EC}{\pageref{group___c_e_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+E\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___c_e_c___exported___types}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___c_e_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+E\+C\+\_\+\+Bit\+Timing\+\_\+\+Mode}{\pageref{group___c_e_c___bit_timing___mode}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Bit\+Period\+\_\+\+Mode}{\pageref{group___c_e_c___bit_period___mode}}{}
\item \contentsline{section}{C\+E\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___c_e_c__interrupts__definition}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Own\+\_\+\+Address}{\pageref{group___c_e_c___own___address}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Prescaler}{\pageref{group___c_e_c___prescaler}}{}
\item \contentsline{section}{C\+E\+C\+\_\+flags\+\_\+definition}{\pageref{group___c_e_c__flags__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+E\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___c_e_c___exported___macros}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_e_c___exported___functions}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___c_e_c___private___types_definitions}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___c_e_c___private___defines}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___c_e_c___private___macros}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___c_e_c___private___variables}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___c_e_c___private___function_prototypes}}{}
\item \contentsline{section}{C\+E\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___c_e_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+RC}{\pageref{group___c_r_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+R\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___c_r_c___exported___types}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___c_r_c___exported___constants}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___c_r_c___exported___macros}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_r_c___exported___functions}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___c_r_c___private___types_definitions}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___c_r_c___private___defines}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___c_r_c___private___macros}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___c_r_c___private___variables}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___c_r_c___private___function_prototypes}}{}
\item \contentsline{section}{C\+R\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___c_r_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+AC}{\pageref{group___d_a_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___d_a_c___exported___types}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___d_a_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+trigger\+\_\+selection}{\pageref{group___d_a_c__trigger__selection}}{}
\item \contentsline{section}{D\+A\+C\+\_\+wave\+\_\+generation}{\pageref{group___d_a_c__wave__generation}}{}
\item \contentsline{section}{D\+A\+C\+\_\+lfsrunmask\+\_\+triangleamplitude}{\pageref{group___d_a_c__lfsrunmask__triangleamplitude}}{}
\item \contentsline{section}{D\+A\+C\+\_\+output\+\_\+buffer}{\pageref{group___d_a_c__output__buffer}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Channel\+\_\+selection}{\pageref{group___d_a_c___channel__selection}}{}
\item \contentsline{section}{D\+A\+C\+\_\+data\+\_\+alignment}{\pageref{group___d_a_c__data__alignment}}{}
\item \contentsline{section}{D\+A\+C\+\_\+data}{\pageref{group___d_a_c__data}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___d_a_c___exported___macros}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___d_a_c___exported___functions}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___d_a_c___private___types_definitions}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___d_a_c___private___defines}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___d_a_c___private___macros}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___d_a_c___private___variables}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___d_a_c___private___function_prototypes}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___d_a_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+B\+G\+M\+CU}{\pageref{group___d_b_g_m_c_u}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___d_b_g_m_c_u___exported___types}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___d_b_g_m_c_u___exported___constants}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___d_b_g_m_c_u___exported___macros}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___d_b_g_m_c_u___exported___functions}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___d_b_g_m_c_u___private___types_definitions}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___d_b_g_m_c_u___private___defines}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___d_b_g_m_c_u___private___macros}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___d_b_g_m_c_u___private___variables}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___d_b_g_m_c_u___private___function_prototypes}}{}
\item \contentsline{section}{D\+B\+G\+M\+C\+U\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___d_b_g_m_c_u___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___d_m_a___exported___types}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}{\pageref{group___d_m_a__data__transfer__direction}}{}
\item \contentsline{section}{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}{\pageref{group___d_m_a__peripheral__incremented__mode}}{}
\item \contentsline{section}{D\+M\+A\+\_\+memory\+\_\+incremented\+\_\+mode}{\pageref{group___d_m_a__memory__incremented__mode}}{}
\item \contentsline{section}{D\+M\+A\+\_\+peripheral\+\_\+data\+\_\+size}{\pageref{group___d_m_a__peripheral__data__size}}{}
\item \contentsline{section}{D\+M\+A\+\_\+memory\+\_\+data\+\_\+size}{\pageref{group___d_m_a__memory__data__size}}{}
\item \contentsline{section}{D\+M\+A\+\_\+circular\+\_\+normal\+\_\+mode}{\pageref{group___d_m_a__circular__normal__mode}}{}
\item \contentsline{section}{D\+M\+A\+\_\+priority\+\_\+level}{\pageref{group___d_m_a__priority__level}}{}
\item \contentsline{section}{D\+M\+A\+\_\+memory\+\_\+to\+\_\+memory}{\pageref{group___d_m_a__memory__to__memory}}{}
\item \contentsline{section}{D\+M\+A\+\_\+interrupts\+\_\+definition}{\pageref{group___d_m_a__interrupts__definition}}{}
\item \contentsline{section}{D\+M\+A\+\_\+flags\+\_\+definition}{\pageref{group___d_m_a__flags__definition}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Buffer\+\_\+\+Size}{\pageref{group___d_m_a___buffer___size}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___d_m_a___exported___macros}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___d_m_a___exported___functions}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___d_m_a___private___types_definitions}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___d_m_a___private___defines}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___d_m_a___private___macros}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___d_m_a___private___variables}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___d_m_a___private___function_prototypes}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___d_m_a___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI}{\pageref{group___e_x_t_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___e_x_t_i___exported___types}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___e_x_t_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Lines}{\pageref{group___e_x_t_i___lines}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___e_x_t_i___exported___macros}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___e_x_t_i___exported___functions}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___e_x_t_i___private___types_definitions}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___e_x_t_i___private___defines}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___e_x_t_i___private___macros}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___e_x_t_i___private___variables}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___e_x_t_i___private___function_prototypes}}{}
\item \contentsline{section}{E\+X\+T\+I\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___e_x_t_i___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH}{\pageref{group___f_l_a_s_h}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___f_l_a_s_h___exported___types}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___f_l_a_s_h___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Flash\+\_\+\+Latency}{\pageref{group___flash___latency}}{}
\item \contentsline{section}{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}{\pageref{group___half___cycle___enable___disable}}{}
\item \contentsline{section}{Prefetch\+\_\+\+Buffer\+\_\+\+Enable\+\_\+\+Disable}{\pageref{group___prefetch___buffer___enable___disable}}{}
\item \contentsline{section}{Option\+\_\+\+Bytes\+\_\+\+Write\+\_\+\+Protection}{\pageref{group___option___bytes___write___protection}}{}
\item \contentsline{section}{Option\+\_\+\+Bytes\+\_\+\+I\+Watchdog}{\pageref{group___option___bytes___i_watchdog}}{}
\item \contentsline{section}{Option\+\_\+\+Bytes\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+OP}{\pageref{group___option___bytes__n_r_s_t___s_t_o_p}}{}
\item \contentsline{section}{Option\+\_\+\+Bytes\+\_\+n\+R\+S\+T\+\_\+\+S\+T\+D\+BY}{\pageref{group___option___bytes__n_r_s_t___s_t_d_b_y}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Interrupts}{\pageref{group___f_l_a_s_h___interrupts}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Flags}{\pageref{group___f_l_a_s_h___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___exported___functions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___f_l_a_s_h___private___types_definitions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___f_l_a_s_h___private___defines}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___f_l_a_s_h___private___macros}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___f_l_a_s_h___private___variables}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___f_l_a_s_h___private___function_prototypes}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+S\+MC}{\pageref{group___f_s_m_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___f_s_m_c___exported___types}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___f_s_m_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Bank}{\pageref{group___f_s_m_c___n_o_r_s_r_a_m___bank}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Bank}{\pageref{group___f_s_m_c___n_a_n_d___bank}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Bank}{\pageref{group___f_s_m_c___p_c_c_a_r_d___bank}}{}
\item \contentsline{section}{N\+O\+R\+\_\+\+S\+R\+A\+M\+\_\+\+Controller}{\pageref{group___n_o_r___s_r_a_m___controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Address\+\_\+\+Bus\+\_\+\+Multiplexing}{\pageref{group___f_s_m_c___data___address___bus___multiplexing}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Memory\+\_\+\+Type}{\pageref{group___f_s_m_c___memory___type}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width}{\pageref{group___f_s_m_c___data___width}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Burst\+\_\+\+Access\+\_\+\+Mode}{\pageref{group___f_s_m_c___burst___access___mode}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}{\pageref{group___f_s_m_c___asynchronous_wait}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal\+\_\+\+Polarity}{\pageref{group___f_s_m_c___wait___signal___polarity}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wrap\+\_\+\+Mode}{\pageref{group___f_s_m_c___wrap___mode}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Timing}{\pageref{group___f_s_m_c___wait___timing}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Operation}{\pageref{group___f_s_m_c___write___operation}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal}{\pageref{group___f_s_m_c___wait___signal}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Extended\+\_\+\+Mode}{\pageref{group___f_s_m_c___extended___mode}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Burst}{\pageref{group___f_s_m_c___write___burst}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Address\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___address___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Address\+\_\+\+Hold\+\_\+\+Time}{\pageref{group___f_s_m_c___address___hold___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___data___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Bus\+\_\+\+Turn\+\_\+around\+\_\+\+Duration}{\pageref{group___f_s_m_c___bus___turn__around___duration}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+C\+L\+K\+\_\+\+Division}{\pageref{group___f_s_m_c___c_l_k___division}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Latency}{\pageref{group___f_s_m_c___data___latency}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Access\+\_\+\+Mode}{\pageref{group___f_s_m_c___access___mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+Controller}{\pageref{group___n_a_n_d___p_c_c_a_r_d___controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature}{\pageref{group___f_s_m_c___wait__feature}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+E\+CC}{\pageref{group___f_s_m_c___e_c_c}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Page\+\_\+\+Size}{\pageref{group___f_s_m_c___e_c_c___page___size}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___t_c_l_r___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+T\+A\+R\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___t_a_r___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___wait___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Hold\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___hold___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Hi\+Z\+\_\+\+Setup\+\_\+\+Time}{\pageref{group___f_s_m_c___hi_z___setup___time}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Interrupt\+\_\+sources}{\pageref{group___f_s_m_c___interrupt__sources}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Flags}{\pageref{group___f_s_m_c___flags}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___f_s_m_c___exported___macros}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_s_m_c___exported___functions}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___f_s_m_c___private___types_definitions}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___f_s_m_c___private___defines}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___f_s_m_c___private___macros}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___f_s_m_c___private___variables}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___f_s_m_c___private___function_prototypes}}{}
\item \contentsline{section}{F\+S\+M\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___f_s_m_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___g_p_i_o___exported___types}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+pins\+\_\+define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Remap\+\_\+define}{\pageref{group___g_p_i_o___remap__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Port\+\_\+\+Sources}{\pageref{group___g_p_i_o___port___sources}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Pin\+\_\+sources}{\pageref{group___g_p_i_o___pin__sources}}{}
\item \contentsline{section}{Ethernet\+\_\+\+Media\+\_\+\+Interface}{\pageref{group___ethernet___media___interface}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___g_p_i_o___exported___macros}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o___exported___functions}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___g_p_i_o___private___types_definitions}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___g_p_i_o___private___defines}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___g_p_i_o___private___macros}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___g_p_i_o___private___variables}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___g_p_i_o___private___function_prototypes}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___i2_c___exported___types}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+mode}{\pageref{group___i2_c__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+duty\+\_\+cycle\+\_\+in\+\_\+fast\+\_\+mode}{\pageref{group___i2_c__duty__cycle__in__fast__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledgement}{\pageref{group___i2_c__acknowledgement}}{}
\item \contentsline{section}{I2\+C\+\_\+transfer\+\_\+direction}{\pageref{group___i2_c__transfer__direction}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledged\+\_\+address}{\pageref{group___i2_c__acknowledged__address}}{}
\item \contentsline{section}{I2\+C\+\_\+registers}{\pageref{group___i2_c__registers}}{}
\item \contentsline{section}{I2\+C\+\_\+\+S\+M\+Bus\+\_\+alert\+\_\+pin\+\_\+level}{\pageref{group___i2_c___s_m_bus__alert__pin__level}}{}
\item \contentsline{section}{I2\+C\+\_\+\+P\+E\+C\+\_\+position}{\pageref{group___i2_c___p_e_c__position}}{}
\item \contentsline{section}{I2\+C\+\_\+\+N\+C\+A\+K\+\_\+position}{\pageref{group___i2_c___n_c_a_k__position}}{}
\item \contentsline{section}{I2\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___i2_c__interrupts__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+flags\+\_\+definition}{\pageref{group___i2_c__flags__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Events}{\pageref{group___i2_c___events}}{}
\item \contentsline{section}{I2\+C\+\_\+own\+\_\+address1}{\pageref{group___i2_c__own__address1}}{}
\item \contentsline{section}{I2\+C\+\_\+clock\+\_\+speed}{\pageref{group___i2_c__clock__speed}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___i2_c___exported___macros}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_c___exported___functions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___i2_c___private___types_definitions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___i2_c___private___defines}}{}
\item \contentsline{section}{I2C Private Macros}{\pageref{group___i2_c___private___macros}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___i2_c___private___variables}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___i2_c___private___function_prototypes}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___i2_c___private___functions}}{}
\item \contentsline{section}{I2C Public Types}{\pageref{group___i2_c___public___types}}{}
\item \contentsline{section}{I2C Public Functions}{\pageref{group___i2_c___public___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I\+W\+DG}{\pageref{group___i_w_d_g}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___i_w_d_g___exported___types}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___i_w_d_g___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Write\+Access}{\pageref{group___i_w_d_g___write_access}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+prescaler}{\pageref{group___i_w_d_g__prescaler}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Flag}{\pageref{group___i_w_d_g___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___i_w_d_g___exported___macros}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i_w_d_g___exported___functions}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___i_w_d_g___private___types_definitions}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___i_w_d_g___private___defines}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___i_w_d_g___private___macros}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___i_w_d_g___private___variables}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___i_w_d_g___private___function_prototypes}}{}
\item \contentsline{section}{I\+W\+D\+G\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___i_w_d_g___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR}{\pageref{group___p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___p_w_r___exported___types}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___p_w_r___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+V\+D\+\_\+detection\+\_\+level}{\pageref{group___p_v_d__detection__level}}{}
\item \contentsline{section}{Regulator\+\_\+state\+\_\+is\+\_\+\+S\+T\+O\+P\+\_\+mode}{\pageref{group___regulator__state__is___s_t_o_p__mode}}{}
\item \contentsline{section}{S\+T\+O\+P\+\_\+mode\+\_\+entry}{\pageref{group___s_t_o_p__mode__entry}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Flag}{\pageref{group___p_w_r___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___p_w_r___exported___macros}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___p_w_r___exported___functions}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___p_w_r___private___types_definitions}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___p_w_r___private___defines}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___p_w_r___private___macros}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___p_w_r___private___variables}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___p_w_r___private___function_prototypes}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___p_w_r___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___r_c_c___exported___types}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+S\+E\+\_\+configuration}{\pageref{group___h_s_e__configuration}}{}
\item \contentsline{section}{P\+L\+L\+\_\+entry\+\_\+clock\+\_\+source}{\pageref{group___p_l_l__entry__clock__source}}{}
\item \contentsline{section}{P\+L\+L\+\_\+multiplication\+\_\+factor}{\pageref{group___p_l_l__multiplication__factor}}{}
\item \contentsline{section}{P\+R\+E\+D\+I\+V1\+\_\+division\+\_\+factor}{\pageref{group___p_r_e_d_i_v1__division__factor}}{}
\item \contentsline{section}{P\+R\+E\+D\+I\+V1\+\_\+clock\+\_\+source}{\pageref{group___p_r_e_d_i_v1__clock__source}}{}
\item \contentsline{section}{System\+\_\+clock\+\_\+source}{\pageref{group___system__clock__source}}{}
\item \contentsline{section}{A\+H\+B\+\_\+clock\+\_\+source}{\pageref{group___a_h_b__clock__source}}{}
\item \contentsline{section}{A\+P\+B1\+\_\+\+A\+P\+B2\+\_\+clock\+\_\+source}{\pageref{group___a_p_b1___a_p_b2__clock__source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Interrupt\+\_\+source}{\pageref{group___r_c_c___interrupt__source}}{}
\item \contentsline{section}{U\+S\+B\+\_\+\+Device\+\_\+clock\+\_\+source}{\pageref{group___u_s_b___device__clock__source}}{}
\item \contentsline{section}{A\+D\+C\+\_\+clock\+\_\+source}{\pageref{group___a_d_c__clock__source}}{}
\item \contentsline{section}{L\+S\+E\+\_\+configuration}{\pageref{group___l_s_e__configuration}}{}
\item \contentsline{section}{R\+T\+C\+\_\+clock\+\_\+source}{\pageref{group___r_t_c__clock__source}}{}
\item \contentsline{section}{A\+H\+B\+\_\+peripheral}{\pageref{group___a_h_b__peripheral}}{}
\item \contentsline{section}{A\+P\+B2\+\_\+peripheral}{\pageref{group___a_p_b2__peripheral}}{}
\item \contentsline{section}{A\+P\+B1\+\_\+peripheral}{\pageref{group___a_p_b1__peripheral}}{}
\item \contentsline{section}{Clock\+\_\+source\+\_\+to\+\_\+output\+\_\+on\+\_\+\+M\+C\+O\+\_\+pin}{\pageref{group___clock__source__to__output__on___m_c_o__pin}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Flag}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___r_c_c___exported___macros}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c___exported___functions}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___r_c_c___private___types_definitions}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___r_c_c___private___defines}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___r_c_c___private___macros}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___r_c_c___private___variables}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___r_c_c___private___function_prototypes}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_c_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+TC}{\pageref{group___r_t_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+T\+C\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___r_t_c___exported___types}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_t_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+T\+C\+\_\+interrupts\+\_\+define}{\pageref{group___r_t_c__interrupts__define}}{}
\item \contentsline{section}{R\+T\+C\+\_\+interrupts\+\_\+flags}{\pageref{group___r_t_c__interrupts__flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+T\+C\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___r_t_c___exported___macros}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_t_c___exported___functions}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___r_t_c___private___types_definitions}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___r_t_c___private___defines}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___r_t_c___private___macros}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___r_t_c___private___variables}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___r_t_c___private___function_prototypes}}{}
\item \contentsline{section}{R\+T\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_t_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+D\+IO}{\pageref{group___s_d_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___s_d_i_o___exported___types}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_d_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Edge}{\pageref{group___s_d_i_o___clock___edge}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}{\pageref{group___s_d_i_o___clock___bypass}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save}{\pageref{group___s_d_i_o___clock___power___save}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Bus\+\_\+\+Wide}{\pageref{group___s_d_i_o___bus___wide}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}{\pageref{group___s_d_i_o___hardware___flow___control}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Power\+\_\+\+State}{\pageref{group___s_d_i_o___power___state}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Interrupt\+\_\+sources}{\pageref{group___s_d_i_o___interrupt__sources}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Command\+\_\+\+Index}{\pageref{group___s_d_i_o___command___index}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Response\+\_\+\+Type}{\pageref{group___s_d_i_o___response___type}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}{\pageref{group___s_d_i_o___wait___interrupt___state}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+C\+P\+S\+M\+\_\+\+State}{\pageref{group___s_d_i_o___c_p_s_m___state}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Response\+\_\+\+Registers}{\pageref{group___s_d_i_o___response___registers}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Data\+\_\+\+Length}{\pageref{group___s_d_i_o___data___length}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Data\+\_\+\+Block\+\_\+\+Size}{\pageref{group___s_d_i_o___data___block___size}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Transfer\+\_\+\+Direction}{\pageref{group___s_d_i_o___transfer___direction}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Transfer\+\_\+\+Type}{\pageref{group___s_d_i_o___transfer___type}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+D\+P\+S\+M\+\_\+\+State}{\pageref{group___s_d_i_o___d_p_s_m___state}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Flags}{\pageref{group___s_d_i_o___flags}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Read\+\_\+\+Wait\+\_\+\+Mode}{\pageref{group___s_d_i_o___read___wait___mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_d_i_o___exported___macros}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_d_i_o___exported___functions}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_d_i_o___private___types_definitions}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_d_i_o___private___defines}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_d_i_o___private___macros}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_d_i_o___private___variables}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_d_i_o___private___function_prototypes}}{}
\item \contentsline{section}{S\+D\+I\+O\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_d_i_o___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+PI}{\pageref{group___s_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___s_p_i___exported___types}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_p_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+data\+\_\+direction}{\pageref{group___s_p_i__data__direction}}{}
\item \contentsline{section}{S\+P\+I\+\_\+mode}{\pageref{group___s_p_i__mode}}{}
\item \contentsline{section}{S\+P\+I\+\_\+data\+\_\+size}{\pageref{group___s_p_i__data__size}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___s_p_i___clock___polarity}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___s_p_i___clock___phase}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Slave\+\_\+\+Select\+\_\+management}{\pageref{group___s_p_i___slave___select__management}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}{\pageref{group___s_p_i___baud_rate___prescaler}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+M\+S\+B\+\_\+\+L\+S\+B\+\_\+transmission}{\pageref{group___s_p_i___m_s_b___l_s_b__transmission}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Mode}{\pageref{group___i2_s___mode}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Standard}{\pageref{group___i2_s___standard}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Data\+\_\+\+Format}{\pageref{group___i2_s___data___format}}{}
\item \contentsline{section}{I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}{\pageref{group___i2_s___m_c_l_k___output}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Audio\+\_\+\+Frequency}{\pageref{group___i2_s___audio___frequency}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___i2_s___clock___polarity}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+\_\+transfer\+\_\+requests}{\pageref{group___s_p_i___i2_s___d_m_a__transfer__requests}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+N\+S\+S\+\_\+internal\+\_\+software\+\_\+management}{\pageref{group___s_p_i___n_s_s__internal__software__management}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Transmit\+\_\+\+Receive}{\pageref{group___s_p_i___c_r_c___transmit___receive}}{}
\item \contentsline{section}{S\+P\+I\+\_\+direction\+\_\+transmit\+\_\+receive}{\pageref{group___s_p_i__direction__transmit__receive}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+interrupts\+\_\+definition}{\pageref{group___s_p_i___i2_s__interrupts__definition}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+flags\+\_\+definition}{\pageref{group___s_p_i___i2_s__flags__definition}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+C\+R\+C\+\_\+polynomial}{\pageref{group___s_p_i___c_r_c__polynomial}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_p_i___exported___macros}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_p_i___exported___functions}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_p_i___private___types_definitions}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_p_i___private___defines}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_p_i___private___macros}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_p_i___private___variables}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_p_i___private___function_prototypes}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_p_i___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___t_i_m___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Exported\+\_\+constants}{\pageref{group___t_i_m___exported__constants}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+P\+W\+M\+\_\+modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+One\+\_\+\+Pulse\+\_\+\+Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Clock\+\_\+\+Division\+\_\+\+C\+KD}{\pageref{group___t_i_m___clock___division___c_k_d}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Counter\+\_\+\+Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+state}{\pageref{group___t_i_m___output___compare__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+state}{\pageref{group___t_i_m___output___compare___n__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Capture\+\_\+\+Compare\+\_\+state}{\pageref{group___t_i_m___capture___compare__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+N\+\_\+state}{\pageref{group___t_i_m___capture___compare___n__state}}{}
\item \contentsline{section}{Break\+\_\+\+Input\+\_\+enable\+\_\+disable}{\pageref{group___break___input__enable__disable}}{}
\item \contentsline{section}{Break\+\_\+\+Polarity}{\pageref{group___break___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+A\+O\+E\+\_\+\+Bit\+\_\+\+Set\+\_\+\+Reset}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{Lock\+\_\+level}{\pageref{group___lock__level}}{}
\item \contentsline{section}{O\+S\+S\+I\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Idle\+\_\+mode\+\_\+state}{\pageref{group___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{O\+S\+S\+R\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Run\+\_\+mode\+\_\+state}{\pageref{group___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{T\+I\+M\+\_\+interrupt\+\_\+sources}{\pageref{group___t_i_m__interrupt__sources}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Base\+\_\+address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Burst\+\_\+\+Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Prescaler}{\pageref{group___t_i_m___external___trigger___prescaler}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Internal\+\_\+\+Trigger\+\_\+\+Selection}{\pageref{group___t_i_m___internal___trigger___selection}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+T\+Ix\+\_\+\+External\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___t_i_m___t_ix___external___clock___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Polarity}{\pageref{group___t_i_m___external___trigger___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Prescaler\+\_\+\+Reload\+\_\+\+Mode}{\pageref{group___t_i_m___prescaler___reload___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Forced\+\_\+\+Action}{\pageref{group___t_i_m___forced___action}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Event\+\_\+\+Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Update\+\_\+\+Source}{\pageref{group___t_i_m___update___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}{\pageref{group___t_i_m___output___compare___preload___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Fast\+\_\+\+State}{\pageref{group___t_i_m___output___compare___fast___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Clear\+\_\+\+State}{\pageref{group___t_i_m___output___compare___clear___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Trigger\+\_\+\+Output\+\_\+\+Source}{\pageref{group___t_i_m___trigger___output___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Master\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Flags}{\pageref{group___t_i_m___flags}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Filer\+\_\+\+Value}{\pageref{group___t_i_m___input___capture___filer___value}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Filter}{\pageref{group___t_i_m___external___trigger___filter}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Legacy}{\pageref{group___t_i_m___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___t_i_m___exported___macros}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___t_i_m___exported___functions}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___t_i_m___private___types_definitions}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___t_i_m___private___defines}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___t_i_m___private___macros}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___t_i_m___private___variables}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___t_i_m___private___function_prototypes}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___t_i_m___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+RT}{\pageref{group___u_s_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_a_r_t___exported___types}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___u_s_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Word\+\_\+\+Length}{\pageref{group___u_s_a_r_t___word___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Stop\+\_\+\+Bits}{\pageref{group___u_s_a_r_t___stop___bits}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Parity}{\pageref{group___u_s_a_r_t___parity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Mode}{\pageref{group___u_s_a_r_t___mode}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}{\pageref{group___u_s_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock}{\pageref{group___u_s_a_r_t___clock}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___u_s_a_r_t___clock___polarity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___u_s_a_r_t___clock___phase}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit}{\pageref{group___u_s_a_r_t___last___bit}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Interrupt\+\_\+definition}{\pageref{group___u_s_a_r_t___interrupt__definition}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+Requests}{\pageref{group___u_s_a_r_t___d_m_a___requests}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+methods}{\pageref{group___u_s_a_r_t___wake_up__methods}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+Break\+\_\+\+Detection\+\_\+\+Length}{\pageref{group___u_s_a_r_t___l_i_n___break___detection___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+\_\+\+Low\+\_\+\+Power}{\pageref{group___u_s_a_r_t___ir_d_a___low___power}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Flags}{\pageref{group___u_s_a_r_t___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_a_r_t___exported___macros}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___exported___functions}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_a_r_t___private___types_definitions}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_a_r_t___private___defines}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_a_r_t___private___macros}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_a_r_t___private___variables}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_a_r_t___private___function_prototypes}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{W\+W\+DG}{\pageref{group___w_w_d_g}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___w_w_d_g___exported___types}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___w_w_d_g___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Prescaler}{\pageref{group___w_w_d_g___prescaler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___w_w_d_g___exported___macros}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___w_w_d_g___exported___functions}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___w_w_d_g___private___types_definitions}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___w_w_d_g___private___defines}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___w_w_d_g___private___macros}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___w_w_d_g___private___variables}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___w_w_d_g___private___function_prototypes}}{}
\item \contentsline{section}{W\+W\+D\+G\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___w_w_d_g___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Adc\+\_\+api}{\pageref{group__adc__api}}{}
\item \contentsline{section}{Aes\+\_\+api}{\pageref{group__aes__api}}{}
\item \contentsline{section}{Ccm\+\_\+api}{\pageref{group__ccm__api}}{}
\item \contentsline{section}{Debug\+\_\+api}{\pageref{group__debug__api}}{}
\item \contentsline{section}{Flash\+\_\+api}{\pageref{group__flash__api}}{}
\item \contentsline{section}{Gpio\+\_\+api}{\pageref{group__gpio__api}}{}
\item \contentsline{section}{Timer\+\_\+api}{\pageref{group__timer__api}}{}
\item \contentsline{section}{I2c\+\_\+api}{\pageref{group__i2c__api}}{}
\item \contentsline{section}{Interrupt\+\_\+api}{\pageref{group__interrupt__api}}{}
\item \contentsline{section}{Ioc\+\_\+api}{\pageref{group__ioc__api}}{}
\item \contentsline{section}{Pka\+\_\+driver}{\pageref{group__pka__driver}}{}
\item \contentsline{section}{Sha256\+\_\+api}{\pageref{group__sha256__api}}{}
\item \contentsline{section}{Sleepmodetimer\+\_\+api}{\pageref{group__sleepmodetimer__api}}{}
\item \contentsline{section}{Ssi\+\_\+api}{\pageref{group__ssi__api}}{}
\item \contentsline{section}{Sysctl\+\_\+api}{\pageref{group__sysctl__api}}{}
\item \contentsline{section}{Systick\+\_\+api}{\pageref{group__systick__api}}{}
\item \contentsline{section}{Uart\+\_\+api}{\pageref{group__uart__api}}{}
\item \contentsline{section}{Udma\+\_\+api}{\pageref{group__udma__api}}{}
\item \contentsline{section}{Watchdog\+\_\+api}{\pageref{group__watchdog__api}}{}
\item \contentsline{section}{Kernel}{\pageref{group__kernel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Scheduler}{\pageref{group___scheduler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{App\+Co\+AP}{\pageref{group___app_co_a_p}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C6t}{\pageref{group__c6t}}{}
\item \contentsline{section}{Cinfo}{\pageref{group__cinfo}}{}
\item \contentsline{section}{cleds}{\pageref{group__cleds}}{}
\item \contentsline{section}{Csensors}{\pageref{group__csensors}}{}
\item \contentsline{section}{Cwellknown}{\pageref{group__cwellknown}}{}
\item \contentsline{section}{Rrt}{\pageref{group__rrt}}{}
\end{DoxyCompactList}
\item \contentsline{section}{App\+Udp}{\pageref{group___app_udp}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cexample}{\pageref{group__cexample}}{}
\item \contentsline{section}{Cstorm}{\pageref{group__cstorm}}{}
\item \contentsline{section}{uecho}{\pageref{group__uecho}}{}
\item \contentsline{section}{Uinject}{\pageref{group__uinject}}{}
\end{DoxyCompactList}
\item \contentsline{section}{App\+Tcp}{\pageref{group___app_tcp}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{techo}{\pageref{group__techo}}{}
\item \contentsline{section}{tohlone}{\pageref{group__tohlone}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Helpers}{\pageref{group__helpers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I\+E\+E\+E802154}{\pageref{group___i_e_e_e802154}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
