
---------- Begin Simulation Statistics ----------
final_tick                               14072735929914                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83783                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296284                       # Number of bytes of host memory used
host_op_rate                                    92220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11934.77                       # Real time elapsed on the host
host_tick_rate                               29634694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999926998                       # Number of instructions simulated
sim_ops                                    1100621751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.353683                       # Number of seconds simulated
sim_ticks                                353683392237                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12664104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4664617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21976299                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4664617                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12663983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4655515                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21976228                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4655515                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12662163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4662198                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21973101                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4662198                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu2.num_int_insts                           2                       # number of integer instructions
system.cpu2.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12662002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4657723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21972957                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4657723                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu3.num_int_insts                           2                       # number of integer instructions
system.cpu3.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38919316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       77395393                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22507724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45080788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9300676                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4425957                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249999011                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            275174412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.248466                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.248466                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        455080764                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       206105398                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  11045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6486                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1661672                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.335447                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           190202360                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31310022                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      170998781                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77994100                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31367332                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275465128                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    158892338                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1378                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    356282277                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1796846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    314911556                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7504                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    317205849                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2163                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        378038443                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275324619                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532111                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        201158237                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.259224                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275325464                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       416453982                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36248465                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.235379                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235379                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40339947     11.32%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37219      0.01%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77280663     21.69%     33.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1488381      0.42%     33.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46934109     13.17%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     52893649     14.85%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129175      0.04%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    105999560     29.75%     91.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31180952      8.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     356283655                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      319949489                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    606228659                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237285748                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237593235                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           43704990                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.122669                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         491060      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5080365     11.62%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5202809     11.90%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10010217     22.90%     47.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24298      0.06%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21232859     48.58%     96.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1663382      3.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80039156                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1212145092                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     38038871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38164671                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275465128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        356283655                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       290615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          238                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       470434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1062101213                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.335452                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.264162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    972530292     91.57%     91.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14677945      1.38%     92.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11643152      1.10%     94.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6885387      0.65%     94.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     26877392      2.53%     97.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7936810      0.75%     97.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7478454      0.70%     98.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6975345      0.66%     99.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7096436      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1062101213                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.335448                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2742976                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       992570                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77994100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31367332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      198839407                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1062112258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9300673                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4425959                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000005                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            275175507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.248449                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.248449                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        455082505                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       206106280                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1661672                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.336594                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           191420077                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31310160                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      177759699                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77994204                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31367371                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275465971                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    160109917                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1324                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    357500606                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1846452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    315047306                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7507                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    317389318                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2162                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        378008875                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            275325524                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532217                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        201182933                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.259225                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             275326416                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       418889333                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36248397                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.235380                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.235380                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40340059     11.28%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37229      0.01%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77280918     21.62%     32.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1488387      0.42%     33.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46934318     13.13%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     53299320     14.91%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129169      0.04%     61.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    106811441     29.88%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31181093      8.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     357501934                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      320989542                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    608081353                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    237286756                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237594008                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           44053303                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.123225                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         491111      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5075267     11.52%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5187954     11.78%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10130764     23.00%     47.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        24604      0.06%     47.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21481243     48.76%     96.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1662360      3.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80565695                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1213077064                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38038768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38164526                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275465971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        357501934                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       290401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          314                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       470333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1062100936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.336599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    972148179     91.53%     91.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14738812      1.39%     92.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11710847      1.10%     94.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6884244      0.65%     94.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27163857      2.56%     97.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7888974      0.74%     97.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7471341      0.70%     98.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6997104      0.66%     99.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7097578      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1062100936                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.336595                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2739183                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       990521                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77994204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31367371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      200057160                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1062112258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9299346                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4425283                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249963341                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275135198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.249072                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.249072                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        455014847                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       206075699                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  11683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1661441                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.336889                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           191757765                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31305505                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      176825984                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77982696                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          377                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31362594                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275425098                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    160452260                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    357813680                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1840135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    314868932                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7502                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    317205411                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2159                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        377958027                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275284565                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.532242                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201165234                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.259186                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275285495                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419559319                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36242943                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.235346                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.235346                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40334152     11.27%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37215      0.01%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77269470     21.59%     32.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1488159      0.42%     33.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46927318     13.11%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53524543     14.96%     61.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129166      0.04%     61.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    106928647     29.88%     91.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31176453      8.71%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     357815123                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      321190817                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    608373015                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237251504                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237558298                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           44246074                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.123656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         491142      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5074740     11.47%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5191991     11.73%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      10212450     23.08%     47.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24812      0.06%     47.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21566869     48.74%     96.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1684070      3.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80870380                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1213604199                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38033061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38158807                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275425098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        357815123                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       289848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          319                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       470529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1062100575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.336894                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265906                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    972073250     91.52%     91.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14730518      1.39%     92.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11706747      1.10%     94.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6893601      0.65%     94.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27226270      2.56%     97.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7910685      0.74%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7473849      0.70%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6996531      0.66%     99.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7089124      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1062100575                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.336890                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2737679                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       992731                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77982696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31362594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      200393614                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1062112258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9299441                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4425389                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249964565                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275136550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.249051                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.249051                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        455017327                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206076766                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  11919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1661451                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.335545                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           190329256                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31305777                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      172732548                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77983318                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31363184                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275427017                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    159023479                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1327                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    356386100                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1812210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    312817321                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7496                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    315125178                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2161                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        378048527                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275286605                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532093                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201157138                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.259188                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275287421                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       416702910                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36243520                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.235347                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.235347                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40334412     11.32%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37215      0.01%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77269879     21.68%     33.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1488168      0.42%     33.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46927544     13.17%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     52851601     14.83%     61.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129166      0.04%     61.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    106172722     29.79%     91.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31176720      8.75%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     356387427                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      320125109                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    606552385                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237252916                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237560326                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           43716560                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.122666                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         491167      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5075415     11.61%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5198013     11.89%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       9993571     22.86%     47.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        24994      0.06%     47.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21273791     48.66%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1659609      3.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      79978878                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1212039615                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38033689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38159319                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275427017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        356387427                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       290467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          247                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       470491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1062100339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.335550                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.264491                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    972527451     91.57%     91.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14668589      1.38%     92.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11647238      1.10%     94.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6865356      0.65%     94.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     26900585      2.53%     97.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7920016      0.75%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7477502      0.70%     98.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6987954      0.66%     99.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7105648      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1062100339                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.335546                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2745891                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       993410                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77983318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31363184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      198965129                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1062112258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     65070228                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65070228                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67737507                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67737507                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11439145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11439146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     29044028                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29044029                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1329234851954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1329234851954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1329234851954                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1329234851954                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76509373                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76509374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96781535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96781536                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149513                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149513                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300099                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300099                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 116200.542257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116200.532099                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 45766.201987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45766.200411                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    376089269                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5384032                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.852718                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9310845                       # number of writebacks
system.cpu0.dcache.writebacks::total          9310845                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7330115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7330115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7330115                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7330115                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4109030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4109030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12660948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 126335432338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 126335432338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 3925612147876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3925612147876                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053706                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053706                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130820                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130820                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30745.804323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30745.804323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 310056.730971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 310056.730971                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9310845                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38341837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38341837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6865313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6865314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1147332292227                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1147332292227                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45207150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45207151                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 167120.172413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 167120.148070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6796074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6796074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  14597152902                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14597152902                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 210822.699663                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 210822.699663                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26728391                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26728391                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4573832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4573832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 181902559727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181902559727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31302223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31302223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.146118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.146118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 39770.275718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39770.275718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       534041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       534041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4039791                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4039791                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 111738279436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 111738279436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 27659.420855                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27659.420855                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2667279                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2667279                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17604883                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17604883                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20272162                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20272162                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.868427                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.868427                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8551918                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8551918                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 3799276715538                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 3799276715538                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421855                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421855                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 444260.189999                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 444260.189999                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985157                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80398440                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9311357                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.634449                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003935                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.981222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        783563645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       783563645                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21912860                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21912887                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21912860                       # number of overall hits
system.cpu0.icache.overall_hits::total       21912887                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      9802521                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9802521                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      9802521                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9802521                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21912917                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21912946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21912917                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21912946                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 171974.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166144.423729                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 171974.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166144.423729                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8364960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8364960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8364960                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8364960                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 157829.433962                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157829.433962                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 157829.433962                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157829.433962                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21912860                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21912887                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      9802521                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9802521                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21912917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21912946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 171974.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166144.423729                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8364960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8364960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 157829.433962                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157829.433962                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.591862                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21912942                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         398417.127273                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.591862                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102718                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175303623                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175303623                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8621197                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15797730                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7486372                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3349576                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3349576                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690215                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690215                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8621213                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34632727                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34632837                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1191820928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1191824448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13973257                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              894288448                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26635768                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175126                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380075                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21971151     82.49%     82.49% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4664617     17.51%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26635768                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13520458659                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10417453452                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1682                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1682                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1682                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1682                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9309690                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9309746                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9309690                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9309746                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8329329                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 3901250677939                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 3901259007268                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8329329                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 3901250677939                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 3901259007268                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9311372                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9311428                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9311372                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9311428                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 157157.150943                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 419052.694337                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 419051.068339                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 157157.150943                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 419052.694337                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 419051.068339                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13973257                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13973257                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9309690                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9309743                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9309690                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9309743                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8311680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 3898150556497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 3898158868177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8311680                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 3898150556497                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 3898158868177                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 156824.150943                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 418719.694909                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 418718.203948                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 156824.150943                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 418719.694909                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 418718.203948                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13973257                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7899450                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7899450                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7899450                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7899450                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1411395                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1411395                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1411395                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1411395                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3349576                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3349576                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3349576                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3349576                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          732                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          732                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  95998149086                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  95998149086                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690215                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690215                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998939                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998939                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 139232.075462                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 139232.075462                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  95768551247                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  95768551247                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998939                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998939                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 138899.075462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 138899.075462                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          950                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          950                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8620207                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8620263                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8329329                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3805252528853                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 3805260858182                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8621157                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8621213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 157157.150943                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 441434.008354                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 441432.106907                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8620207                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8620260                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8311680                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3802382005250                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 3802390316930                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 156824.150943                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 441101.008972                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 441099.261151                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.939777                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21971833                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13974342                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572298                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   259.706509                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.591862                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   768.641406                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.063405                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012352                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.187657                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264145                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          540                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365523926                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365523926                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 353683381914                       # Cumulative time (in ticks) in various power states
system.cpu0.thread10020.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread10020.numOps                      0                       # Number of Ops committed
system.cpu0.thread10020.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     65083410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        65083410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67751838                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67751838                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11429786                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11429787                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     29033422                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29033423                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1303971335196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1303971335196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1303971335196                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1303971335196                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76513196                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76513197                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96785260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96785261                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149383                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149383                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.299978                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299978                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 114085.367407                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114085.357426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 44912.767610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44912.766063                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    388442861                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5406289                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.850184                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9310881                       # number of writebacks
system.cpu1.dcache.writebacks::total          9310881                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7320733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7320733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7320733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7320733                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4109053                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4109053                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12660995                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12660995                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 125930087515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125930087515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 3944277622810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3944277622810                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053704                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053704                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.130815                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130815                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30646.985453                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30646.985453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 311529.830223                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 311529.830223                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9310881                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38351898                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38351898                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6858965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6858966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1126629401508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1126629401508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     45210863                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45210864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151711                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151711                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 164256.473317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164256.449370                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6789717                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6789717                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15456773754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15456773754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 223208.955551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223208.955551                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26731512                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26731512                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4570821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4570821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 177341933688                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 177341933688                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31302333                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31302333                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.146022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.146022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 38798.704585                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38798.704585                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       531016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       531016                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4039805                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4039805                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 110473313761                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110473313761                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 27346.199572                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27346.199572                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2668428                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2668428                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17603636                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17603636                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20272064                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20272064                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.868369                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.868369                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8551942                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8551942                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 3818347535295                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 3818347535295                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421858                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421858                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 446488.941961                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 446488.941961                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.985020                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80412820                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9311393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.635960                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003933                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.981087                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        783593481                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       783593481                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21912921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21912948                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21912921                       # number of overall hits
system.cpu1.icache.overall_hits::total       21912948                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      8804853                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8804853                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      8804853                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8804853                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21912978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21913007                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21912978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21913007                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 154471.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149234.796610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 154471.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149234.796610                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7724268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7724268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7724268                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7724268                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 145740.905660                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145740.905660                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 145740.905660                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145740.905660                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21912921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21912948                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      8804853                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8804853                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21912978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21913007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 154471.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149234.796610                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7724268                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7724268                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 145740.905660                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145740.905660                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.591896                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21913003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         398418.236364                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.591896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175304111                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175304111                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8621232                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15797516                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7477278                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3349589                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3349589                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        690216                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       690216                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8621246                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34632859                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34632969                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1191825536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1191829056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13963913                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              893690432                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26626376                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.174846                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379835                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21970861     82.52%     82.52% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4655515     17.48%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26626376                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13520412914                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10417493745                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1959                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1959                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1959                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1959                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9309447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9309503                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9309447                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9309503                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7688304                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 3919938172154                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 3919945860458                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7688304                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 3919938172154                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 3919945860458                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9311406                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9311462                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9311406                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9311462                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 145062.339623                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 421071.001549                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 421069.294511                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 145062.339623                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 421071.001549                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 421069.294511                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13963913                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13963913                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9309447                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9309500                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9309447                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9309500                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7670655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 3916838130965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 3916845801620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7670655                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 3916838130965                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 3916845801620                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 144729.339623                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 420738.002049                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 420736.430702                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 144729.339623                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 420738.002049                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 420736.430702                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13963913                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7899483                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7899483                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1411398                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1411398                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1411398                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1411398                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3349589                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3349589                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1008                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1008                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  94728403107                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  94728403107                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       690216                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       690216                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998540                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998540                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 137445.304040                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 137445.304040                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  94498896843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  94498896843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 137112.304040                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 137112.304040                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          951                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          951                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8620239                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8620295                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7688304                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3825209769047                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 3825217457351                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8621190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8621246                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 145062.339623                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 443747.530555                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 443745.539724                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8620239                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8620292                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7670655                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3822339234122                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 3822346904777                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 144729.339623                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 443414.531096                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 443412.694695                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.338353                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21971918                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13964991                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.573357                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   258.793380                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000173                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.592873                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   774.951928                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.063182                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009666                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.189197                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262290                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          544                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       365515903                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      365515903                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 353683381914                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29065.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29065.numOps                      0                       # Number of Ops committed
system.cpu1.thread29065.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65089712                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65089712                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67757734                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67757734                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11423465                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11423466                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29024416                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29024417                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1291191847500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1291191847500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1291191847500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1291191847500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76513177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76513178                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96782150                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96782151                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149301                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149301                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.299894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.299894                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 113029.789779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113029.779885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 44486.402328                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44486.400795                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    387119311                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5423352                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.380082                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9309601                       # number of writebacks
system.cpu2.dcache.writebacks::total          9309601                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7314930                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7314930                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7314930                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7314930                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4108535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4108535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12659224                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12659224                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 127663649890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 127663649890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 3924159517060                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3924159517060                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053697                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053697                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130801                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130801                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 31072.791126                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 31072.791126                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 309984.207331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 309984.207331                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9309601                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38359400                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38359400                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6855925                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6855926                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1113639844734                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1113639844734                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45215325                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45215326                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151628                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151628                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 162434.659763                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 162434.636070                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6786679                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6786679                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69246                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69246                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  15348685617                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15348685617                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 221654.472706                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221654.472706                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26730312                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26730312                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4567540                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4567540                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 177552002766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 177552002766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31297852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31297852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.145938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.145938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 38872.566582                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38872.566582                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       528251                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       528251                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4039289                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4039289                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 112314964273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 112314964273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 27805.627246                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27805.627246                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2668022                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2668022                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17600951                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17600951                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20268973                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20268973                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868369                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868369                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8550689                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8550689                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 3796495867170                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 3796495867170                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421861                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421861                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 443998.824793                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 443998.824793                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.984863                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80416946                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9310113                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.637591                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003935                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.980928                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999963                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783567321                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783567321                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21909565                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21909592                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21909565                       # number of overall hits
system.cpu2.icache.overall_hits::total       21909592                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      8354970                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8354970                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      8354970                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8354970                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21909620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21909649                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21909620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21909649                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 151908.545455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 146578.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 151908.545455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 146578.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7732926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7732926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7732926                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7732926                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 145904.264151                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 145904.264151                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 145904.264151                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 145904.264151                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21909565                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21909592                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      8354970                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8354970                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21909620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21909649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 151908.545455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 146578.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7732926                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7732926                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 145904.264151                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 145904.264151                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.591772                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21909647                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398357.218182                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.591772                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098812                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102718                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175277247                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175277247                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8619978                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15795615                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7483576                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3349099                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3349099                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690190                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690190                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8619991                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34628038                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34628148                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191661696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191665216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13969590                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              894053760                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26630265                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175071                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380028                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21968067     82.49%     82.49% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4662198     17.51%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26630265                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13518507173                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10416051855                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1686                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1686                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1686                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1686                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9308439                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9308495                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9308439                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9308495                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7697295                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 3899820116705                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 3899827814000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7697295                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 3899820116705                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 3899827814000                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9310125                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9310181                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9310125                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9310181                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 145231.981132                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 418955.328246                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 418953.634718                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 145231.981132                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 418955.328246                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 418953.634718                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13969590                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13969590                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9308439                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9308492                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9308439                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9308492                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7679646                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 3896720410847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 3896728090493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7679646                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 3896720410847                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 3896728090493                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 144898.981132                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 418622.328711                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 418620.770206                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 144898.981132                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 418622.328711                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 418620.770206                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13969590                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7898394                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7898394                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7898394                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7898394                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1411207                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1411207                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1411207                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1411207                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3349099                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3349099                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3349099                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3349099                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689456                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689456                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  96569209125                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  96569209125                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690190                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690190                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998937                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998937                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 140065.804236                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 140065.804236                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689456                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689456                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  96339620277                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  96339620277                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998937                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998937                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 139732.804236                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 139732.804236                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8618983                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8619039                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7697295                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3803250907580                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 3803258604875                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8619935                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8619991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 145231.981132                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 441264.463288                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 441262.489342                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8618983                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8619036                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7679646                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3800380790570                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 3800388470216                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 144898.981132                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 440931.463790                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 440929.643433                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.939034                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21968868                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13970675                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572499                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   260.405096                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.591772                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   767.942166                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.063575                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012352                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.187486                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264145                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          538                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365472771                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365472771                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 353683381914                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29065.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29065.numOps                      0                       # Number of Ops committed
system.cpu2.thread29065.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65100203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65100203                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67767100                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67767100                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11444597                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11444598                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29046993                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29046994                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1340930850852                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1340930850852                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1340930850852                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1340930850852                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76544800                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76544801                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96814093                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96814094                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149515                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149515                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.300029                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.300029                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 117167.153273                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117167.143036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 46164.188178                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46164.186589                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    376636140                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5376779                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.048656                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9309672                       # number of writebacks
system.cpu3.dcache.writebacks::total          9309672                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7336032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7336032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7336032                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7336032                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4108565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4108565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12659297                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12659297                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 125149736105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 125149736105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 3942110429297                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3942110429297                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053675                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053675                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130759                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130759                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30460.692749                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30460.692749                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 311400.422101                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 311400.422101                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9309672                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38383840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38383840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6862960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6862961                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1159333518321                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1159333518321                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45246800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45246801                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151678                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151678                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 168926.165725                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 168926.141110                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6793719                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6793719                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69241                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69241                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  14887721376                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14887721376                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 215013.090163                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 215013.090163                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26716363                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26716363                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4581637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4581637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 181597332531                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 181597332531                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31298000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31298000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.146388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.146388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39635.905798                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39635.905798                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       542313                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       542313                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4039324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4039324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 110262014729                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 110262014729                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129060                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129060                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 27297.145445                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27297.145445                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2666897                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2666897                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17602396                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17602396                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20269293                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20269293                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.868427                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.868427                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8550732                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8550732                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 3816960693192                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 3816960693192                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421856                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421856                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 446389.934007                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 446389.934007                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.984734                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80426397                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9310184                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.638540                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003935                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.980799                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999962                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783822936                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783822936                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21909809                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21909836                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21909809                       # number of overall hits
system.cpu3.icache.overall_hits::total       21909836                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      8378946                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8378946                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      8378946                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8378946                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21909865                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21909894                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21909865                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21909894                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 149624.035714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 144464.586207                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 149624.035714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 144464.586207                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      7431228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7431228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      7431228                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7431228                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 140211.849057                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 140211.849057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 140211.849057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 140211.849057                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21909809                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21909836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      8378946                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8378946                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21909865                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21909894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 149624.035714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 144464.586207                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      7431228                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7431228                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 140211.849057                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 140211.849057                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.591710                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21909891                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398361.654545                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.591710                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102718                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175279207                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175279207                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8620029                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15795463                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7479118                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3349113                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3349113                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690211                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690210                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8620029                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34628267                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34628377                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191670784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191674304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13964909                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893754176                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26625574                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174934                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379911                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21967851     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4657723     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26625574                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13518413945                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10416127446                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1962                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1962                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1962                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1962                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9308222                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9308278                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9308222                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9308278                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      7395264                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 3917755341946                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 3917762737210                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      7395264                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 3917755341946                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 3917762737210                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9310184                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9310240                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9310184                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9310240                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 139533.283019                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 420891.910608                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 420890.172942                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 139533.283019                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 420891.910608                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 420890.172942                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13964909                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13964909                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9308222                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9308275                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9308222                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9308275                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      7377615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 3914655704353                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 3914663081968                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      7377615                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 3914655704353                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 3914663081968                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 139200.283019                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 420558.910644                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 420557.308628                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 139200.283019                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 420558.910644                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 420557.308628                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13964909                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7898457                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7898457                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7898457                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7898457                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1411215                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1411215                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1411215                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1411215                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3349113                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3349113                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3349113                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3349113                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1010                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1010                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689201                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689201                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  94522707675                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  94522707675                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690211                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690211                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998537                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998537                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 137148.245106                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 137148.245106                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689201                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689201                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  94293204075                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  94293204075                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998537                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998537                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 136815.245589                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 136815.245589                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8619021                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8619077                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7395264                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3823232634271                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 3823240029535                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8619973                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8620029                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 139533.283019                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 443580.846858                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 443578.822829                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8619021                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8619074                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7377615                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3820362500278                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 3820369877893                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 139200.283019                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 443247.846858                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 443245.977224                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.337422                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21969024                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13965987                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573038                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   260.846822                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000174                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    39.592694                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   772.897733                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.063683                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009666                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.188696                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262289                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365470387                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365470387                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 353683381914                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34478631                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48469956                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5641075                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5625001                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2757348                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2757347                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34478672                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27928110                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27927385                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27924369                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27923741                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111703605                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191575424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191544448                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191415936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191389632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4765925440                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22504425                       # Total snoops (count)
system.l3bus.snoopTraffic                  1080283136                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60980502                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60980502    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60980502                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          39061693729                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               11.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6285287163                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6284510217                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6283220380                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6283546312                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.8                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3666113                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3665857                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3665620                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3665373                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14662963                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3666113                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3665857                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3665620                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3665373                       # number of overall hits
system.l3cache.overall_hits::total           14662963                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5643575                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5643590                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5642819                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5642849                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22573057                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5643575                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5643590                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5642819                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5642849                       # number of overall misses
system.l3cache.overall_misses::total         22573057                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8099559                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 3803095716350                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7458201                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 3821852302512                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7467192                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 3801715599345                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7164828                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 3819766979110                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 15246460787097                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8099559                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 3803095716350                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7458201                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 3821852302512                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7467192                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 3801715599345                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7164828                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 3819766979110                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 15246460787097                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9309688                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9309447                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9308439                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9308222                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37236020                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9309688                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9309447                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9308439                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9308222                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37236020                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 152821.867925                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 673880.601631                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 140720.773585                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 677202.330877                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 140890.415094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 673726.305831                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 135185.433962                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 676921.707299                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 675427.381728                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 152821.867925                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 673880.601631                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 140720.773585                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 677202.330877                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 140890.415094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 673726.305831                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 135185.433962                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 676921.707299                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 675427.381728                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16879424                       # number of writebacks
system.l3cache.writebacks::total             16879424                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5643575                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5643590                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5642819                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5642849                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22573045                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5643575                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5643590                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5642819                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5642849                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22573045                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7746579                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 3765509586770                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7105221                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 3784266066372                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7114212                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 3764134504725                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      6811848                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 3782185611430                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 15096124547157                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7746579                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 3765509586770                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7105221                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 3784266066372                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7114212                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 3764134504725                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      6811848                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 3782185611430                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 15096124547157                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 146161.867925                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 667220.615792                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 134060.773585                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 670542.343858                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 134230.415094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 667066.319994                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 128525.433962                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 670261.708479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 668767.751411                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 146161.867925                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 667220.615792                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 134060.773585                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 670542.343858                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 134230.415094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 667066.319994                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 128525.433962                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 670261.708479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 668767.751411                       # average overall mshr miss latency
system.l3cache.replacements                  22504425                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31590532                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31590532                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31590532                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31590532                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5641075                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5641075                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5641075                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5641075                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316513                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316252                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1265545                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372958                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372953                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372943                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372949                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1491803                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  88483375280                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  87214031089                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  89056249863                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  87005618973                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 351759275205                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689483                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       689208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689456                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689201                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2757348                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541133                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541132                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541028                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 237247.559457                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 233847.243725                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 238793.193231                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 233290.929787                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 235794.723033                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372958                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372953                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372943                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372949                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1491803                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  85999475000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  84730164109                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  86572449483                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  84521785293                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 341823873885                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541133                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541132                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541028                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 230587.559457                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 227187.243725                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 232133.193231                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 226630.947644                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 229134.727498                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3349588                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3349602                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3349107                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3349121                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13397418                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5270617                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5270637                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5269876                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5269900                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21081254                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8099559                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3714612341070                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7458201                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3734638271423                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7467192                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3712659349482                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7164828                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3732761360137                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 14894701511892                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8620205                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8620239                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8618983                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8619021                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34478672                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611427                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611427                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611429                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 152821.867925                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 704777.512969                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 140720.773585                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 708574.366139                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 140890.415094                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 704506.016742                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 135185.433962                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 708317.303960                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 706537.737835                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5270617                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5270637                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5269876                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5269900                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21081242                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7746579                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3679510111770                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7105221                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3699535902263                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7114212                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3677562055242                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      6811848                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3697663826137                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 14754300673272                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611427                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611427                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 146161.867925                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 698117.528132                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 134060.773585                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 701914.380039                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 134230.415094                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 697846.031907                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 128525.433962                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 701657.303960                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 699878.151073                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64211.421594                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51894570                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37231607                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719079641546                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64211.421594                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979789                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979789                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64219                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1228                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         7188                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        54796                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1007                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979904                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1228713639                       # Number of tag accesses
system.l3cache.tags.data_accesses          1228713639                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16879419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5643575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5643590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5642819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5642849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000015562360                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1054642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1054642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24046491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16216323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22573045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16879419                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22573045                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16879419                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      41.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     103.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         7                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3307                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22573045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16879419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  371001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  355065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  266883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  148088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   30765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  35179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  41163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  50301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  58865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  66263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  73199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  82769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 100202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 118716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 131250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 137312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 144936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 154901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 171000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 196917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 239366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 296753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 361410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 425390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 485858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 538107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 591974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 658923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 695985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 738054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 761285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 756708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 747762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 726826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 723100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 732464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 741529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 769372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 771660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 771546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 777431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 732639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 738648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 671435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 632738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 579192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 506205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 439267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 375533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 312826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 273395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 219373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 187198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 149248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 103547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  87548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  29968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  27675                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  45547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  60628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  71433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  78728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  82736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  85218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  87163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  88351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  88669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  88414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  88301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  90314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  88781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  16423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  10282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   6598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   3748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  32116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  78792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 131391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 186467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 242705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 299979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 360300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                427746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                507727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                602267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                714831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                845619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                993744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1161834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1362429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1622546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1393908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110               1080915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                858572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                692753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                547534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                420939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                314829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                232305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                169674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                122719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                 87408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                 61278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 42496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 19811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 13994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                  9869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                  6426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  6245                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1054642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.403446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.785682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.540202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1054641    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1054642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1054642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.123397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1052488     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              673      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              723      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              393      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              219      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1054642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1444674880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1080282816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4084.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3054.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  353683306656                       # Total gap between requests
system.mem_ctrls.avgGap                       8964.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    361188416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    361189312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361140096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361142336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1080275904                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 9590.498379203093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1021219610.328694581985                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 9590.498379203093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1021222143.667889118195                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 9590.498379203093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1021082990.964990854263                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 9590.498379203093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1021089324.312977075577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3054358580.897451400757                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5643575                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5643590                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5642819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5642849                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16879419                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5761319                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 3552339253943                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5118504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 3571097588508                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5127869                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 3550995123606                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4826321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 3569061649433                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 36216973597113                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    108704.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    629448.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     96575.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    632770.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     96752.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    629294.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     91062.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    632492.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2145629.16                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    361188224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    361189056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361139776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361142336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1444673728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1080282816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1080282816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5643566                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5643579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5642809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5642849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22573027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16879419                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16879419                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         9590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1021219067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         9590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1021221420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         9590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1021082086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         9590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1021089324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4084652431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         9590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         9590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         9590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         9590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        39810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3054378124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3054378124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3054378124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         9590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1021219067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         9590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1021221420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         9590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1021082086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         9590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1021089324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7139030555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22573027                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16879311                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       705429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       705317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       705330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       705307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       705318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       705516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       705533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       705517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       705586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       705584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       705587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       705558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       705596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       705376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       705364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       527510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       527561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       527498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       527562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       527528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       527437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       527446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            13848667061219                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75213325964                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       14243514449503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               613505.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          630997.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            11961650                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            6473797                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           38.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     21016867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   120.138870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.758744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   112.175142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     12341049     58.72%     58.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      6783410     32.28%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       995630      4.74%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       418244      1.99%     97.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       251688      1.20%     98.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        81313      0.39%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        58741      0.28%     99.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        39505      0.19%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        47287      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     21016867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1444673728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1080275904                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4084.652431                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3054.358581                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   37.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              15.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               46.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    65546470840.026611                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    87143093130.274033                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94949269046.417007                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63440822876.252823                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 126094300872.317322                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 298318702740.793457                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1667833367.694300                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  737160492873.976807                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  2084.238359                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73926                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  31856300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 321827007988                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21081219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16879419                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5624998                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1491803                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1491802                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21081254                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67650495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67650495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67650495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2524956160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2524956160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2524956160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22573064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22573064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22573064                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37496478193                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41308239825                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1668067                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1649377                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6491                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614768                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614756                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998048                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       292762                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6486                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1062059511                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.259095                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.275236                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    999285177     94.09%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18731658      1.76%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7976785      0.75%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5599892      0.53%     97.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3003025      0.28%     97.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1632439      0.15%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1164930      0.11%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       799207      0.08%     97.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23866398      2.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1062059511                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249999011                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     275174412                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109119017                       # Number of memory references committed
system.switch_cpus0.commit.loads             77816787                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1661405                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237255039                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          126085883                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40323244     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77272955     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1488381      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46933951     17.06%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20823479      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56993308     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31173202     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    275174412                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23866398                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5105583                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1022308399                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23052257                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11627396                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7504                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       608554                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275512650                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77992609                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31310022                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83157                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        14054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250619529                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1668067                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614779                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1062079650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          15018                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21912917                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           13                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1062101213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.259722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.303513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1015514121     95.61%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2894596      0.27%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2011615      0.19%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2919444      0.27%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5335661      0.50%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5939111      0.56%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3723143      0.35%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3310227      0.31%     98.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20453295      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1062101213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001571                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.235963                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21912917                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12513236                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         177282                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2163                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         65088                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5235010                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 353683392237                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7504                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10180219                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      496086942                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29126253                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    526700221                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275475035                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      25482452                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     356078539                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     160664133                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246871279                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          837301151                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254780807                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        455216567                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246625123                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          246061                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66612909                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1313660287                       # The number of ROB reads
system.switch_cpus0.rob.writes              550976152                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249999011                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          275174412                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1668052                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1649364                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       614751                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         614742                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998536                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       292542                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1062059283                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.259096                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.274644                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    999188273     94.08%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18781345      1.77%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8003360      0.75%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5629792      0.53%     97.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3018476      0.28%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1653492      0.16%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1164982      0.11%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       789694      0.07%     97.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23829869      2.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1062059283                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000005                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     275175507                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109119452                       # Number of memory references committed
system.switch_cpus1.commit.loads             77817097                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1661411                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         237255991                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          126086381                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40323399     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77273262     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46934143     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20823559      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56993538     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31173327     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    275175507                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23829869                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5103307                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1022306516                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23060200                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11623332                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7507                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       608565                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            6                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275513841                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77992651                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31310160                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83157                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        14311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250620417                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1668052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       614765                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1062079113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          15024                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21912978                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           11                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1062100936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.259723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.303543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1015514435     95.61%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2901876      0.27%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1997020      0.19%     96.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2924640      0.28%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5339319      0.50%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5947927      0.56%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3707660      0.35%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3305157      0.31%     98.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20462902      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1062100936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001571                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.235964                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21912978                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12509683                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         177091                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2162                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         65010                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5259693                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 353683392237                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7507                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10172518                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      503252336                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29136775                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    519531726                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275476126                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      26715226                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     351776868                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     157828170                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246872294                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          837304374                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254781509                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        455218742                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246626105                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          246112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66549740                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1313697463                       # The number of ROB reads
system.switch_cpus1.rob.writes              550977823                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000005                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          275175507                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1667795                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1649108                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614646                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614640                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       291792                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1062058993                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.259058                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.274583                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    999195743     94.08%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18785690      1.77%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      8002069      0.75%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5622513      0.53%     97.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3019964      0.28%     97.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1648981      0.16%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1163428      0.11%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       792338      0.07%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23828267      2.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1062058993                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249963341                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275135198                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109103644                       # Number of memory references committed
system.switch_cpus2.commit.loads             77805789                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1661180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237221109                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126068192                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40317545     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77261787     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1488159      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46927199     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20820513      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56985276     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31168827     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275135198                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23828267                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5102225                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1022314312                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23055615                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11620847                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7502                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608483                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275472553                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           27                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77981092                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31305505                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83145                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        13928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250582356                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1667795                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614663                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1062079140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15014                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21909620                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1062100575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.259684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.303437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1015520310     95.61%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2899738      0.27%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2001205      0.19%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2922245      0.28%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5338149      0.50%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5944457      0.56%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3713060      0.35%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3303352      0.31%     98.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20458059      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1062100575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001570                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.235928                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21909620                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12496737                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176874                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2159                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64728                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5275013                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 353683392237                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7502                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10172568                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      502214480                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29127855                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    520578096                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275435156                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      26812527                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     349151518                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     161483368                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246835709                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          837179559                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254743437                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        455150945                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246589913                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245752                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66584087                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1313657716                       # The number of ROB reads
system.switch_cpus2.rob.writes              550895614                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249963341                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275135198                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1667850                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1649162                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614694                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614686                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998699                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       292590                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1062058661                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.259060                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.275157                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    999294807     94.09%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18725509      1.76%     95.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      7977792      0.75%     96.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5599272      0.53%     97.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      2999383      0.28%     97.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1638129      0.15%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1163129      0.11%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       794430      0.07%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23866210      2.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1062058661                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249964565                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275136550                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109104216                       # Number of memory references committed
system.switch_cpus3.commit.loads             77806184                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1661192                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237222246                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126068872                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40317760     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77262149     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1488168      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46927393     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20820620      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56985564     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31169004     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275136550                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23866210                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5104907                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1022312683                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23049890                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11625289                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7496                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608488                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275474001                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77981860                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31305777                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83145                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        13609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250583926                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1667850                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614709                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1062079229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15002                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21909865                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           10                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1062100339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.259685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.303433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1015518276     95.61%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2897956      0.27%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2005298      0.19%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2925434      0.28%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5335463      0.50%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5941451      0.56%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3713317      0.35%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3307049      0.31%     98.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20456095      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1062100339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001570                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.235930                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21909865                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14072735929914                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12465698                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         177134                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2161                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         65152                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5230175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 353683392237                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7496                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10177309                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      495522101                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29126387                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    527266972                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275436965                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      25727498                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     360854964                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     156463774                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246837009                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          837185576                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254746167                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455152922                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246591108                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          245901                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66549650                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1313621591                       # The number of ROB reads
system.switch_cpus3.rob.writes              550899959                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249964565                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275136550                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
