
GETTING-STARTED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002114  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  00002114  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000017c  20000068  0000217c  00010068  2**2
                  ALLOC
  3 .stack        00002004  200001e4  000022f8  00010068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010090  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001d628  00000000  00000000  000100eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002f05  00000000  00000000  0002d713  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000042e4  00000000  00000000  00030618  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000538  00000000  00000000  000348fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000518  00000000  00000000  00034e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00007993  00000000  00000000  0003534c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ce4b  00000000  00000000  0003ccdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009e8d9  00000000  00000000  00049b2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000010a8  00000000  00000000  000e8404  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021e8 	.word	0x200021e8
       4:	00001289 	.word	0x00001289
       8:	00001285 	.word	0x00001285
       c:	00001285 	.word	0x00001285
	...
      2c:	00001285 	.word	0x00001285
	...
      38:	00001285 	.word	0x00001285
      3c:	00001285 	.word	0x00001285
      40:	00001285 	.word	0x00001285
      44:	00001285 	.word	0x00001285
      48:	00001285 	.word	0x00001285
      4c:	000001b1 	.word	0x000001b1
      50:	00001285 	.word	0x00001285
      54:	00001285 	.word	0x00001285
      58:	00001285 	.word	0x00001285
      5c:	00001285 	.word	0x00001285
      60:	00001285 	.word	0x00001285
      64:	00000751 	.word	0x00000751
      68:	00000761 	.word	0x00000761
      6c:	00000771 	.word	0x00000771
      70:	00000781 	.word	0x00000781
      74:	00000791 	.word	0x00000791
      78:	000007a1 	.word	0x000007a1
      7c:	00001285 	.word	0x00001285
      80:	00001245 	.word	0x00001245
      84:	00001255 	.word	0x00001255
      88:	00001265 	.word	0x00001265
      8c:	00001275 	.word	0x00001275
      90:	00001285 	.word	0x00001285
      94:	00001285 	.word	0x00001285
      98:	00001285 	.word	0x00001285
      9c:	00001285 	.word	0x00001285
      a0:	00001285 	.word	0x00001285
      a4:	00001285 	.word	0x00001285

000000a8 <__do_global_dtors_aux>:
      a8:	b510      	push	{r4, lr}
      aa:	4c06      	ldr	r4, [pc, #24]	; (c4 <__do_global_dtors_aux+0x1c>)
      ac:	7823      	ldrb	r3, [r4, #0]
      ae:	2b00      	cmp	r3, #0
      b0:	d107      	bne.n	c2 <__do_global_dtors_aux+0x1a>
      b2:	4b05      	ldr	r3, [pc, #20]	; (c8 <__do_global_dtors_aux+0x20>)
      b4:	2b00      	cmp	r3, #0
      b6:	d002      	beq.n	be <__do_global_dtors_aux+0x16>
      b8:	4804      	ldr	r0, [pc, #16]	; (cc <__do_global_dtors_aux+0x24>)
      ba:	e000      	b.n	be <__do_global_dtors_aux+0x16>
      bc:	bf00      	nop
      be:	2301      	movs	r3, #1
      c0:	7023      	strb	r3, [r4, #0]
      c2:	bd10      	pop	{r4, pc}
      c4:	20000068 	.word	0x20000068
      c8:	00000000 	.word	0x00000000
      cc:	00002114 	.word	0x00002114

000000d0 <frame_dummy>:
      d0:	b508      	push	{r3, lr}
      d2:	4b08      	ldr	r3, [pc, #32]	; (f4 <frame_dummy+0x24>)
      d4:	2b00      	cmp	r3, #0
      d6:	d003      	beq.n	e0 <frame_dummy+0x10>
      d8:	4807      	ldr	r0, [pc, #28]	; (f8 <frame_dummy+0x28>)
      da:	4908      	ldr	r1, [pc, #32]	; (fc <frame_dummy+0x2c>)
      dc:	e000      	b.n	e0 <frame_dummy+0x10>
      de:	bf00      	nop
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x30>)
      e2:	6803      	ldr	r3, [r0, #0]
      e4:	2b00      	cmp	r3, #0
      e6:	d100      	bne.n	ea <frame_dummy+0x1a>
      e8:	bd08      	pop	{r3, pc}
      ea:	4b06      	ldr	r3, [pc, #24]	; (104 <frame_dummy+0x34>)
      ec:	2b00      	cmp	r3, #0
      ee:	d0fb      	beq.n	e8 <frame_dummy+0x18>
      f0:	4798      	blx	r3
      f2:	e7f9      	b.n	e8 <frame_dummy+0x18>
      f4:	00000000 	.word	0x00000000
      f8:	00002114 	.word	0x00002114
      fc:	2000006c 	.word	0x2000006c
     100:	00002114 	.word	0x00002114
     104:	00000000 	.word	0x00000000

00000108 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     108:	4b0c      	ldr	r3, [pc, #48]	; (13c <cpu_irq_enter_critical+0x34>)
     10a:	681b      	ldr	r3, [r3, #0]
     10c:	2b00      	cmp	r3, #0
     10e:	d110      	bne.n	132 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     110:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     114:	2b00      	cmp	r3, #0
     116:	d109      	bne.n	12c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     118:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     11a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     11e:	2200      	movs	r2, #0
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <cpu_irq_enter_critical+0x38>)
     122:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     124:	3201      	adds	r2, #1
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <cpu_irq_enter_critical+0x3c>)
     128:	701a      	strb	r2, [r3, #0]
     12a:	e002      	b.n	132 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     12c:	2200      	movs	r2, #0
     12e:	4b05      	ldr	r3, [pc, #20]	; (144 <cpu_irq_enter_critical+0x3c>)
     130:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     132:	4a02      	ldr	r2, [pc, #8]	; (13c <cpu_irq_enter_critical+0x34>)
     134:	6813      	ldr	r3, [r2, #0]
     136:	3301      	adds	r3, #1
     138:	6013      	str	r3, [r2, #0]
}
     13a:	4770      	bx	lr
     13c:	20000084 	.word	0x20000084
     140:	20000000 	.word	0x20000000
     144:	20000088 	.word	0x20000088

00000148 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     148:	4b08      	ldr	r3, [pc, #32]	; (16c <cpu_irq_leave_critical+0x24>)
     14a:	681a      	ldr	r2, [r3, #0]
     14c:	3a01      	subs	r2, #1
     14e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     150:	681b      	ldr	r3, [r3, #0]
     152:	2b00      	cmp	r3, #0
     154:	d109      	bne.n	16a <cpu_irq_leave_critical+0x22>
     156:	4b06      	ldr	r3, [pc, #24]	; (170 <cpu_irq_leave_critical+0x28>)
     158:	781b      	ldrb	r3, [r3, #0]
     15a:	2b00      	cmp	r3, #0
     15c:	d005      	beq.n	16a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     15e:	2201      	movs	r2, #1
     160:	4b04      	ldr	r3, [pc, #16]	; (174 <cpu_irq_leave_critical+0x2c>)
     162:	701a      	strb	r2, [r3, #0]
     164:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     168:	b662      	cpsie	i
	}
}
     16a:	4770      	bx	lr
     16c:	20000084 	.word	0x20000084
     170:	20000088 	.word	0x20000088
     174:	20000000 	.word	0x20000000

00000178 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     178:	b5f0      	push	{r4, r5, r6, r7, lr}
     17a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     17c:	ac01      	add	r4, sp, #4
     17e:	2501      	movs	r5, #1
     180:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     182:	2700      	movs	r7, #0
     184:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     186:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     188:	205b      	movs	r0, #91	; 0x5b
     18a:	1c21      	adds	r1, r4, #0
     18c:	4e06      	ldr	r6, [pc, #24]	; (1a8 <system_board_init+0x30>)
     18e:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     190:	2280      	movs	r2, #128	; 0x80
     192:	0512      	lsls	r2, r2, #20
     194:	4b05      	ldr	r3, [pc, #20]	; (1ac <system_board_init+0x34>)
     196:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     198:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     19a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     19c:	2041      	movs	r0, #65	; 0x41
     19e:	1c21      	adds	r1, r4, #0
     1a0:	47b0      	blx	r6
}
     1a2:	b003      	add	sp, #12
     1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1a6:	46c0      	nop			; (mov r8, r8)
     1a8:	000002bd 	.word	0x000002bd
     1ac:	41006100 	.word	0x41006100

000001b0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     1b0:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     1b2:	2200      	movs	r2, #0
     1b4:	4b15      	ldr	r3, [pc, #84]	; (20c <EIC_Handler+0x5c>)
     1b6:	701a      	strb	r2, [r3, #0]
     1b8:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     1ba:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     1bc:	4e14      	ldr	r6, [pc, #80]	; (210 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     1be:	4c13      	ldr	r4, [pc, #76]	; (20c <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     1c0:	2b1f      	cmp	r3, #31
     1c2:	d919      	bls.n	1f8 <EIC_Handler+0x48>
     1c4:	e00f      	b.n	1e6 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     1c6:	2100      	movs	r1, #0
     1c8:	e000      	b.n	1cc <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     1ca:	4912      	ldr	r1, [pc, #72]	; (214 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     1cc:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     1ce:	009b      	lsls	r3, r3, #2
     1d0:	599b      	ldr	r3, [r3, r6]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d000      	beq.n	1d8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     1d6:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     1d8:	7823      	ldrb	r3, [r4, #0]
     1da:	3301      	adds	r3, #1
     1dc:	b2db      	uxtb	r3, r3
     1de:	7023      	strb	r3, [r4, #0]
     1e0:	2b0f      	cmp	r3, #15
     1e2:	d9ed      	bls.n	1c0 <EIC_Handler+0x10>
     1e4:	e011      	b.n	20a <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     1e6:	1c29      	adds	r1, r5, #0
     1e8:	4019      	ands	r1, r3
     1ea:	2201      	movs	r2, #1
     1ec:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     1ee:	2100      	movs	r1, #0
     1f0:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     1f2:	4211      	tst	r1, r2
     1f4:	d1e7      	bne.n	1c6 <EIC_Handler+0x16>
     1f6:	e7ef      	b.n	1d8 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     1f8:	1c29      	adds	r1, r5, #0
     1fa:	4019      	ands	r1, r3
     1fc:	2201      	movs	r2, #1
     1fe:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     200:	4904      	ldr	r1, [pc, #16]	; (214 <EIC_Handler+0x64>)
     202:	6949      	ldr	r1, [r1, #20]
     204:	4211      	tst	r1, r2
     206:	d1e0      	bne.n	1ca <EIC_Handler+0x1a>
     208:	e7e6      	b.n	1d8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     20a:	bd70      	pop	{r4, r5, r6, pc}
     20c:	200000d0 	.word	0x200000d0
     210:	200000d4 	.word	0x200000d4
     214:	40002800 	.word	0x40002800

00000218 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     218:	4a06      	ldr	r2, [pc, #24]	; (234 <_extint_enable+0x1c>)
     21a:	7811      	ldrb	r1, [r2, #0]
     21c:	2302      	movs	r3, #2
     21e:	430b      	orrs	r3, r1
     220:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     222:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     224:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     226:	6853      	ldr	r3, [r2, #4]
     228:	4219      	tst	r1, r3
     22a:	d1fc      	bne.n	226 <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     22c:	6853      	ldr	r3, [r2, #4]
     22e:	4218      	tst	r0, r3
     230:	d1f9      	bne.n	226 <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     232:	4770      	bx	lr
     234:	40002800 	.word	0x40002800

00000238 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     238:	b500      	push	{lr}
     23a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
     23c:	4a18      	ldr	r2, [pc, #96]	; (2a0 <_system_extint_init+0x68>)
     23e:	6953      	ldr	r3, [r2, #20]
     240:	2180      	movs	r1, #128	; 0x80
     242:	00c9      	lsls	r1, r1, #3
     244:	430b      	orrs	r3, r1
     246:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     248:	a901      	add	r1, sp, #4
     24a:	2300      	movs	r3, #0
     24c:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     24e:	2003      	movs	r0, #3
     250:	4b14      	ldr	r3, [pc, #80]	; (2a4 <_system_extint_init+0x6c>)
     252:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     254:	2003      	movs	r0, #3
     256:	4b14      	ldr	r3, [pc, #80]	; (2a8 <_system_extint_init+0x70>)
     258:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     25a:	4a14      	ldr	r2, [pc, #80]	; (2ac <_system_extint_init+0x74>)
     25c:	7811      	ldrb	r1, [r2, #0]
     25e:	2301      	movs	r3, #1
     260:	430b      	orrs	r3, r1
     262:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     264:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     266:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     268:	6853      	ldr	r3, [r2, #4]
     26a:	4219      	tst	r1, r3
     26c:	d1fc      	bne.n	268 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     26e:	6853      	ldr	r3, [r2, #4]
     270:	4218      	tst	r0, r3
     272:	d009      	beq.n	288 <_system_extint_init+0x50>
     274:	e7f8      	b.n	268 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     276:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     278:	428b      	cmp	r3, r1
     27a:	d1fc      	bne.n	276 <_system_extint_init+0x3e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     27c:	2208      	movs	r2, #8
     27e:	4b0c      	ldr	r3, [pc, #48]	; (2b0 <_system_extint_init+0x78>)
     280:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     282:	4b0c      	ldr	r3, [pc, #48]	; (2b4 <_system_extint_init+0x7c>)
     284:	4798      	blx	r3
     286:	e009      	b.n	29c <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
     288:	4a08      	ldr	r2, [pc, #32]	; (2ac <_system_extint_init+0x74>)
     28a:	7813      	ldrb	r3, [r2, #0]
     28c:	2110      	movs	r1, #16
     28e:	438b      	bics	r3, r1
     290:	7013      	strb	r3, [r2, #0]
     292:	4b09      	ldr	r3, [pc, #36]	; (2b8 <_system_extint_init+0x80>)
     294:	1c19      	adds	r1, r3, #0
     296:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     298:	2200      	movs	r2, #0
     29a:	e7ec      	b.n	276 <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
     29c:	b003      	add	sp, #12
     29e:	bd00      	pop	{pc}
     2a0:	40000800 	.word	0x40000800
     2a4:	0000108d 	.word	0x0000108d
     2a8:	00001025 	.word	0x00001025
     2ac:	40002800 	.word	0x40002800
     2b0:	e000e100 	.word	0xe000e100
     2b4:	00000219 	.word	0x00000219
     2b8:	200000d4 	.word	0x200000d4

000002bc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     2bc:	b500      	push	{lr}
     2be:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     2c0:	ab01      	add	r3, sp, #4
     2c2:	2280      	movs	r2, #128	; 0x80
     2c4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     2c6:	780a      	ldrb	r2, [r1, #0]
     2c8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     2ca:	784a      	ldrb	r2, [r1, #1]
     2cc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     2ce:	788a      	ldrb	r2, [r1, #2]
     2d0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     2d2:	1c19      	adds	r1, r3, #0
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <port_pin_set_config+0x20>)
     2d6:	4798      	blx	r3
}
     2d8:	b003      	add	sp, #12
     2da:	bd00      	pop	{pc}
     2dc:	00001189 	.word	0x00001189

000002e0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     2e0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     2e2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2e4:	2440      	movs	r4, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     2e6:	4281      	cmp	r1, r0
     2e8:	d30c      	bcc.n	304 <_sercom_get_sync_baud_val+0x24>
     2ea:	2300      	movs	r3, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     2ec:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     2ee:	3301      	adds	r3, #1
     2f0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     2f2:	4288      	cmp	r0, r1
     2f4:	d9fa      	bls.n	2ec <_sercom_get_sync_baud_val+0xc>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
     2f6:	3b01      	subs	r3, #1
     2f8:	b29b      	uxth	r3, r3

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2fa:	2440      	movs	r4, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     2fc:	2bff      	cmp	r3, #255	; 0xff
     2fe:	d801      	bhi.n	304 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     300:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     302:	2400      	movs	r4, #0
	}
}
     304:	1c20      	adds	r0, r4, #0
     306:	bd10      	pop	{r4, pc}

00000308 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     308:	b5f0      	push	{r4, r5, r6, r7, lr}
     30a:	465f      	mov	r7, fp
     30c:	4656      	mov	r6, sl
     30e:	464d      	mov	r5, r9
     310:	4644      	mov	r4, r8
     312:	b4f0      	push	{r4, r5, r6, r7}
     314:	b089      	sub	sp, #36	; 0x24
     316:	1c1c      	adds	r4, r3, #0
     318:	ab12      	add	r3, sp, #72	; 0x48
     31a:	781b      	ldrb	r3, [r3, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     31c:	1c06      	adds	r6, r0, #0
     31e:	435e      	muls	r6, r3
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     320:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     322:	428e      	cmp	r6, r1
     324:	d900      	bls.n	328 <_sercom_get_async_baud_val+0x20>
     326:	e0c7      	b.n	4b8 <_sercom_get_async_baud_val+0x1b0>
     328:	1c25      	adds	r5, r4, #0
     32a:	9207      	str	r2, [sp, #28]
     32c:	1c0c      	adds	r4, r1, #0
     32e:	1c02      	adds	r2, r0, #0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     330:	2d00      	cmp	r5, #0
     332:	d151      	bne.n	3d8 <_sercom_get_async_baud_val+0xd0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     334:	1c18      	adds	r0, r3, #0
     336:	2100      	movs	r1, #0
     338:	2300      	movs	r3, #0
     33a:	4d63      	ldr	r5, [pc, #396]	; (4c8 <_sercom_get_async_baud_val+0x1c0>)
     33c:	47a8      	blx	r5
     33e:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     340:	1c26      	adds	r6, r4, #0
     342:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     344:	2300      	movs	r3, #0
     346:	2400      	movs	r4, #0
     348:	9302      	str	r3, [sp, #8]
     34a:	9403      	str	r4, [sp, #12]
     34c:	2200      	movs	r2, #0
     34e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     350:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     352:	2120      	movs	r1, #32
     354:	468c      	mov	ip, r1
     356:	391f      	subs	r1, #31
     358:	9600      	str	r6, [sp, #0]
     35a:	9701      	str	r7, [sp, #4]
     35c:	2420      	movs	r4, #32
     35e:	4264      	negs	r4, r4
     360:	1904      	adds	r4, r0, r4
     362:	d403      	bmi.n	36c <_sercom_get_async_baud_val+0x64>
     364:	1c0d      	adds	r5, r1, #0
     366:	40a5      	lsls	r5, r4
     368:	46a8      	mov	r8, r5
     36a:	e004      	b.n	376 <_sercom_get_async_baud_val+0x6e>
     36c:	4664      	mov	r4, ip
     36e:	1a24      	subs	r4, r4, r0
     370:	1c0d      	adds	r5, r1, #0
     372:	40e5      	lsrs	r5, r4
     374:	46a8      	mov	r8, r5
     376:	1c0c      	adds	r4, r1, #0
     378:	4084      	lsls	r4, r0
     37a:	46a1      	mov	r9, r4

		r = r << 1;
     37c:	1c14      	adds	r4, r2, #0
     37e:	1c1d      	adds	r5, r3, #0
     380:	18a4      	adds	r4, r4, r2
     382:	415d      	adcs	r5, r3
     384:	1c22      	adds	r2, r4, #0
     386:	1c2b      	adds	r3, r5, #0

		if (n & bit_shift) {
     388:	465e      	mov	r6, fp
     38a:	4647      	mov	r7, r8
     38c:	423e      	tst	r6, r7
     38e:	d003      	beq.n	398 <_sercom_get_async_baud_val+0x90>
			r |= 0x01;
     390:	1c0e      	adds	r6, r1, #0
     392:	4326      	orrs	r6, r4
     394:	1c32      	adds	r2, r6, #0
     396:	1c2b      	adds	r3, r5, #0
		}

		if (r >= d) {
     398:	9c01      	ldr	r4, [sp, #4]
     39a:	429c      	cmp	r4, r3
     39c:	d810      	bhi.n	3c0 <_sercom_get_async_baud_val+0xb8>
     39e:	d102      	bne.n	3a6 <_sercom_get_async_baud_val+0x9e>
     3a0:	9c00      	ldr	r4, [sp, #0]
     3a2:	4294      	cmp	r4, r2
     3a4:	d80c      	bhi.n	3c0 <_sercom_get_async_baud_val+0xb8>
			r = r - d;
     3a6:	9c00      	ldr	r4, [sp, #0]
     3a8:	9d01      	ldr	r5, [sp, #4]
     3aa:	1b12      	subs	r2, r2, r4
     3ac:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     3ae:	464d      	mov	r5, r9
     3b0:	9e02      	ldr	r6, [sp, #8]
     3b2:	9f03      	ldr	r7, [sp, #12]
     3b4:	4335      	orrs	r5, r6
     3b6:	1c3c      	adds	r4, r7, #0
     3b8:	4646      	mov	r6, r8
     3ba:	4334      	orrs	r4, r6
     3bc:	9502      	str	r5, [sp, #8]
     3be:	9403      	str	r4, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     3c0:	3801      	subs	r0, #1
     3c2:	d2cb      	bcs.n	35c <_sercom_get_async_baud_val+0x54>

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     3c4:	2200      	movs	r2, #0
     3c6:	2301      	movs	r3, #1
     3c8:	9802      	ldr	r0, [sp, #8]
     3ca:	9903      	ldr	r1, [sp, #12]
     3cc:	1a12      	subs	r2, r2, r0
     3ce:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     3d0:	0c11      	lsrs	r1, r2, #16
     3d2:	041b      	lsls	r3, r3, #16
     3d4:	4319      	orrs	r1, r3
     3d6:	e06c      	b.n	4b2 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     3d8:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     3da:	2d01      	cmp	r5, #1
     3dc:	d169      	bne.n	4b2 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     3de:	0f61      	lsrs	r1, r4, #29
     3e0:	1c0f      	adds	r7, r1, #0
     3e2:	00e1      	lsls	r1, r4, #3
     3e4:	4688      	mov	r8, r1
			temp2 = ((uint64_t)baudrate * sample_num);
     3e6:	1c18      	adds	r0, r3, #0
     3e8:	2100      	movs	r1, #0
     3ea:	2300      	movs	r3, #0
     3ec:	4c36      	ldr	r4, [pc, #216]	; (4c8 <_sercom_get_async_baud_val+0x1c0>)
     3ee:	47a0      	blx	r4
     3f0:	1c04      	adds	r4, r0, #0
     3f2:	1c0d      	adds	r5, r1, #0
     3f4:	2300      	movs	r3, #0
     3f6:	469c      	mov	ip, r3
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     3f8:	3320      	adds	r3, #32
     3fa:	469b      	mov	fp, r3
     3fc:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     3fe:	4663      	mov	r3, ip
     400:	9305      	str	r3, [sp, #20]
     402:	46b9      	mov	r9, r7
     404:	466b      	mov	r3, sp
     406:	7d1b      	ldrb	r3, [r3, #20]
     408:	9306      	str	r3, [sp, #24]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     40a:	2300      	movs	r3, #0
     40c:	469c      	mov	ip, r3
     40e:	2000      	movs	r0, #0
     410:	2100      	movs	r1, #0
	for (i = 63; i >= 0; i--) {
     412:	223f      	movs	r2, #63	; 0x3f
     414:	9400      	str	r4, [sp, #0]
     416:	9501      	str	r5, [sp, #4]
		bit_shift = (uint64_t)1 << i;
     418:	2320      	movs	r3, #32
     41a:	425b      	negs	r3, r3
     41c:	18d3      	adds	r3, r2, r3
     41e:	d403      	bmi.n	428 <_sercom_get_async_baud_val+0x120>
     420:	1c34      	adds	r4, r6, #0
     422:	409c      	lsls	r4, r3
     424:	1c23      	adds	r3, r4, #0
     426:	e004      	b.n	432 <_sercom_get_async_baud_val+0x12a>
     428:	465b      	mov	r3, fp
     42a:	1a9b      	subs	r3, r3, r2
     42c:	1c34      	adds	r4, r6, #0
     42e:	40dc      	lsrs	r4, r3
     430:	1c23      	adds	r3, r4, #0
     432:	1c37      	adds	r7, r6, #0
     434:	4097      	lsls	r7, r2

		r = r << 1;
     436:	1c04      	adds	r4, r0, #0
     438:	1c0d      	adds	r5, r1, #0
     43a:	1824      	adds	r4, r4, r0
     43c:	414d      	adcs	r5, r1
     43e:	1c20      	adds	r0, r4, #0
     440:	1c29      	adds	r1, r5, #0
     442:	9002      	str	r0, [sp, #8]
     444:	9103      	str	r1, [sp, #12]

		if (n & bit_shift) {
     446:	4644      	mov	r4, r8
     448:	403c      	ands	r4, r7
     44a:	46a2      	mov	sl, r4
     44c:	464c      	mov	r4, r9
     44e:	4023      	ands	r3, r4
     450:	4654      	mov	r4, sl
     452:	4323      	orrs	r3, r4
     454:	d005      	beq.n	462 <_sercom_get_async_baud_val+0x15a>
			r |= 0x01;
     456:	9b02      	ldr	r3, [sp, #8]
     458:	9c03      	ldr	r4, [sp, #12]
     45a:	1c1d      	adds	r5, r3, #0
     45c:	4335      	orrs	r5, r6
     45e:	1c28      	adds	r0, r5, #0
     460:	1c21      	adds	r1, r4, #0
		}

		if (r >= d) {
     462:	9b01      	ldr	r3, [sp, #4]
     464:	428b      	cmp	r3, r1
     466:	d80a      	bhi.n	47e <_sercom_get_async_baud_val+0x176>
     468:	d102      	bne.n	470 <_sercom_get_async_baud_val+0x168>
     46a:	9b00      	ldr	r3, [sp, #0]
     46c:	4283      	cmp	r3, r0
     46e:	d806      	bhi.n	47e <_sercom_get_async_baud_val+0x176>
			r = r - d;
     470:	9b00      	ldr	r3, [sp, #0]
     472:	9c01      	ldr	r4, [sp, #4]
     474:	1ac0      	subs	r0, r0, r3
     476:	41a1      	sbcs	r1, r4
			q |= bit_shift;
     478:	4663      	mov	r3, ip
     47a:	433b      	orrs	r3, r7
     47c:	469c      	mov	ip, r3
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     47e:	3a01      	subs	r2, #1
     480:	d2ca      	bcs.n	418 <_sercom_get_async_baud_val+0x110>
     482:	9c00      	ldr	r4, [sp, #0]
     484:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     486:	4662      	mov	r2, ip
     488:	9905      	ldr	r1, [sp, #20]
     48a:	1a53      	subs	r3, r2, r1
			baud_int = baud_int / BAUD_FP_MAX;
     48c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     48e:	4a0f      	ldr	r2, [pc, #60]	; (4cc <_sercom_get_async_baud_val+0x1c4>)
     490:	4293      	cmp	r3, r2
     492:	d908      	bls.n	4a6 <_sercom_get_async_baud_val+0x19e>
     494:	9a06      	ldr	r2, [sp, #24]
     496:	3201      	adds	r2, #1
     498:	b2d2      	uxtb	r2, r2
     49a:	9206      	str	r2, [sp, #24]
     49c:	1c0a      	adds	r2, r1, #0
     49e:	3201      	adds	r2, #1
     4a0:	9205      	str	r2, [sp, #20]
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     4a2:	2a08      	cmp	r2, #8
     4a4:	d1ae      	bne.n	404 <_sercom_get_async_baud_val+0xfc>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4a6:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     4a8:	9a06      	ldr	r2, [sp, #24]
     4aa:	2a08      	cmp	r2, #8
     4ac:	d004      	beq.n	4b8 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     4ae:	0351      	lsls	r1, r2, #13
     4b0:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
     4b2:	9b07      	ldr	r3, [sp, #28]
     4b4:	8019      	strh	r1, [r3, #0]
	return STATUS_OK;
     4b6:	2500      	movs	r5, #0
}
     4b8:	1c28      	adds	r0, r5, #0
     4ba:	b009      	add	sp, #36	; 0x24
     4bc:	bc3c      	pop	{r2, r3, r4, r5}
     4be:	4690      	mov	r8, r2
     4c0:	4699      	mov	r9, r3
     4c2:	46a2      	mov	sl, r4
     4c4:	46ab      	mov	fp, r5
     4c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4c8:	000018b1 	.word	0x000018b1
     4cc:	00001fff 	.word	0x00001fff

000004d0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     4d0:	b510      	push	{r4, lr}
     4d2:	b082      	sub	sp, #8
     4d4:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     4d6:	4b0e      	ldr	r3, [pc, #56]	; (510 <sercom_set_gclk_generator+0x40>)
     4d8:	781b      	ldrb	r3, [r3, #0]
     4da:	2b00      	cmp	r3, #0
     4dc:	d001      	beq.n	4e2 <sercom_set_gclk_generator+0x12>
     4de:	2900      	cmp	r1, #0
     4e0:	d00d      	beq.n	4fe <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     4e2:	a901      	add	r1, sp, #4
     4e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     4e6:	200f      	movs	r0, #15
     4e8:	4b0a      	ldr	r3, [pc, #40]	; (514 <sercom_set_gclk_generator+0x44>)
     4ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     4ec:	200f      	movs	r0, #15
     4ee:	4b0a      	ldr	r3, [pc, #40]	; (518 <sercom_set_gclk_generator+0x48>)
     4f0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     4f2:	4b07      	ldr	r3, [pc, #28]	; (510 <sercom_set_gclk_generator+0x40>)
     4f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     4f6:	2201      	movs	r2, #1
     4f8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     4fa:	2000      	movs	r0, #0
     4fc:	e006      	b.n	50c <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     4fe:	4b04      	ldr	r3, [pc, #16]	; (510 <sercom_set_gclk_generator+0x40>)
     500:	785b      	ldrb	r3, [r3, #1]
     502:	4283      	cmp	r3, r0
     504:	d001      	beq.n	50a <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     506:	201d      	movs	r0, #29
     508:	e000      	b.n	50c <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     50a:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     50c:	b002      	add	sp, #8
     50e:	bd10      	pop	{r4, pc}
     510:	2000008c 	.word	0x2000008c
     514:	0000108d 	.word	0x0000108d
     518:	00001025 	.word	0x00001025

0000051c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     51c:	4b44      	ldr	r3, [pc, #272]	; (630 <_sercom_get_default_pad+0x114>)
     51e:	4298      	cmp	r0, r3
     520:	d033      	beq.n	58a <_sercom_get_default_pad+0x6e>
     522:	d806      	bhi.n	532 <_sercom_get_default_pad+0x16>
     524:	4b43      	ldr	r3, [pc, #268]	; (634 <_sercom_get_default_pad+0x118>)
     526:	4298      	cmp	r0, r3
     528:	d00d      	beq.n	546 <_sercom_get_default_pad+0x2a>
     52a:	4b43      	ldr	r3, [pc, #268]	; (638 <_sercom_get_default_pad+0x11c>)
     52c:	4298      	cmp	r0, r3
     52e:	d01b      	beq.n	568 <_sercom_get_default_pad+0x4c>
     530:	e06f      	b.n	612 <_sercom_get_default_pad+0xf6>
     532:	4b42      	ldr	r3, [pc, #264]	; (63c <_sercom_get_default_pad+0x120>)
     534:	4298      	cmp	r0, r3
     536:	d04a      	beq.n	5ce <_sercom_get_default_pad+0xb2>
     538:	4b41      	ldr	r3, [pc, #260]	; (640 <_sercom_get_default_pad+0x124>)
     53a:	4298      	cmp	r0, r3
     53c:	d058      	beq.n	5f0 <_sercom_get_default_pad+0xd4>
     53e:	4b41      	ldr	r3, [pc, #260]	; (644 <_sercom_get_default_pad+0x128>)
     540:	4298      	cmp	r0, r3
     542:	d166      	bne.n	612 <_sercom_get_default_pad+0xf6>
     544:	e032      	b.n	5ac <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     546:	2901      	cmp	r1, #1
     548:	d006      	beq.n	558 <_sercom_get_default_pad+0x3c>
     54a:	2900      	cmp	r1, #0
     54c:	d063      	beq.n	616 <_sercom_get_default_pad+0xfa>
     54e:	2902      	cmp	r1, #2
     550:	d006      	beq.n	560 <_sercom_get_default_pad+0x44>
     552:	2903      	cmp	r1, #3
     554:	d006      	beq.n	564 <_sercom_get_default_pad+0x48>
     556:	e001      	b.n	55c <_sercom_get_default_pad+0x40>
     558:	483b      	ldr	r0, [pc, #236]	; (648 <_sercom_get_default_pad+0x12c>)
     55a:	e067      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     55c:	2000      	movs	r0, #0
     55e:	e065      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     560:	483a      	ldr	r0, [pc, #232]	; (64c <_sercom_get_default_pad+0x130>)
     562:	e063      	b.n	62c <_sercom_get_default_pad+0x110>
     564:	483a      	ldr	r0, [pc, #232]	; (650 <_sercom_get_default_pad+0x134>)
     566:	e061      	b.n	62c <_sercom_get_default_pad+0x110>
     568:	2901      	cmp	r1, #1
     56a:	d006      	beq.n	57a <_sercom_get_default_pad+0x5e>
     56c:	2900      	cmp	r1, #0
     56e:	d054      	beq.n	61a <_sercom_get_default_pad+0xfe>
     570:	2902      	cmp	r1, #2
     572:	d006      	beq.n	582 <_sercom_get_default_pad+0x66>
     574:	2903      	cmp	r1, #3
     576:	d006      	beq.n	586 <_sercom_get_default_pad+0x6a>
     578:	e001      	b.n	57e <_sercom_get_default_pad+0x62>
     57a:	4836      	ldr	r0, [pc, #216]	; (654 <_sercom_get_default_pad+0x138>)
     57c:	e056      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     57e:	2000      	movs	r0, #0
     580:	e054      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     582:	4835      	ldr	r0, [pc, #212]	; (658 <_sercom_get_default_pad+0x13c>)
     584:	e052      	b.n	62c <_sercom_get_default_pad+0x110>
     586:	4835      	ldr	r0, [pc, #212]	; (65c <_sercom_get_default_pad+0x140>)
     588:	e050      	b.n	62c <_sercom_get_default_pad+0x110>
     58a:	2901      	cmp	r1, #1
     58c:	d006      	beq.n	59c <_sercom_get_default_pad+0x80>
     58e:	2900      	cmp	r1, #0
     590:	d045      	beq.n	61e <_sercom_get_default_pad+0x102>
     592:	2902      	cmp	r1, #2
     594:	d006      	beq.n	5a4 <_sercom_get_default_pad+0x88>
     596:	2903      	cmp	r1, #3
     598:	d006      	beq.n	5a8 <_sercom_get_default_pad+0x8c>
     59a:	e001      	b.n	5a0 <_sercom_get_default_pad+0x84>
     59c:	4830      	ldr	r0, [pc, #192]	; (660 <_sercom_get_default_pad+0x144>)
     59e:	e045      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     5a0:	2000      	movs	r0, #0
     5a2:	e043      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5a4:	482f      	ldr	r0, [pc, #188]	; (664 <_sercom_get_default_pad+0x148>)
     5a6:	e041      	b.n	62c <_sercom_get_default_pad+0x110>
     5a8:	482f      	ldr	r0, [pc, #188]	; (668 <_sercom_get_default_pad+0x14c>)
     5aa:	e03f      	b.n	62c <_sercom_get_default_pad+0x110>
     5ac:	2901      	cmp	r1, #1
     5ae:	d006      	beq.n	5be <_sercom_get_default_pad+0xa2>
     5b0:	2900      	cmp	r1, #0
     5b2:	d036      	beq.n	622 <_sercom_get_default_pad+0x106>
     5b4:	2902      	cmp	r1, #2
     5b6:	d006      	beq.n	5c6 <_sercom_get_default_pad+0xaa>
     5b8:	2903      	cmp	r1, #3
     5ba:	d006      	beq.n	5ca <_sercom_get_default_pad+0xae>
     5bc:	e001      	b.n	5c2 <_sercom_get_default_pad+0xa6>
     5be:	482b      	ldr	r0, [pc, #172]	; (66c <_sercom_get_default_pad+0x150>)
     5c0:	e034      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     5c2:	2000      	movs	r0, #0
     5c4:	e032      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5c6:	482a      	ldr	r0, [pc, #168]	; (670 <_sercom_get_default_pad+0x154>)
     5c8:	e030      	b.n	62c <_sercom_get_default_pad+0x110>
     5ca:	482a      	ldr	r0, [pc, #168]	; (674 <_sercom_get_default_pad+0x158>)
     5cc:	e02e      	b.n	62c <_sercom_get_default_pad+0x110>
     5ce:	2901      	cmp	r1, #1
     5d0:	d006      	beq.n	5e0 <_sercom_get_default_pad+0xc4>
     5d2:	2900      	cmp	r1, #0
     5d4:	d027      	beq.n	626 <_sercom_get_default_pad+0x10a>
     5d6:	2902      	cmp	r1, #2
     5d8:	d006      	beq.n	5e8 <_sercom_get_default_pad+0xcc>
     5da:	2903      	cmp	r1, #3
     5dc:	d006      	beq.n	5ec <_sercom_get_default_pad+0xd0>
     5de:	e001      	b.n	5e4 <_sercom_get_default_pad+0xc8>
     5e0:	4825      	ldr	r0, [pc, #148]	; (678 <_sercom_get_default_pad+0x15c>)
     5e2:	e023      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     5e4:	2000      	movs	r0, #0
     5e6:	e021      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5e8:	4824      	ldr	r0, [pc, #144]	; (67c <_sercom_get_default_pad+0x160>)
     5ea:	e01f      	b.n	62c <_sercom_get_default_pad+0x110>
     5ec:	4824      	ldr	r0, [pc, #144]	; (680 <_sercom_get_default_pad+0x164>)
     5ee:	e01d      	b.n	62c <_sercom_get_default_pad+0x110>
     5f0:	2901      	cmp	r1, #1
     5f2:	d006      	beq.n	602 <_sercom_get_default_pad+0xe6>
     5f4:	2900      	cmp	r1, #0
     5f6:	d018      	beq.n	62a <_sercom_get_default_pad+0x10e>
     5f8:	2902      	cmp	r1, #2
     5fa:	d006      	beq.n	60a <_sercom_get_default_pad+0xee>
     5fc:	2903      	cmp	r1, #3
     5fe:	d006      	beq.n	60e <_sercom_get_default_pad+0xf2>
     600:	e001      	b.n	606 <_sercom_get_default_pad+0xea>
     602:	4820      	ldr	r0, [pc, #128]	; (684 <_sercom_get_default_pad+0x168>)
     604:	e012      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     606:	2000      	movs	r0, #0
     608:	e010      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     60a:	481f      	ldr	r0, [pc, #124]	; (688 <_sercom_get_default_pad+0x16c>)
     60c:	e00e      	b.n	62c <_sercom_get_default_pad+0x110>
     60e:	481f      	ldr	r0, [pc, #124]	; (68c <_sercom_get_default_pad+0x170>)
     610:	e00c      	b.n	62c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     612:	2000      	movs	r0, #0
     614:	e00a      	b.n	62c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     616:	481e      	ldr	r0, [pc, #120]	; (690 <_sercom_get_default_pad+0x174>)
     618:	e008      	b.n	62c <_sercom_get_default_pad+0x110>
     61a:	481e      	ldr	r0, [pc, #120]	; (694 <_sercom_get_default_pad+0x178>)
     61c:	e006      	b.n	62c <_sercom_get_default_pad+0x110>
     61e:	481e      	ldr	r0, [pc, #120]	; (698 <_sercom_get_default_pad+0x17c>)
     620:	e004      	b.n	62c <_sercom_get_default_pad+0x110>
     622:	481e      	ldr	r0, [pc, #120]	; (69c <_sercom_get_default_pad+0x180>)
     624:	e002      	b.n	62c <_sercom_get_default_pad+0x110>
     626:	481e      	ldr	r0, [pc, #120]	; (6a0 <_sercom_get_default_pad+0x184>)
     628:	e000      	b.n	62c <_sercom_get_default_pad+0x110>
     62a:	481e      	ldr	r0, [pc, #120]	; (6a4 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
     62c:	4770      	bx	lr
     62e:	46c0      	nop			; (mov r8, r8)
     630:	42000c00 	.word	0x42000c00
     634:	42000400 	.word	0x42000400
     638:	42000800 	.word	0x42000800
     63c:	42001400 	.word	0x42001400
     640:	42001800 	.word	0x42001800
     644:	42001000 	.word	0x42001000
     648:	00090002 	.word	0x00090002
     64c:	000a0002 	.word	0x000a0002
     650:	000b0002 	.word	0x000b0002
     654:	00110002 	.word	0x00110002
     658:	00120002 	.word	0x00120002
     65c:	00130002 	.word	0x00130002
     660:	00170003 	.word	0x00170003
     664:	00140003 	.word	0x00140003
     668:	00150003 	.word	0x00150003
     66c:	00350002 	.word	0x00350002
     670:	00200002 	.word	0x00200002
     674:	00210002 	.word	0x00210002
     678:	000d0002 	.word	0x000d0002
     67c:	000e0002 	.word	0x000e0002
     680:	000f0002 	.word	0x000f0002
     684:	003f0003 	.word	0x003f0003
     688:	00360003 	.word	0x00360003
     68c:	00370003 	.word	0x00370003
     690:	00080002 	.word	0x00080002
     694:	00100002 	.word	0x00100002
     698:	00160003 	.word	0x00160003
     69c:	00220002 	.word	0x00220002
     6a0:	000c0002 	.word	0x000c0002
     6a4:	003e0003 	.word	0x003e0003

000006a8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     6a8:	b530      	push	{r4, r5, lr}
     6aa:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     6ac:	4b0c      	ldr	r3, [pc, #48]	; (6e0 <_sercom_get_sercom_inst_index+0x38>)
     6ae:	466a      	mov	r2, sp
     6b0:	cb32      	ldmia	r3!, {r1, r4, r5}
     6b2:	c232      	stmia	r2!, {r1, r4, r5}
     6b4:	cb32      	ldmia	r3!, {r1, r4, r5}
     6b6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     6b8:	9b00      	ldr	r3, [sp, #0]
     6ba:	4283      	cmp	r3, r0
     6bc:	d006      	beq.n	6cc <_sercom_get_sercom_inst_index+0x24>
     6be:	2301      	movs	r3, #1
     6c0:	009a      	lsls	r2, r3, #2
     6c2:	4669      	mov	r1, sp
     6c4:	5852      	ldr	r2, [r2, r1]
     6c6:	4282      	cmp	r2, r0
     6c8:	d103      	bne.n	6d2 <_sercom_get_sercom_inst_index+0x2a>
     6ca:	e000      	b.n	6ce <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6cc:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     6ce:	b2d8      	uxtb	r0, r3
     6d0:	e003      	b.n	6da <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6d2:	3301      	adds	r3, #1
     6d4:	2b06      	cmp	r3, #6
     6d6:	d1f3      	bne.n	6c0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     6d8:	2000      	movs	r0, #0
}
     6da:	b007      	add	sp, #28
     6dc:	bd30      	pop	{r4, r5, pc}
     6de:	46c0      	nop			; (mov r8, r8)
     6e0:	0000204c 	.word	0x0000204c

000006e4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     6e4:	4770      	bx	lr
     6e6:	46c0      	nop			; (mov r8, r8)

000006e8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     6ea:	4b0a      	ldr	r3, [pc, #40]	; (714 <_sercom_set_handler+0x2c>)
     6ec:	781b      	ldrb	r3, [r3, #0]
     6ee:	2b00      	cmp	r3, #0
     6f0:	d10c      	bne.n	70c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     6f2:	4f09      	ldr	r7, [pc, #36]	; (718 <_sercom_set_handler+0x30>)
     6f4:	4e09      	ldr	r6, [pc, #36]	; (71c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     6f6:	4d0a      	ldr	r5, [pc, #40]	; (720 <_sercom_set_handler+0x38>)
     6f8:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     6fa:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     6fc:	195a      	adds	r2, r3, r5
     6fe:	6014      	str	r4, [r2, #0]
     700:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     702:	2b18      	cmp	r3, #24
     704:	d1f9      	bne.n	6fa <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     706:	2201      	movs	r2, #1
     708:	4b02      	ldr	r3, [pc, #8]	; (714 <_sercom_set_handler+0x2c>)
     70a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     70c:	0080      	lsls	r0, r0, #2
     70e:	4b02      	ldr	r3, [pc, #8]	; (718 <_sercom_set_handler+0x30>)
     710:	50c1      	str	r1, [r0, r3]
}
     712:	bdf0      	pop	{r4, r5, r6, r7, pc}
     714:	2000008e 	.word	0x2000008e
     718:	20000090 	.word	0x20000090
     71c:	000006e5 	.word	0x000006e5
     720:	20000114 	.word	0x20000114

00000724 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     724:	b510      	push	{r4, lr}
     726:	b082      	sub	sp, #8
     728:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     72a:	4668      	mov	r0, sp
     72c:	4905      	ldr	r1, [pc, #20]	; (744 <_sercom_get_interrupt_vector+0x20>)
     72e:	2206      	movs	r2, #6
     730:	4b05      	ldr	r3, [pc, #20]	; (748 <_sercom_get_interrupt_vector+0x24>)
     732:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     734:	1c20      	adds	r0, r4, #0
     736:	4b05      	ldr	r3, [pc, #20]	; (74c <_sercom_get_interrupt_vector+0x28>)
     738:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     73a:	466b      	mov	r3, sp
     73c:	5618      	ldrsb	r0, [r3, r0]
}
     73e:	b002      	add	sp, #8
     740:	bd10      	pop	{r4, pc}
     742:	46c0      	nop			; (mov r8, r8)
     744:	00002064 	.word	0x00002064
     748:	00001951 	.word	0x00001951
     74c:	000006a9 	.word	0x000006a9

00000750 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     750:	b508      	push	{r3, lr}
     752:	4b02      	ldr	r3, [pc, #8]	; (75c <SERCOM0_Handler+0xc>)
     754:	681b      	ldr	r3, [r3, #0]
     756:	2000      	movs	r0, #0
     758:	4798      	blx	r3
     75a:	bd08      	pop	{r3, pc}
     75c:	20000090 	.word	0x20000090

00000760 <SERCOM1_Handler>:
     760:	b508      	push	{r3, lr}
     762:	4b02      	ldr	r3, [pc, #8]	; (76c <SERCOM1_Handler+0xc>)
     764:	685b      	ldr	r3, [r3, #4]
     766:	2001      	movs	r0, #1
     768:	4798      	blx	r3
     76a:	bd08      	pop	{r3, pc}
     76c:	20000090 	.word	0x20000090

00000770 <SERCOM2_Handler>:
     770:	b508      	push	{r3, lr}
     772:	4b02      	ldr	r3, [pc, #8]	; (77c <SERCOM2_Handler+0xc>)
     774:	689b      	ldr	r3, [r3, #8]
     776:	2002      	movs	r0, #2
     778:	4798      	blx	r3
     77a:	bd08      	pop	{r3, pc}
     77c:	20000090 	.word	0x20000090

00000780 <SERCOM3_Handler>:
     780:	b508      	push	{r3, lr}
     782:	4b02      	ldr	r3, [pc, #8]	; (78c <SERCOM3_Handler+0xc>)
     784:	68db      	ldr	r3, [r3, #12]
     786:	2003      	movs	r0, #3
     788:	4798      	blx	r3
     78a:	bd08      	pop	{r3, pc}
     78c:	20000090 	.word	0x20000090

00000790 <SERCOM4_Handler>:
     790:	b508      	push	{r3, lr}
     792:	4b02      	ldr	r3, [pc, #8]	; (79c <SERCOM4_Handler+0xc>)
     794:	691b      	ldr	r3, [r3, #16]
     796:	2004      	movs	r0, #4
     798:	4798      	blx	r3
     79a:	bd08      	pop	{r3, pc}
     79c:	20000090 	.word	0x20000090

000007a0 <SERCOM5_Handler>:
     7a0:	b508      	push	{r3, lr}
     7a2:	4b02      	ldr	r3, [pc, #8]	; (7ac <SERCOM5_Handler+0xc>)
     7a4:	695b      	ldr	r3, [r3, #20]
     7a6:	2005      	movs	r0, #5
     7a8:	4798      	blx	r3
     7aa:	bd08      	pop	{r3, pc}
     7ac:	20000090 	.word	0x20000090

000007b0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     7b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     7b2:	465f      	mov	r7, fp
     7b4:	4656      	mov	r6, sl
     7b6:	464d      	mov	r5, r9
     7b8:	4644      	mov	r4, r8
     7ba:	b4f0      	push	{r4, r5, r6, r7}
     7bc:	b08d      	sub	sp, #52	; 0x34
     7be:	1c05      	adds	r5, r0, #0
     7c0:	1c0c      	adds	r4, r1, #0
     7c2:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     7c4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7c6:	1c08      	adds	r0, r1, #0
     7c8:	4bcd      	ldr	r3, [pc, #820]	; (b00 <usart_init+0x350>)
     7ca:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     7cc:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     7ce:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     7d0:	07d2      	lsls	r2, r2, #31
     7d2:	d500      	bpl.n	7d6 <usart_init+0x26>
     7d4:	e1c4      	b.n	b60 <usart_init+0x3b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     7d6:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     7d8:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     7da:	0792      	lsls	r2, r2, #30
     7dc:	d500      	bpl.n	7e0 <usart_init+0x30>
     7de:	e1bf      	b.n	b60 <usart_init+0x3b0>
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
     7e0:	49c8      	ldr	r1, [pc, #800]	; (b04 <usart_init+0x354>)
     7e2:	69ca      	ldr	r2, [r1, #28]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
     7e4:	1c47      	adds	r7, r0, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     7e6:	3b1b      	subs	r3, #27
     7e8:	40bb      	lsls	r3, r7
     7ea:	4313      	orrs	r3, r2
     7ec:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     7ee:	a90b      	add	r1, sp, #44	; 0x2c
     7f0:	2749      	movs	r7, #73	; 0x49
     7f2:	5df3      	ldrb	r3, [r6, r7]
     7f4:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     7f6:	3010      	adds	r0, #16

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     7f8:	b2c3      	uxtb	r3, r0
     7fa:	9303      	str	r3, [sp, #12]
     7fc:	1c18      	adds	r0, r3, #0
     7fe:	4bc2      	ldr	r3, [pc, #776]	; (b08 <usart_init+0x358>)
     800:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     802:	9803      	ldr	r0, [sp, #12]
     804:	4bc1      	ldr	r3, [pc, #772]	; (b0c <usart_init+0x35c>)
     806:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     808:	5df0      	ldrb	r0, [r6, r7]
     80a:	2100      	movs	r1, #0
     80c:	4bc0      	ldr	r3, [pc, #768]	; (b10 <usart_init+0x360>)
     80e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     810:	7af3      	ldrb	r3, [r6, #11]
     812:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     814:	2340      	movs	r3, #64	; 0x40
     816:	5cf3      	ldrb	r3, [r6, r3]
     818:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     81a:	2341      	movs	r3, #65	; 0x41
     81c:	5cf3      	ldrb	r3, [r6, r3]
     81e:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     820:	7ef3      	ldrb	r3, [r6, #27]
     822:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     824:	7f33      	ldrb	r3, [r6, #28]
     826:	726b      	strb	r3, [r5, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
     828:	2320      	movs	r3, #32
     82a:	5cf3      	ldrb	r3, [r6, r3]
     82c:	72ab      	strb	r3, [r5, #10]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     82e:	682b      	ldr	r3, [r5, #0]
     830:	4698      	mov	r8, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     832:	1c18      	adds	r0, r3, #0
     834:	4bb2      	ldr	r3, [pc, #712]	; (b00 <usart_init+0x350>)
     836:	4798      	blx	r3
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     838:	2200      	movs	r2, #0
     83a:	230e      	movs	r3, #14
     83c:	a902      	add	r1, sp, #8
     83e:	468c      	mov	ip, r1
     840:	4463      	add	r3, ip
     842:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     844:	8a33      	ldrh	r3, [r6, #16]
     846:	2280      	movs	r2, #128	; 0x80
     848:	01d2      	lsls	r2, r2, #7
     84a:	4293      	cmp	r3, r2
     84c:	d00e      	beq.n	86c <usart_init+0xbc>
     84e:	d804      	bhi.n	85a <usart_init+0xaa>
     850:	2280      	movs	r2, #128	; 0x80
     852:	0192      	lsls	r2, r2, #6
     854:	4293      	cmp	r3, r2
     856:	d013      	beq.n	880 <usart_init+0xd0>
     858:	e01c      	b.n	894 <usart_init+0xe4>
     85a:	22c0      	movs	r2, #192	; 0xc0
     85c:	01d2      	lsls	r2, r2, #7
     85e:	4293      	cmp	r3, r2
     860:	d013      	beq.n	88a <usart_init+0xda>
     862:	2280      	movs	r2, #128	; 0x80
     864:	0212      	lsls	r2, r2, #8
     866:	4293      	cmp	r3, r2
     868:	d005      	beq.n	876 <usart_init+0xc6>
     86a:	e013      	b.n	894 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     86c:	2208      	movs	r2, #8
     86e:	4693      	mov	fp, r2
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     870:	2200      	movs	r2, #0
     872:	4692      	mov	sl, r2
     874:	e012      	b.n	89c <usart_init+0xec>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     876:	2203      	movs	r2, #3
     878:	4693      	mov	fp, r2
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     87a:	2200      	movs	r2, #0
     87c:	4692      	mov	sl, r2
     87e:	e00d      	b.n	89c <usart_init+0xec>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     880:	2210      	movs	r2, #16
     882:	4693      	mov	fp, r2
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     884:	3a0f      	subs	r2, #15
     886:	4692      	mov	sl, r2
     888:	e008      	b.n	89c <usart_init+0xec>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     88a:	2208      	movs	r2, #8
     88c:	4693      	mov	fp, r2
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     88e:	3a07      	subs	r2, #7
     890:	4692      	mov	sl, r2
     892:	e003      	b.n	89c <usart_init+0xec>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     894:	2210      	movs	r2, #16
     896:	4693      	mov	fp, r2
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     898:	2200      	movs	r2, #0
     89a:	4692      	mov	sl, r2
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     89c:	68f7      	ldr	r7, [r6, #12]
     89e:	6832      	ldr	r2, [r6, #0]
     8a0:	4317      	orrs	r7, r2
		(uint32_t)config->mux_setting |
     8a2:	6972      	ldr	r2, [r6, #20]
     8a4:	4317      	orrs	r7, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     8a6:	433b      	orrs	r3, r7
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     8a8:	7e37      	ldrb	r7, [r6, #24]
     8aa:	023f      	lsls	r7, r7, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
     8ac:	433b      	orrs	r3, r7
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     8ae:	2242      	movs	r2, #66	; 0x42
     8b0:	5cb7      	ldrb	r7, [r6, r2]
     8b2:	077f      	lsls	r7, r7, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     8b4:	431f      	orrs	r7, r3
     8b6:	9703      	str	r7, [sp, #12]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     8b8:	6873      	ldr	r3, [r6, #4]
     8ba:	4699      	mov	r9, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
     8bc:	2320      	movs	r3, #32
     8be:	5cf3      	ldrb	r3, [r6, r3]
     8c0:	2b00      	cmp	r3, #0
     8c2:	d100      	bne.n	8c6 <usart_init+0x116>
     8c4:	e111      	b.n	aea <usart_init+0x33a>
		transfer_mode = config->iso7816_config.protocol_t;
     8c6:	6a73      	ldr	r3, [r6, #36]	; 0x24
     8c8:	4699      	mov	r9, r3
	}
#endif
	/* Get baud value from mode and clock */
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
     8ca:	230e      	movs	r3, #14
     8cc:	aa02      	add	r2, sp, #8
     8ce:	4694      	mov	ip, r2
     8d0:	4463      	add	r3, ip
     8d2:	8fb2      	ldrh	r2, [r6, #60]	; 0x3c
     8d4:	801a      	strh	r2, [r3, #0]
     8d6:	e036      	b.n	946 <usart_init+0x196>
	} else {
#endif
	switch (transfer_mode)
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     8d8:	2343      	movs	r3, #67	; 0x43
     8da:	5cf3      	ldrb	r3, [r6, r3]
     8dc:	2b00      	cmp	r3, #0
     8de:	d132      	bne.n	946 <usart_init+0x196>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8e0:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     8e2:	469a      	mov	sl, r3
     8e4:	b2c0      	uxtb	r0, r0
     8e6:	4b8b      	ldr	r3, [pc, #556]	; (b14 <usart_init+0x364>)
     8e8:	4798      	blx	r3
     8ea:	1c01      	adds	r1, r0, #0
     8ec:	4650      	mov	r0, sl
     8ee:	220e      	movs	r2, #14
     8f0:	ab02      	add	r3, sp, #8
     8f2:	469c      	mov	ip, r3
     8f4:	4462      	add	r2, ip
     8f6:	4b88      	ldr	r3, [pc, #544]	; (b18 <usart_init+0x368>)
     8f8:	4798      	blx	r3
     8fa:	e021      	b.n	940 <usart_init+0x190>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     8fc:	2343      	movs	r3, #67	; 0x43
     8fe:	5cf3      	ldrb	r3, [r6, r3]
     900:	2b00      	cmp	r3, #0
     902:	d00b      	beq.n	91c <usart_init+0x16c>
				status_code =
     904:	465b      	mov	r3, fp
     906:	9300      	str	r3, [sp, #0]
     908:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
     90a:	6c71      	ldr	r1, [r6, #68]	; 0x44
     90c:	220e      	movs	r2, #14
     90e:	ab02      	add	r3, sp, #8
     910:	469c      	mov	ip, r3
     912:	4462      	add	r2, ip
     914:	4653      	mov	r3, sl
     916:	4f81      	ldr	r7, [pc, #516]	; (b1c <usart_init+0x36c>)
     918:	47b8      	blx	r7
     91a:	e011      	b.n	940 <usart_init+0x190>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     91c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     91e:	1c1f      	adds	r7, r3, #0
     920:	b2c0      	uxtb	r0, r0
     922:	4b7c      	ldr	r3, [pc, #496]	; (b14 <usart_init+0x364>)
     924:	4798      	blx	r3
     926:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     928:	465b      	mov	r3, fp
     92a:	9300      	str	r3, [sp, #0]
     92c:	1c38      	adds	r0, r7, #0
     92e:	220e      	movs	r2, #14
     930:	ab02      	add	r3, sp, #8
     932:	469c      	mov	ip, r3
     934:	4462      	add	r2, ip
     936:	4653      	mov	r3, sl
     938:	4f78      	ldr	r7, [pc, #480]	; (b1c <usart_init+0x36c>)
     93a:	47b8      	blx	r7
     93c:	e000      	b.n	940 <usart_init+0x190>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     93e:	2000      	movs	r0, #0
     940:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     942:	d000      	beq.n	946 <usart_init+0x196>
     944:	e10c      	b.n	b60 <usart_init+0x3b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     946:	7e73      	ldrb	r3, [r6, #25]
     948:	2b00      	cmp	r3, #0
     94a:	d002      	beq.n	952 <usart_init+0x1a2>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     94c:	7eb3      	ldrb	r3, [r6, #26]
     94e:	4642      	mov	r2, r8
     950:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     952:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     954:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     956:	2b00      	cmp	r3, #0
     958:	d1fc      	bne.n	954 <usart_init+0x1a4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     95a:	330e      	adds	r3, #14
     95c:	aa02      	add	r2, sp, #8
     95e:	4694      	mov	ip, r2
     960:	4463      	add	r3, ip
     962:	881b      	ldrh	r3, [r3, #0]
     964:	4642      	mov	r2, r8
     966:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     968:	464b      	mov	r3, r9
     96a:	9f03      	ldr	r7, [sp, #12]
     96c:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     96e:	2343      	movs	r3, #67	; 0x43
     970:	5cf3      	ldrb	r3, [r6, r3]
     972:	2b00      	cmp	r3, #0
     974:	d101      	bne.n	97a <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     976:	3304      	adds	r3, #4
     978:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     97a:	7f31      	ldrb	r1, [r6, #28]
     97c:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     97e:	7e73      	ldrb	r3, [r6, #25]
     980:	029b      	lsls	r3, r3, #10
     982:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     984:	2339      	movs	r3, #57	; 0x39
     986:	5cf2      	ldrb	r2, [r6, r3]
     988:	0212      	lsls	r2, r2, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     98a:	4311      	orrs	r1, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     98c:	3307      	adds	r3, #7
     98e:	5cf2      	ldrb	r2, [r6, r3]
     990:	0452      	lsls	r2, r2, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     992:	1c0b      	adds	r3, r1, #0
     994:	4313      	orrs	r3, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     996:	2241      	movs	r2, #65	; 0x41
     998:	5cb1      	ldrb	r1, [r6, r2]
     99a:	0409      	lsls	r1, r1, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     99c:	4319      	orrs	r1, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
     99e:	2320      	movs	r3, #32
     9a0:	5cf3      	ldrb	r3, [r6, r3]
     9a2:	2b00      	cmp	r3, #0
     9a4:	d020      	beq.n	9e8 <usart_init+0x238>
		ctrla |= SERCOM_USART_CTRLA_FORM(0x07);
		if (config->iso7816_config.enable_inverse) {
     9a6:	2328      	movs	r3, #40	; 0x28
     9a8:	5cf3      	ldrb	r3, [r6, r3]
     9aa:	2b00      	cmp	r3, #0
     9ac:	d103      	bne.n	9b6 <usart_init+0x206>
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		ctrla |= SERCOM_USART_CTRLA_FORM(0x07);
     9ae:	23e0      	movs	r3, #224	; 0xe0
     9b0:	04db      	lsls	r3, r3, #19
     9b2:	431f      	orrs	r7, r3
     9b4:	e001      	b.n	9ba <usart_init+0x20a>
		if (config->iso7816_config.enable_inverse) {
			ctrla |= SERCOM_USART_CTRLA_TXINV | SERCOM_USART_CTRLA_RXINV;
     9b6:	4b5a      	ldr	r3, [pc, #360]	; (b20 <usart_init+0x370>)
     9b8:	431f      	orrs	r7, r3
		}
		ctrlb |=  USART_CHARACTER_SIZE_8BIT;
		
		switch(config->iso7816_config.protocol_t) {
     9ba:	2380      	movs	r3, #128	; 0x80
     9bc:	055b      	lsls	r3, r3, #21
     9be:	6a72      	ldr	r2, [r6, #36]	; 0x24

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
     9c0:	2000      	movs	r0, #0
		if (config->iso7816_config.enable_inverse) {
			ctrla |= SERCOM_USART_CTRLA_TXINV | SERCOM_USART_CTRLA_RXINV;
		}
		ctrlb |=  USART_CHARACTER_SIZE_8BIT;
		
		switch(config->iso7816_config.protocol_t) {
     9c2:	429a      	cmp	r2, r3
     9c4:	d123      	bne.n	a0e <usart_init+0x25e>
			case ISO7816_PROTOCOL_T_0:
				ctrlb |= (uint32_t)config->stopbits;	
     9c6:	7ab3      	ldrb	r3, [r6, #10]
     9c8:	4319      	orrs	r1, r3
     9ca:	6b30      	ldr	r0, [r6, #48]	; 0x30
     9cc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     9ce:	4318      	orrs	r0, r3
				ctrlc |= SERCOM_USART_CTRLC_GTIME(config->iso7816_config.guard_time) | \
     9d0:	2329      	movs	r3, #41	; 0x29
     9d2:	5cf2      	ldrb	r2, [r6, r3]
     9d4:	3b22      	subs	r3, #34	; 0x22
     9d6:	4013      	ands	r3, r2
						(config->iso7816_config.inhibit_nack) | \
     9d8:	4303      	orrs	r3, r0
						(config->iso7816_config.successive_recv_nack) | \
						SERCOM_USART_CTRLC_MAXITER(config->iso7816_config.max_iterations);
     9da:	6b72      	ldr	r2, [r6, #52]	; 0x34
     9dc:	0510      	lsls	r0, r2, #20
     9de:	22e0      	movs	r2, #224	; 0xe0
     9e0:	03d2      	lsls	r2, r2, #15
     9e2:	4010      	ands	r0, r2
		switch(config->iso7816_config.protocol_t) {
			case ISO7816_PROTOCOL_T_0:
				ctrlb |= (uint32_t)config->stopbits;	
				ctrlc |= SERCOM_USART_CTRLC_GTIME(config->iso7816_config.guard_time) | \
						(config->iso7816_config.inhibit_nack) | \
						(config->iso7816_config.successive_recv_nack) | \
     9e4:	4318      	orrs	r0, r3
     9e6:	e012      	b.n	a0e <usart_init+0x25e>
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
     9e8:	7af3      	ldrb	r3, [r6, #11]
     9ea:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     9ec:	8933      	ldrh	r3, [r6, #8]
     9ee:	2bff      	cmp	r3, #255	; 0xff
     9f0:	d005      	beq.n	9fe <usart_init+0x24e>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     9f2:	2280      	movs	r2, #128	; 0x80
     9f4:	0452      	lsls	r2, r2, #17
     9f6:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     9f8:	4319      	orrs	r1, r3

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
     9fa:	2000      	movs	r0, #0
     9fc:	e007      	b.n	a0e <usart_init+0x25e>
	if (config->parity != USART_PARITY_NONE) {
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
		ctrlb |= config->parity;
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     9fe:	7ef3      	ldrb	r3, [r6, #27]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
     a00:	2000      	movs	r0, #0
	if (config->parity != USART_PARITY_NONE) {
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
		ctrlb |= config->parity;
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     a02:	2b00      	cmp	r3, #0
     a04:	d003      	beq.n	a0e <usart_init+0x25e>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     a06:	2380      	movs	r3, #128	; 0x80
     a08:	04db      	lsls	r3, r3, #19
     a0a:	431f      	orrs	r7, r3
     a0c:	e7ff      	b.n	a0e <usart_init+0x25e>
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     a0e:	2348      	movs	r3, #72	; 0x48
     a10:	5cf3      	ldrb	r3, [r6, r3]
     a12:	2b00      	cmp	r3, #0
     a14:	d103      	bne.n	a1e <usart_init+0x26e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     a16:	4b43      	ldr	r3, [pc, #268]	; (b24 <usart_init+0x374>)
     a18:	789b      	ldrb	r3, [r3, #2]
     a1a:	079b      	lsls	r3, r3, #30
     a1c:	d501      	bpl.n	a22 <usart_init+0x272>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     a1e:	2380      	movs	r3, #128	; 0x80
     a20:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     a22:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     a24:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     a26:	2b00      	cmp	r3, #0
     a28:	d1fc      	bne.n	a24 <usart_init+0x274>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     a2a:	4643      	mov	r3, r8
     a2c:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     a2e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     a30:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     a32:	2b00      	cmp	r3, #0
     a34:	d1fc      	bne.n	a30 <usart_init+0x280>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     a36:	4643      	mov	r3, r8
     a38:	601f      	str	r7, [r3, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
     a3a:	681a      	ldr	r2, [r3, #0]
     a3c:	23f0      	movs	r3, #240	; 0xf0
     a3e:	051b      	lsls	r3, r3, #20
     a40:	4013      	ands	r3, r2
     a42:	22e0      	movs	r2, #224	; 0xe0
     a44:	04d2      	lsls	r2, r2, #19
     a46:	4293      	cmp	r3, r2
     a48:	d00d      	beq.n	a66 <usart_init+0x2b6>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
     a4a:	4643      	mov	r3, r8
     a4c:	689b      	ldr	r3, [r3, #8]
     a4e:	2207      	movs	r2, #7
     a50:	4393      	bics	r3, r2
     a52:	4642      	mov	r2, r8
     a54:	6093      	str	r3, [r2, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
     a56:	6892      	ldr	r2, [r2, #8]
     a58:	2338      	movs	r3, #56	; 0x38
     a5a:	5cf3      	ldrb	r3, [r6, r3]
     a5c:	2107      	movs	r1, #7
     a5e:	400b      	ands	r3, r1
     a60:	4313      	orrs	r3, r2
     a62:	4642      	mov	r2, r8
     a64:	6093      	str	r3, [r2, #8]
	}
#endif

#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
     a66:	2320      	movs	r3, #32
     a68:	5cf3      	ldrb	r3, [r6, r3]
     a6a:	2b00      	cmp	r3, #0
     a6c:	d066      	beq.n	b3c <usart_init+0x38c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     a6e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     a70:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     a72:	2b00      	cmp	r3, #0
     a74:	d1fc      	bne.n	a70 <usart_init+0x2c0>
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
     a76:	4643      	mov	r3, r8
     a78:	6098      	str	r0, [r3, #8]
     a7a:	e05f      	b.n	b3c <usart_init+0x38c>
     a7c:	b2f1      	uxtb	r1, r6
     a7e:	00b3      	lsls	r3, r6, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     a80:	aa06      	add	r2, sp, #24
     a82:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     a84:	2800      	cmp	r0, #0
     a86:	d102      	bne.n	a8e <usart_init+0x2de>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     a88:	1c20      	adds	r0, r4, #0
     a8a:	4b27      	ldr	r3, [pc, #156]	; (b28 <usart_init+0x378>)
     a8c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     a8e:	1c43      	adds	r3, r0, #1
     a90:	d008      	beq.n	aa4 <usart_init+0x2f4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     a92:	ab02      	add	r3, sp, #8
     a94:	2220      	movs	r2, #32
     a96:	189b      	adds	r3, r3, r2
     a98:	7018      	strb	r0, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     a9a:	0c00      	lsrs	r0, r0, #16
     a9c:	b2c0      	uxtb	r0, r0
     a9e:	a90a      	add	r1, sp, #40	; 0x28
     aa0:	4b22      	ldr	r3, [pc, #136]	; (b2c <usart_init+0x37c>)
     aa2:	4798      	blx	r3
     aa4:	3601      	adds	r6, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     aa6:	2e04      	cmp	r6, #4
     aa8:	d1e8      	bne.n	a7c <usart_init+0x2cc>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     aaa:	2300      	movs	r3, #0
     aac:	60eb      	str	r3, [r5, #12]
     aae:	612b      	str	r3, [r5, #16]
     ab0:	616b      	str	r3, [r5, #20]
     ab2:	61ab      	str	r3, [r5, #24]
     ab4:	61eb      	str	r3, [r5, #28]
     ab6:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     ab8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     aba:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     abc:	2200      	movs	r2, #0
     abe:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     ac0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     ac2:	3330      	adds	r3, #48	; 0x30
     ac4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     ac6:	3301      	adds	r3, #1
     ac8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     aca:	3301      	adds	r3, #1
     acc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     ace:	3301      	adds	r3, #1
     ad0:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     ad2:	6828      	ldr	r0, [r5, #0]
     ad4:	4b0a      	ldr	r3, [pc, #40]	; (b00 <usart_init+0x350>)
     ad6:	4798      	blx	r3
     ad8:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     ada:	4915      	ldr	r1, [pc, #84]	; (b30 <usart_init+0x380>)
     adc:	4b15      	ldr	r3, [pc, #84]	; (b34 <usart_init+0x384>)
     ade:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     ae0:	00a4      	lsls	r4, r4, #2
     ae2:	4b15      	ldr	r3, [pc, #84]	; (b38 <usart_init+0x388>)
     ae4:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     ae6:	2300      	movs	r3, #0
     ae8:	e03a      	b.n	b60 <usart_init+0x3b0>
	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     aea:	3010      	adds	r0, #16
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     aec:	464b      	mov	r3, r9
     aee:	2b00      	cmp	r3, #0
     af0:	d100      	bne.n	af4 <usart_init+0x344>
     af2:	e703      	b.n	8fc <usart_init+0x14c>
     af4:	2380      	movs	r3, #128	; 0x80
     af6:	055b      	lsls	r3, r3, #21
     af8:	4599      	cmp	r9, r3
     afa:	d100      	bne.n	afe <usart_init+0x34e>
     afc:	e6ec      	b.n	8d8 <usart_init+0x128>
     afe:	e71e      	b.n	93e <usart_init+0x18e>
     b00:	000006a9 	.word	0x000006a9
     b04:	40000800 	.word	0x40000800
     b08:	0000108d 	.word	0x0000108d
     b0c:	00001025 	.word	0x00001025
     b10:	000004d1 	.word	0x000004d1
     b14:	000010b1 	.word	0x000010b1
     b18:	000002e1 	.word	0x000002e1
     b1c:	00000309 	.word	0x00000309
     b20:	07000600 	.word	0x07000600
     b24:	41002000 	.word	0x41002000
     b28:	0000051d 	.word	0x0000051d
     b2c:	00001189 	.word	0x00001189
     b30:	00000b9d 	.word	0x00000b9d
     b34:	000006e9 	.word	0x000006e9
     b38:	20000114 	.word	0x20000114
     b3c:	ab0a      	add	r3, sp, #40	; 0x28
     b3e:	2280      	movs	r2, #128	; 0x80
     b40:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b42:	2200      	movs	r2, #0
     b44:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     b46:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b48:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     b4a:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
     b4c:	9306      	str	r3, [sp, #24]
     b4e:	6d33      	ldr	r3, [r6, #80]	; 0x50
     b50:	9307      	str	r3, [sp, #28]
     b52:	6d73      	ldr	r3, [r6, #84]	; 0x54
     b54:	9308      	str	r3, [sp, #32]
     b56:	6db3      	ldr	r3, [r6, #88]	; 0x58
     b58:	9303      	str	r3, [sp, #12]
     b5a:	9309      	str	r3, [sp, #36]	; 0x24
     b5c:	2600      	movs	r6, #0
     b5e:	e78d      	b.n	a7c <usart_init+0x2cc>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     b60:	1c18      	adds	r0, r3, #0
     b62:	b00d      	add	sp, #52	; 0x34
     b64:	bc3c      	pop	{r2, r3, r4, r5}
     b66:	4690      	mov	r8, r2
     b68:	4699      	mov	r9, r3
     b6a:	46a2      	mov	sl, r4
     b6c:	46ab      	mov	fp, r5
     b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000b70 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     b70:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     b72:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     b74:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     b76:	221c      	movs	r2, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     b78:	2c00      	cmp	r4, #0
     b7a:	d00d      	beq.n	b98 <usart_write_wait+0x28>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     b7c:	8dc0      	ldrh	r0, [r0, #46]	; 0x2e
     b7e:	b280      	uxth	r0, r0
		return STATUS_BUSY;
     b80:	3a17      	subs	r2, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     b82:	2800      	cmp	r0, #0
     b84:	d108      	bne.n	b98 <usart_write_wait+0x28>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     b86:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     b88:	2a00      	cmp	r2, #0
     b8a:	d1fc      	bne.n	b86 <usart_write_wait+0x16>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     b8c:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     b8e:	2102      	movs	r1, #2
     b90:	7e1a      	ldrb	r2, [r3, #24]
     b92:	420a      	tst	r2, r1
     b94:	d0fc      	beq.n	b90 <usart_write_wait+0x20>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     b96:	2200      	movs	r2, #0
}
     b98:	1c10      	adds	r0, r2, #0
     b9a:	bd10      	pop	{r4, pc}

00000b9c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     b9e:	0080      	lsls	r0, r0, #2
     ba0:	4b63      	ldr	r3, [pc, #396]	; (d30 <_usart_interrupt_handler+0x194>)
     ba2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     ba4:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ba6:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     ba8:	2b00      	cmp	r3, #0
     baa:	d1fc      	bne.n	ba6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     bac:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     bae:	7da6      	ldrb	r6, [r4, #22]
     bb0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     bb2:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     bb4:	5ceb      	ldrb	r3, [r5, r3]
     bb6:	2230      	movs	r2, #48	; 0x30
     bb8:	5caf      	ldrb	r7, [r5, r2]
     bba:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     bbc:	07f3      	lsls	r3, r6, #31
     bbe:	d522      	bpl.n	c06 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     bc0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     bc2:	b29b      	uxth	r3, r3
     bc4:	2b00      	cmp	r3, #0
     bc6:	d01c      	beq.n	c02 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     bc8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     bca:	7813      	ldrb	r3, [r2, #0]
     bcc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     bce:	1c51      	adds	r1, r2, #1
     bd0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     bd2:	7969      	ldrb	r1, [r5, #5]
     bd4:	2901      	cmp	r1, #1
     bd6:	d001      	beq.n	bdc <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     bd8:	b29b      	uxth	r3, r3
     bda:	e004      	b.n	be6 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     bdc:	7851      	ldrb	r1, [r2, #1]
     bde:	0209      	lsls	r1, r1, #8
     be0:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     be2:	3202      	adds	r2, #2
     be4:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     be6:	05db      	lsls	r3, r3, #23
     be8:	0ddb      	lsrs	r3, r3, #23
     bea:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     bec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     bee:	3b01      	subs	r3, #1
     bf0:	b29b      	uxth	r3, r3
     bf2:	85eb      	strh	r3, [r5, #46]	; 0x2e
     bf4:	2b00      	cmp	r3, #0
     bf6:	d106      	bne.n	c06 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     bf8:	3301      	adds	r3, #1
     bfa:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     bfc:	3301      	adds	r3, #1
     bfe:	75a3      	strb	r3, [r4, #22]
     c00:	e001      	b.n	c06 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     c02:	2301      	movs	r3, #1
     c04:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     c06:	07b3      	lsls	r3, r6, #30
     c08:	d509      	bpl.n	c1e <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     c0a:	2302      	movs	r3, #2
     c0c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     c0e:	2200      	movs	r2, #0
     c10:	3331      	adds	r3, #49	; 0x31
     c12:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     c14:	07fb      	lsls	r3, r7, #31
     c16:	d502      	bpl.n	c1e <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     c18:	1c28      	adds	r0, r5, #0
     c1a:	68eb      	ldr	r3, [r5, #12]
     c1c:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     c1e:	0773      	lsls	r3, r6, #29
     c20:	d566      	bpl.n	cf0 <_usart_interrupt_handler+0x154>

		if (module->remaining_rx_buffer_length) {
     c22:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     c24:	b29b      	uxth	r3, r3
     c26:	2b00      	cmp	r3, #0
     c28:	d060      	beq.n	cec <_usart_interrupt_handler+0x150>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     c2a:	8b63      	ldrh	r3, [r4, #26]
     c2c:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     c2e:	071a      	lsls	r2, r3, #28
     c30:	d501      	bpl.n	c36 <_usart_interrupt_handler+0x9a>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     c32:	2208      	movs	r2, #8
     c34:	4393      	bics	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     c36:	2b00      	cmp	r3, #0
     c38:	d036      	beq.n	ca8 <_usart_interrupt_handler+0x10c>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     c3a:	079a      	lsls	r2, r3, #30
     c3c:	d507      	bpl.n	c4e <_usart_interrupt_handler+0xb2>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     c3e:	221a      	movs	r2, #26
     c40:	2332      	movs	r3, #50	; 0x32
     c42:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     c44:	8b62      	ldrh	r2, [r4, #26]
     c46:	3b30      	subs	r3, #48	; 0x30
     c48:	4313      	orrs	r3, r2
     c4a:	8363      	strh	r3, [r4, #26]
     c4c:	e026      	b.n	c9c <_usart_interrupt_handler+0x100>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     c4e:	075a      	lsls	r2, r3, #29
     c50:	d507      	bpl.n	c62 <_usart_interrupt_handler+0xc6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     c52:	221e      	movs	r2, #30
     c54:	2332      	movs	r3, #50	; 0x32
     c56:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     c58:	8b62      	ldrh	r2, [r4, #26]
     c5a:	3b2e      	subs	r3, #46	; 0x2e
     c5c:	4313      	orrs	r3, r2
     c5e:	8363      	strh	r3, [r4, #26]
     c60:	e01c      	b.n	c9c <_usart_interrupt_handler+0x100>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     c62:	07da      	lsls	r2, r3, #31
     c64:	d507      	bpl.n	c76 <_usart_interrupt_handler+0xda>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     c66:	2213      	movs	r2, #19
     c68:	2332      	movs	r3, #50	; 0x32
     c6a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     c6c:	8b62      	ldrh	r2, [r4, #26]
     c6e:	3b31      	subs	r3, #49	; 0x31
     c70:	4313      	orrs	r3, r2
     c72:	8363      	strh	r3, [r4, #26]
     c74:	e012      	b.n	c9c <_usart_interrupt_handler+0x100>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     c76:	06da      	lsls	r2, r3, #27
     c78:	d507      	bpl.n	c8a <_usart_interrupt_handler+0xee>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     c7a:	2242      	movs	r2, #66	; 0x42
     c7c:	2332      	movs	r3, #50	; 0x32
     c7e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     c80:	8b62      	ldrh	r2, [r4, #26]
     c82:	3b22      	subs	r3, #34	; 0x22
     c84:	4313      	orrs	r3, r2
     c86:	8363      	strh	r3, [r4, #26]
     c88:	e008      	b.n	c9c <_usart_interrupt_handler+0x100>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     c8a:	069b      	lsls	r3, r3, #26
     c8c:	d506      	bpl.n	c9c <_usart_interrupt_handler+0x100>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     c8e:	2241      	movs	r2, #65	; 0x41
     c90:	2332      	movs	r3, #50	; 0x32
     c92:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     c94:	8b62      	ldrh	r2, [r4, #26]
     c96:	3b12      	subs	r3, #18
     c98:	4313      	orrs	r3, r2
     c9a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     c9c:	077b      	lsls	r3, r7, #29
     c9e:	d527      	bpl.n	cf0 <_usart_interrupt_handler+0x154>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     ca0:	1c28      	adds	r0, r5, #0
     ca2:	696b      	ldr	r3, [r5, #20]
     ca4:	4798      	blx	r3
     ca6:	e023      	b.n	cf0 <_usart_interrupt_handler+0x154>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     ca8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     caa:	05db      	lsls	r3, r3, #23
     cac:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     cae:	b2da      	uxtb	r2, r3
     cb0:	6a69      	ldr	r1, [r5, #36]	; 0x24
     cb2:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     cb4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     cb6:	1c51      	adds	r1, r2, #1
     cb8:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     cba:	7969      	ldrb	r1, [r5, #5]
     cbc:	2901      	cmp	r1, #1
     cbe:	d104      	bne.n	cca <_usart_interrupt_handler+0x12e>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     cc0:	0a1b      	lsrs	r3, r3, #8
     cc2:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     cc4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     cc6:	3301      	adds	r3, #1
     cc8:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     cca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     ccc:	3b01      	subs	r3, #1
     cce:	b29b      	uxth	r3, r3
     cd0:	85ab      	strh	r3, [r5, #44]	; 0x2c
     cd2:	2b00      	cmp	r3, #0
     cd4:	d10c      	bne.n	cf0 <_usart_interrupt_handler+0x154>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     cd6:	3304      	adds	r3, #4
     cd8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     cda:	2200      	movs	r2, #0
     cdc:	332e      	adds	r3, #46	; 0x2e
     cde:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     ce0:	07bb      	lsls	r3, r7, #30
     ce2:	d505      	bpl.n	cf0 <_usart_interrupt_handler+0x154>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     ce4:	1c28      	adds	r0, r5, #0
     ce6:	692b      	ldr	r3, [r5, #16]
     ce8:	4798      	blx	r3
     cea:	e001      	b.n	cf0 <_usart_interrupt_handler+0x154>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     cec:	2304      	movs	r3, #4
     cee:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     cf0:	06f3      	lsls	r3, r6, #27
     cf2:	d507      	bpl.n	d04 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     cf4:	2310      	movs	r3, #16
     cf6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     cf8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     cfa:	06fb      	lsls	r3, r7, #27
     cfc:	d502      	bpl.n	d04 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     cfe:	1c28      	adds	r0, r5, #0
     d00:	69eb      	ldr	r3, [r5, #28]
     d02:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     d04:	06b3      	lsls	r3, r6, #26
     d06:	d507      	bpl.n	d18 <_usart_interrupt_handler+0x17c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     d08:	2320      	movs	r3, #32
     d0a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     d0c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     d0e:	073b      	lsls	r3, r7, #28
     d10:	d502      	bpl.n	d18 <_usart_interrupt_handler+0x17c>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     d12:	1c28      	adds	r0, r5, #0
     d14:	69ab      	ldr	r3, [r5, #24]
     d16:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     d18:	0733      	lsls	r3, r6, #28
     d1a:	d507      	bpl.n	d2c <_usart_interrupt_handler+0x190>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     d1c:	2308      	movs	r3, #8
     d1e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     d20:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     d22:	06bb      	lsls	r3, r7, #26
     d24:	d502      	bpl.n	d2c <_usart_interrupt_handler+0x190>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     d26:	6a2b      	ldr	r3, [r5, #32]
     d28:	1c28      	adds	r0, r5, #0
     d2a:	4798      	blx	r3
		}
	}
#endif
}
     d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d2e:	46c0      	nop			; (mov r8, r8)
     d30:	20000114 	.word	0x20000114

00000d34 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     d34:	b508      	push	{r3, lr}
	switch (clock_source) {
     d36:	2807      	cmp	r0, #7
     d38:	d803      	bhi.n	d42 <system_clock_source_get_hz+0xe>
     d3a:	0080      	lsls	r0, r0, #2
     d3c:	4b1c      	ldr	r3, [pc, #112]	; (db0 <system_clock_source_get_hz+0x7c>)
     d3e:	581b      	ldr	r3, [r3, r0]
     d40:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
     d42:	2000      	movs	r0, #0
     d44:	e032      	b.n	dac <system_clock_source_get_hz+0x78>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
     d46:	4b1b      	ldr	r3, [pc, #108]	; (db4 <system_clock_source_get_hz+0x80>)
     d48:	6918      	ldr	r0, [r3, #16]
     d4a:	e02f      	b.n	dac <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_OSC16M:
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
     d4c:	4b1a      	ldr	r3, [pc, #104]	; (db8 <system_clock_source_get_hz+0x84>)
     d4e:	7d18      	ldrb	r0, [r3, #20]
     d50:	0700      	lsls	r0, r0, #28
     d52:	0f80      	lsrs	r0, r0, #30
     d54:	3001      	adds	r0, #1
     d56:	4b19      	ldr	r3, [pc, #100]	; (dbc <system_clock_source_get_hz+0x88>)
     d58:	4358      	muls	r0, r3
     d5a:	e027      	b.n	dac <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
     d5c:	4b15      	ldr	r3, [pc, #84]	; (db4 <system_clock_source_get_hz+0x80>)
     d5e:	6958      	ldr	r0, [r3, #20]
     d60:	e024      	b.n	dac <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
     d62:	4b14      	ldr	r3, [pc, #80]	; (db4 <system_clock_source_get_hz+0x80>)
     d64:	681b      	ldr	r3, [r3, #0]
     d66:	2002      	movs	r0, #2
     d68:	4018      	ands	r0, r3
     d6a:	d01f      	beq.n	dac <system_clock_source_get_hz+0x78>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
     d6c:	4912      	ldr	r1, [pc, #72]	; (db8 <system_clock_source_get_hz+0x84>)
     d6e:	2280      	movs	r2, #128	; 0x80
     d70:	0052      	lsls	r2, r2, #1
     d72:	68cb      	ldr	r3, [r1, #12]
     d74:	4213      	tst	r3, r2
     d76:	d0fc      	beq.n	d72 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
     d78:	4b0e      	ldr	r3, [pc, #56]	; (db4 <system_clock_source_get_hz+0x80>)
     d7a:	681b      	ldr	r3, [r3, #0]
     d7c:	075b      	lsls	r3, r3, #29
     d7e:	d514      	bpl.n	daa <system_clock_source_get_hz+0x76>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
     d80:	2000      	movs	r0, #0
     d82:	4b0f      	ldr	r3, [pc, #60]	; (dc0 <system_clock_source_get_hz+0x8c>)
     d84:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     d86:	4b0b      	ldr	r3, [pc, #44]	; (db4 <system_clock_source_get_hz+0x80>)
     d88:	689b      	ldr	r3, [r3, #8]
     d8a:	041b      	lsls	r3, r3, #16
     d8c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
     d8e:	4358      	muls	r0, r3
     d90:	e00c      	b.n	dac <system_clock_source_get_hz+0x78>
		}

		return 48000000UL;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
     d92:	2328      	movs	r3, #40	; 0x28
     d94:	4a08      	ldr	r2, [pc, #32]	; (db8 <system_clock_source_get_hz+0x84>)
     d96:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     d98:	2000      	movs	r0, #0
		}

		return 48000000UL;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
     d9a:	079b      	lsls	r3, r3, #30
     d9c:	d506      	bpl.n	dac <system_clock_source_get_hz+0x78>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
     d9e:	4b05      	ldr	r3, [pc, #20]	; (db4 <system_clock_source_get_hz+0x80>)
     da0:	68d8      	ldr	r0, [r3, #12]
     da2:	e003      	b.n	dac <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_OSC16M:
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
     da4:	2080      	movs	r0, #128	; 0x80
     da6:	0200      	lsls	r0, r0, #8
     da8:	e000      	b.n	dac <system_clock_source_get_hz+0x78>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
     daa:	4806      	ldr	r0, [pc, #24]	; (dc4 <system_clock_source_get_hz+0x90>)
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
     dac:	bd08      	pop	{r3, pc}
     dae:	46c0      	nop			; (mov r8, r8)
     db0:	0000206c 	.word	0x0000206c
     db4:	200000a8 	.word	0x200000a8
     db8:	40001000 	.word	0x40001000
     dbc:	003d0900 	.word	0x003d0900
     dc0:	000010b1 	.word	0x000010b1
     dc4:	02dc6c00 	.word	0x02dc6c00

00000dc8 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     dc8:	b510      	push	{r4, lr}
     dca:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
     dcc:	2280      	movs	r2, #128	; 0x80
     dce:	0052      	lsls	r2, r2, #1
     dd0:	4b2d      	ldr	r3, [pc, #180]	; (e88 <system_clock_init+0xc0>)
     dd2:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
     dd4:	3afd      	subs	r2, #253	; 0xfd
     dd6:	4b2d      	ldr	r3, [pc, #180]	; (e8c <system_clock_init+0xc4>)
     dd8:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     dda:	4a2d      	ldr	r2, [pc, #180]	; (e90 <system_clock_init+0xc8>)
     ddc:	6853      	ldr	r3, [r2, #4]
     dde:	211e      	movs	r1, #30
     de0:	438b      	bics	r3, r1
     de2:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
     de4:	4b2b      	ldr	r3, [pc, #172]	; (e94 <system_clock_init+0xcc>)
     de6:	789b      	ldrb	r3, [r3, #2]
     de8:	2b02      	cmp	r3, #2
     dea:	d00d      	beq.n	e08 <system_clock_init+0x40>
		return STATUS_OK;
	}

#if SAML22
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
     dec:	4b29      	ldr	r3, [pc, #164]	; (e94 <system_clock_init+0xcc>)
     dee:	789b      	ldrb	r3, [r3, #2]
     df0:	b25b      	sxtb	r3, r3
     df2:	2b00      	cmp	r3, #0
     df4:	db08      	blt.n	e08 <system_clock_init+0x40>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
     df6:	4b27      	ldr	r3, [pc, #156]	; (e94 <system_clock_init+0xcc>)
     df8:	2201      	movs	r2, #1
     dfa:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
     dfc:	3201      	adds	r2, #1
     dfe:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
     e00:	1c1a      	adds	r2, r3, #0
     e02:	7993      	ldrb	r3, [r2, #6]
     e04:	2b00      	cmp	r3, #0
     e06:	d0fc      	beq.n	e02 <system_clock_init+0x3a>
	}
#endif

	/* OSC16M */
	if (CONF_CLOCK_OSC16M_FREQ_SEL == SYSTEM_OSC16M_4M){
		OSCCTRL->OSC16MCTRL.bit.ONDEMAND = CONF_CLOCK_OSC16M_ON_DEMAND ;
     e08:	4b1f      	ldr	r3, [pc, #124]	; (e88 <system_clock_init+0xc0>)
     e0a:	7d1a      	ldrb	r2, [r3, #20]
     e0c:	2180      	movs	r1, #128	; 0x80
     e0e:	4249      	negs	r1, r1
     e10:	430a      	orrs	r2, r1
     e12:	751a      	strb	r2, [r3, #20]
		OSCCTRL->OSC16MCTRL.bit.RUNSTDBY = CONF_CLOCK_OSC16M_RUN_IN_STANDBY;
     e14:	7d1a      	ldrb	r2, [r3, #20]
     e16:	31c0      	adds	r1, #192	; 0xc0
     e18:	438a      	bics	r2, r1
     e1a:	751a      	strb	r2, [r3, #20]
	} else {
		_system_clock_source_osc16m_freq_sel();
	}

	uint32_t mask = OSC32KCTRL->OSCULP32K.reg & (~(OSC32KCTRL_OSCULP32K_EN32K | OSC32KCTRL_OSCULP32K_EN1K));
     e1c:	4a1e      	ldr	r2, [pc, #120]	; (e98 <system_clock_init+0xd0>)
     e1e:	69d1      	ldr	r1, [r2, #28]
     e20:	2306      	movs	r3, #6
	OSC32KCTRL->OSCULP32K.reg = mask | (CONF_CLOCK_OSCULP32K_ENABLE_1KHZ_OUTPUT << OSC32KCTRL_OSCULP32K_EN1K_Pos)
									 | (CONF_CLOCK_OSCULP32K_ENABLE_32KHZ_OUTPUT << OSC32KCTRL_OSCULP32K_EN32K_Pos);
     e22:	430b      	orrs	r3, r1
	} else {
		_system_clock_source_osc16m_freq_sel();
	}

	uint32_t mask = OSC32KCTRL->OSCULP32K.reg & (~(OSC32KCTRL_OSCULP32K_EN32K | OSC32KCTRL_OSCULP32K_EN1K));
	OSC32KCTRL->OSCULP32K.reg = mask | (CONF_CLOCK_OSCULP32K_ENABLE_1KHZ_OUTPUT << OSC32KCTRL_OSCULP32K_EN1K_Pos)
     e24:	61d3      	str	r3, [r2, #28]
	system_clock_source_dfll_set_config(&dfll_conf);
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     e26:	4b1d      	ldr	r3, [pc, #116]	; (e9c <system_clock_init+0xd4>)
     e28:	4798      	blx	r3
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_backup_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
     e2a:	4c1d      	ldr	r4, [pc, #116]	; (ea0 <system_clock_init+0xd8>)
     e2c:	2301      	movs	r3, #1
     e2e:	71a3      	strb	r3, [r4, #6]
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
     e30:	7123      	strb	r3, [r4, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     e32:	a901      	add	r1, sp, #4
     e34:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
     e36:	2300      	movs	r3, #0
     e38:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
     e3a:	2205      	movs	r2, #5
     e3c:	700a      	strb	r2, [r1, #0]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     e3e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     e40:	724b      	strb	r3, [r1, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     e42:	2000      	movs	r0, #0
     e44:	4b17      	ldr	r3, [pc, #92]	; (ea4 <system_clock_init+0xdc>)
     e46:	4798      	blx	r3
     e48:	2000      	movs	r0, #0
     e4a:	4b17      	ldr	r3, [pc, #92]	; (ea8 <system_clock_init+0xe0>)
     e4c:	4798      	blx	r3
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> (MCLK->CPUDIV.reg - 1));
     e4e:	2000      	movs	r0, #0
     e50:	4b16      	ldr	r3, [pc, #88]	; (eac <system_clock_init+0xe4>)
     e52:	4798      	blx	r3
     e54:	7923      	ldrb	r3, [r4, #4]
     e56:	3b01      	subs	r3, #1
     e58:	40d8      	lsrs	r0, r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
     e5a:	4b15      	ldr	r3, [pc, #84]	; (eb0 <system_clock_init+0xe8>)
     e5c:	4298      	cmp	r0, r3
     e5e:	d811      	bhi.n	e84 <system_clock_init+0xbc>
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
     e60:	4b0c      	ldr	r3, [pc, #48]	; (e94 <system_clock_init+0xcc>)
     e62:	789b      	ldrb	r3, [r3, #2]
     e64:	2b00      	cmp	r3, #0
     e66:	d00d      	beq.n	e84 <system_clock_init+0xbc>
		return STATUS_OK;
	}

#if SAML22
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
     e68:	4b0a      	ldr	r3, [pc, #40]	; (e94 <system_clock_init+0xcc>)
     e6a:	789b      	ldrb	r3, [r3, #2]
     e6c:	b25b      	sxtb	r3, r3
     e6e:	2b00      	cmp	r3, #0
     e70:	db08      	blt.n	e84 <system_clock_init+0xbc>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
     e72:	4b08      	ldr	r3, [pc, #32]	; (e94 <system_clock_init+0xcc>)
     e74:	2201      	movs	r2, #1
     e76:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
     e78:	2200      	movs	r2, #0
     e7a:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
     e7c:	1c1a      	adds	r2, r3, #0
     e7e:	7993      	ldrb	r3, [r2, #6]
     e80:	2b00      	cmp	r3, #0
     e82:	d0fc      	beq.n	e7e <system_clock_init+0xb6>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
     e84:	b004      	add	sp, #16
     e86:	bd10      	pop	{r4, pc}
     e88:	40001000 	.word	0x40001000
     e8c:	40001800 	.word	0x40001800
     e90:	41004000 	.word	0x41004000
     e94:	40000400 	.word	0x40000400
     e98:	40001400 	.word	0x40001400
     e9c:	00000eb5 	.word	0x00000eb5
     ea0:	40000800 	.word	0x40000800
     ea4:	00000ed9 	.word	0x00000ed9
     ea8:	00000f81 	.word	0x00000f81
     eac:	00000fbd 	.word	0x00000fbd
     eb0:	00b71b00 	.word	0x00b71b00

00000eb4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
     eb4:	4a06      	ldr	r2, [pc, #24]	; (ed0 <system_gclk_init+0x1c>)
     eb6:	6951      	ldr	r1, [r2, #20]
     eb8:	2380      	movs	r3, #128	; 0x80
     eba:	430b      	orrs	r3, r1
     ebc:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
     ebe:	2201      	movs	r2, #1
     ec0:	4b04      	ldr	r3, [pc, #16]	; (ed4 <system_gclk_init+0x20>)
     ec2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
     ec4:	1c19      	adds	r1, r3, #0
     ec6:	780b      	ldrb	r3, [r1, #0]
     ec8:	4213      	tst	r3, r2
     eca:	d1fc      	bne.n	ec6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     ecc:	4770      	bx	lr
     ece:	46c0      	nop			; (mov r8, r8)
     ed0:	40000800 	.word	0x40000800
     ed4:	40001c00 	.word	0x40001c00

00000ed8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     ed8:	b570      	push	{r4, r5, r6, lr}
     eda:	1c04      	adds	r4, r0, #0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
     edc:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     ede:	784b      	ldrb	r3, [r1, #1]
     ee0:	2b00      	cmp	r3, #0
     ee2:	d002      	beq.n	eea <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     ee4:	2380      	movs	r3, #128	; 0x80
     ee6:	00db      	lsls	r3, r3, #3
     ee8:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     eea:	7a4b      	ldrb	r3, [r1, #9]
     eec:	2b00      	cmp	r3, #0
     eee:	d002      	beq.n	ef6 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     ef0:	2380      	movs	r3, #128	; 0x80
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     ef6:	684a      	ldr	r2, [r1, #4]
     ef8:	2a01      	cmp	r2, #1
     efa:	d917      	bls.n	f2c <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     efc:	1e53      	subs	r3, r2, #1
     efe:	421a      	tst	r2, r3
     f00:	d10f      	bne.n	f22 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     f02:	2a02      	cmp	r2, #2
     f04:	d906      	bls.n	f14 <system_gclk_gen_set_config+0x3c>
     f06:	2302      	movs	r3, #2
     f08:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
     f0a:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
     f0c:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     f0e:	429a      	cmp	r2, r3
     f10:	d8fb      	bhi.n	f0a <system_gclk_gen_set_config+0x32>
     f12:	e000      	b.n	f16 <system_gclk_gen_set_config+0x3e>
     f14:	2000      	movs	r0, #0
     f16:	2380      	movs	r3, #128	; 0x80
     f18:	015b      	lsls	r3, r3, #5
     f1a:	431d      	orrs	r5, r3
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
     f1c:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     f1e:	4305      	orrs	r5, r0
     f20:	e004      	b.n	f2c <system_gclk_gen_set_config+0x54>
		} else {
			/* Set integer division factor */

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
     f22:	0412      	lsls	r2, r2, #16
     f24:	2380      	movs	r3, #128	; 0x80
     f26:	009b      	lsls	r3, r3, #2
     f28:	431a      	orrs	r2, r3

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     f2a:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     f2c:	7a0b      	ldrb	r3, [r1, #8]
     f2e:	2b00      	cmp	r3, #0
     f30:	d002      	beq.n	f38 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     f32:	2380      	movs	r3, #128	; 0x80
     f34:	019b      	lsls	r3, r3, #6
     f36:	431d      	orrs	r5, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
     f38:	2604      	movs	r6, #4
     f3a:	40a6      	lsls	r6, r4
     f3c:	490d      	ldr	r1, [pc, #52]	; (f74 <system_gclk_gen_set_config+0x9c>)
     f3e:	227c      	movs	r2, #124	; 0x7c
     f40:	684b      	ldr	r3, [r1, #4]
     f42:	4013      	ands	r3, r2
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
     f44:	421e      	tst	r6, r3
     f46:	d1fb      	bne.n	f40 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f48:	4b0b      	ldr	r3, [pc, #44]	; (f78 <system_gclk_gen_set_config+0xa0>)
     f4a:	4798      	blx	r3
     f4c:	00a4      	lsls	r4, r4, #2
     f4e:	4b09      	ldr	r3, [pc, #36]	; (f74 <system_gclk_gen_set_config+0x9c>)
     f50:	469c      	mov	ip, r3
     f52:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
     f54:	6a20      	ldr	r0, [r4, #32]
     f56:	2380      	movs	r3, #128	; 0x80
     f58:	005b      	lsls	r3, r3, #1
     f5a:	4018      	ands	r0, r3
     f5c:	4328      	orrs	r0, r5
     f5e:	6220      	str	r0, [r4, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
     f60:	4661      	mov	r1, ip
     f62:	227c      	movs	r2, #124	; 0x7c
     f64:	684b      	ldr	r3, [r1, #4]
     f66:	4013      	ands	r3, r2

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
     f68:	421e      	tst	r6, r3
     f6a:	d1fb      	bne.n	f64 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     f6c:	4b03      	ldr	r3, [pc, #12]	; (f7c <system_gclk_gen_set_config+0xa4>)
     f6e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
     f70:	bd70      	pop	{r4, r5, r6, pc}
     f72:	46c0      	nop			; (mov r8, r8)
     f74:	40001c00 	.word	0x40001c00
     f78:	00000109 	.word	0x00000109
     f7c:	00000149 	.word	0x00000149

00000f80 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     f80:	b510      	push	{r4, lr}
     f82:	1c04      	adds	r4, r0, #0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
     f84:	2204      	movs	r2, #4
     f86:	4082      	lsls	r2, r0
     f88:	4809      	ldr	r0, [pc, #36]	; (fb0 <system_gclk_gen_enable+0x30>)
     f8a:	217c      	movs	r1, #124	; 0x7c
     f8c:	6843      	ldr	r3, [r0, #4]
     f8e:	400b      	ands	r3, r1
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
     f90:	421a      	tst	r2, r3
     f92:	d1fb      	bne.n	f8c <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f94:	4b07      	ldr	r3, [pc, #28]	; (fb4 <system_gclk_gen_enable+0x34>)
     f96:	4798      	blx	r3
     f98:	00a4      	lsls	r4, r4, #2
     f9a:	4b05      	ldr	r3, [pc, #20]	; (fb0 <system_gclk_gen_enable+0x30>)
     f9c:	469c      	mov	ip, r3
     f9e:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
     fa0:	6a23      	ldr	r3, [r4, #32]
     fa2:	2280      	movs	r2, #128	; 0x80
     fa4:	0052      	lsls	r2, r2, #1
     fa6:	4313      	orrs	r3, r2
     fa8:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     faa:	4b03      	ldr	r3, [pc, #12]	; (fb8 <system_gclk_gen_enable+0x38>)
     fac:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     fae:	bd10      	pop	{r4, pc}
     fb0:	40001c00 	.word	0x40001c00
     fb4:	00000109 	.word	0x00000109
     fb8:	00000149 	.word	0x00000149

00000fbc <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fbe:	1c04      	adds	r4, r0, #0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
     fc0:	2204      	movs	r2, #4
     fc2:	4082      	lsls	r2, r0
     fc4:	4812      	ldr	r0, [pc, #72]	; (1010 <system_gclk_gen_get_hz+0x54>)
     fc6:	217c      	movs	r1, #124	; 0x7c
     fc8:	6843      	ldr	r3, [r0, #4]
     fca:	400b      	ands	r3, r1
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
     fcc:	421a      	tst	r2, r3
     fce:	d1fb      	bne.n	fc8 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     fd0:	4b10      	ldr	r3, [pc, #64]	; (1014 <system_gclk_gen_get_hz+0x58>)
     fd2:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
     fd4:	4f0e      	ldr	r7, [pc, #56]	; (1010 <system_gclk_gen_get_hz+0x54>)
     fd6:	3408      	adds	r4, #8
     fd8:	00a4      	lsls	r4, r4, #2
     fda:	59e3      	ldr	r3, [r4, r7]
     fdc:	2007      	movs	r0, #7
     fde:	4018      	ands	r0, r3
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
     fe0:	4b0d      	ldr	r3, [pc, #52]	; (1018 <system_gclk_gen_get_hz+0x5c>)
     fe2:	4798      	blx	r3
     fe4:	1c06      	adds	r6, r0, #0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
     fe6:	59e5      	ldr	r5, [r4, r7]
     fe8:	04ed      	lsls	r5, r5, #19
     fea:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
     fec:	59e4      	ldr	r4, [r4, r7]
     fee:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     ff0:	4b0a      	ldr	r3, [pc, #40]	; (101c <system_gclk_gen_get_hz+0x60>)
     ff2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     ff4:	2d00      	cmp	r5, #0
     ff6:	d107      	bne.n	1008 <system_gclk_gen_get_hz+0x4c>
     ff8:	2c01      	cmp	r4, #1
     ffa:	d907      	bls.n	100c <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
     ffc:	1c30      	adds	r0, r6, #0
     ffe:	1c21      	adds	r1, r4, #0
    1000:	4b07      	ldr	r3, [pc, #28]	; (1020 <system_gclk_gen_get_hz+0x64>)
    1002:	4798      	blx	r3
    1004:	1c06      	adds	r6, r0, #0
    1006:	e001      	b.n	100c <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1008:	3401      	adds	r4, #1
    100a:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    100c:	1c30      	adds	r0, r6, #0
    100e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1010:	40001c00 	.word	0x40001c00
    1014:	00000109 	.word	0x00000109
    1018:	00000d35 	.word	0x00000d35
    101c:	00000149 	.word	0x00000149
    1020:	0000178d 	.word	0x0000178d

00001024 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1024:	b510      	push	{r4, lr}
    1026:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1028:	4b08      	ldr	r3, [pc, #32]	; (104c <system_gclk_chan_enable+0x28>)
    102a:	4798      	blx	r3
    102c:	00a4      	lsls	r4, r4, #2
    102e:	4b08      	ldr	r3, [pc, #32]	; (1050 <system_gclk_chan_enable+0x2c>)
    1030:	18e0      	adds	r0, r4, r3
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    1032:	2280      	movs	r2, #128	; 0x80
    1034:	5881      	ldr	r1, [r0, r2]
    1036:	2340      	movs	r3, #64	; 0x40
    1038:	430b      	orrs	r3, r1
    103a:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    103c:	2180      	movs	r1, #128	; 0x80
    103e:	3a40      	subs	r2, #64	; 0x40
    1040:	5843      	ldr	r3, [r0, r1]
    1042:	421a      	tst	r2, r3
    1044:	d0fc      	beq.n	1040 <system_gclk_chan_enable+0x1c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1046:	4b03      	ldr	r3, [pc, #12]	; (1054 <system_gclk_chan_enable+0x30>)
    1048:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    104a:	bd10      	pop	{r4, pc}
    104c:	00000109 	.word	0x00000109
    1050:	40001c00 	.word	0x40001c00
    1054:	00000149 	.word	0x00000149

00001058 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1058:	b510      	push	{r4, lr}
    105a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    105c:	4b08      	ldr	r3, [pc, #32]	; (1080 <system_gclk_chan_disable+0x28>)
    105e:	4798      	blx	r3
    1060:	00a4      	lsls	r4, r4, #2
    1062:	4b08      	ldr	r3, [pc, #32]	; (1084 <system_gclk_chan_disable+0x2c>)
    1064:	18e0      	adds	r0, r4, r3

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    1066:	2280      	movs	r2, #128	; 0x80
    1068:	5883      	ldr	r3, [r0, r2]
    106a:	2140      	movs	r1, #64	; 0x40
    106c:	438b      	bics	r3, r1
    106e:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    1070:	3140      	adds	r1, #64	; 0x40
    1072:	3a40      	subs	r2, #64	; 0x40
    1074:	5843      	ldr	r3, [r0, r1]
    1076:	421a      	tst	r2, r3
    1078:	d1fc      	bne.n	1074 <system_gclk_chan_disable+0x1c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    107a:	4b03      	ldr	r3, [pc, #12]	; (1088 <system_gclk_chan_disable+0x30>)
    107c:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    107e:	bd10      	pop	{r4, pc}
    1080:	00000109 	.word	0x00000109
    1084:	40001c00 	.word	0x40001c00
    1088:	00000149 	.word	0x00000149

0000108c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    108c:	b538      	push	{r3, r4, r5, lr}
    108e:	1c04      	adds	r4, r0, #0
    1090:	1c0d      	adds	r5, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1092:	4b05      	ldr	r3, [pc, #20]	; (10a8 <system_gclk_chan_set_config+0x1c>)
    1094:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    1096:	782b      	ldrb	r3, [r5, #0]
    1098:	2207      	movs	r2, #7
    109a:	4013      	ands	r3, r2
    109c:	3420      	adds	r4, #32
    109e:	00a4      	lsls	r4, r4, #2
    10a0:	4a02      	ldr	r2, [pc, #8]	; (10ac <system_gclk_chan_set_config+0x20>)
    10a2:	50a3      	str	r3, [r4, r2]


}
    10a4:	bd38      	pop	{r3, r4, r5, pc}
    10a6:	46c0      	nop			; (mov r8, r8)
    10a8:	00001059 	.word	0x00001059
    10ac:	40001c00 	.word	0x40001c00

000010b0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    10b0:	b510      	push	{r4, lr}
    10b2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    10b4:	4b06      	ldr	r3, [pc, #24]	; (10d0 <system_gclk_chan_get_hz+0x20>)
    10b6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    10b8:	3420      	adds	r4, #32
    10ba:	00a4      	lsls	r4, r4, #2
    10bc:	4b05      	ldr	r3, [pc, #20]	; (10d4 <system_gclk_chan_get_hz+0x24>)
    10be:	58e3      	ldr	r3, [r4, r3]
    10c0:	2407      	movs	r4, #7
    10c2:	401c      	ands	r4, r3
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    10c4:	4b04      	ldr	r3, [pc, #16]	; (10d8 <system_gclk_chan_get_hz+0x28>)
    10c6:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    10c8:	1c20      	adds	r0, r4, #0
    10ca:	4b04      	ldr	r3, [pc, #16]	; (10dc <system_gclk_chan_get_hz+0x2c>)
    10cc:	4798      	blx	r3
}
    10ce:	bd10      	pop	{r4, pc}
    10d0:	00000109 	.word	0x00000109
    10d4:	40001c00 	.word	0x40001c00
    10d8:	00000149 	.word	0x00000149
    10dc:	00000fbd 	.word	0x00000fbd

000010e0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    10e0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    10e2:	78d3      	ldrb	r3, [r2, #3]
    10e4:	2b00      	cmp	r3, #0
    10e6:	d11e      	bne.n	1126 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    10e8:	7814      	ldrb	r4, [r2, #0]
    10ea:	2c80      	cmp	r4, #128	; 0x80
    10ec:	d004      	beq.n	10f8 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    10ee:	0624      	lsls	r4, r4, #24
    10f0:	2380      	movs	r3, #128	; 0x80
    10f2:	025b      	lsls	r3, r3, #9
    10f4:	431c      	orrs	r4, r3
    10f6:	e000      	b.n	10fa <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    10f8:	2400      	movs	r4, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    10fa:	7853      	ldrb	r3, [r2, #1]
    10fc:	2502      	movs	r5, #2
    10fe:	43ab      	bics	r3, r5
    1100:	d10a      	bne.n	1118 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1102:	7893      	ldrb	r3, [r2, #2]
    1104:	2b00      	cmp	r3, #0
    1106:	d103      	bne.n	1110 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1108:	2380      	movs	r3, #128	; 0x80
    110a:	029b      	lsls	r3, r3, #10
    110c:	431c      	orrs	r4, r3
    110e:	e002      	b.n	1116 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1110:	23c0      	movs	r3, #192	; 0xc0
    1112:	02db      	lsls	r3, r3, #11
    1114:	431c      	orrs	r4, r3
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1116:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1118:	7853      	ldrb	r3, [r2, #1]
    111a:	3b01      	subs	r3, #1
    111c:	2b01      	cmp	r3, #1
    111e:	d812      	bhi.n	1146 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1120:	4b18      	ldr	r3, [pc, #96]	; (1184 <_system_pinmux_config+0xa4>)
    1122:	401c      	ands	r4, r3
    1124:	e00f      	b.n	1146 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1126:	6041      	str	r1, [r0, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1128:	040b      	lsls	r3, r1, #16
    112a:	0c1b      	lsrs	r3, r3, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    112c:	24a0      	movs	r4, #160	; 0xa0
    112e:	05e4      	lsls	r4, r4, #23
    1130:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1132:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1134:	0c0b      	lsrs	r3, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1136:	24d0      	movs	r4, #208	; 0xd0
    1138:	0624      	lsls	r4, r4, #24
    113a:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    113c:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    113e:	78d3      	ldrb	r3, [r2, #3]
    1140:	2b00      	cmp	r3, #0
    1142:	d018      	beq.n	1176 <_system_pinmux_config+0x96>
    1144:	e01c      	b.n	1180 <_system_pinmux_config+0xa0>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1146:	040b      	lsls	r3, r1, #16
    1148:	0c1b      	lsrs	r3, r3, #16
    114a:	25a0      	movs	r5, #160	; 0xa0
    114c:	05ed      	lsls	r5, r5, #23
    114e:	432b      	orrs	r3, r5

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1150:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1152:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1154:	0c0b      	lsrs	r3, r1, #16
    1156:	25d0      	movs	r5, #208	; 0xd0
    1158:	062d      	lsls	r5, r5, #24
    115a:	432b      	orrs	r3, r5

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    115c:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    115e:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1160:	78d3      	ldrb	r3, [r2, #3]
    1162:	2b00      	cmp	r3, #0
    1164:	d10c      	bne.n	1180 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1166:	0363      	lsls	r3, r4, #13
    1168:	d505      	bpl.n	1176 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    116a:	7893      	ldrb	r3, [r2, #2]
    116c:	2b01      	cmp	r3, #1
    116e:	d101      	bne.n	1174 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1170:	6181      	str	r1, [r0, #24]
    1172:	e000      	b.n	1176 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1174:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1176:	7853      	ldrb	r3, [r2, #1]
    1178:	3b01      	subs	r3, #1
    117a:	2b01      	cmp	r3, #1
    117c:	d800      	bhi.n	1180 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    117e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1180:	bd30      	pop	{r4, r5, pc}
    1182:	46c0      	nop			; (mov r8, r8)
    1184:	fffbffff 	.word	0xfffbffff

00001188 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1188:	b508      	push	{r3, lr}
    118a:	1c03      	adds	r3, r0, #0
    118c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    118e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1190:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1192:	2900      	cmp	r1, #0
    1194:	d104      	bne.n	11a0 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1196:	0958      	lsrs	r0, r3, #5
    1198:	01c0      	lsls	r0, r0, #7
    119a:	4905      	ldr	r1, [pc, #20]	; (11b0 <system_pinmux_pin_set_config+0x28>)
    119c:	468c      	mov	ip, r1
    119e:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    11a0:	211f      	movs	r1, #31
    11a2:	400b      	ands	r3, r1
    11a4:	391e      	subs	r1, #30
    11a6:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    11a8:	4b02      	ldr	r3, [pc, #8]	; (11b4 <system_pinmux_pin_set_config+0x2c>)
    11aa:	4798      	blx	r3
}
    11ac:	bd08      	pop	{r3, pc}
    11ae:	46c0      	nop			; (mov r8, r8)
    11b0:	41006000 	.word	0x41006000
    11b4:	000010e1 	.word	0x000010e1

000011b8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    11b8:	4770      	bx	lr
    11ba:	46c0      	nop			; (mov r8, r8)

000011bc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    11bc:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    11be:	4b05      	ldr	r3, [pc, #20]	; (11d4 <system_init+0x18>)
    11c0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    11c2:	4b05      	ldr	r3, [pc, #20]	; (11d8 <system_init+0x1c>)
    11c4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    11c6:	4b05      	ldr	r3, [pc, #20]	; (11dc <system_init+0x20>)
    11c8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    11ca:	4b05      	ldr	r3, [pc, #20]	; (11e0 <system_init+0x24>)
    11cc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    11ce:	4b05      	ldr	r3, [pc, #20]	; (11e4 <system_init+0x28>)
    11d0:	4798      	blx	r3
}
    11d2:	bd08      	pop	{r3, pc}
    11d4:	00000dc9 	.word	0x00000dc9
    11d8:	00000179 	.word	0x00000179
    11dc:	000011b9 	.word	0x000011b9
    11e0:	00000239 	.word	0x00000239
    11e4:	000011b9 	.word	0x000011b9

000011e8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    11e8:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    11ea:	0080      	lsls	r0, r0, #2
    11ec:	4b14      	ldr	r3, [pc, #80]	; (1240 <_tc_interrupt_handler+0x58>)
    11ee:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    11f0:	682b      	ldr	r3, [r5, #0]
    11f2:	7a9c      	ldrb	r4, [r3, #10]
    11f4:	7e2b      	ldrb	r3, [r5, #24]
    11f6:	401c      	ands	r4, r3
    11f8:	7e6b      	ldrb	r3, [r5, #25]
    11fa:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    11fc:	07e3      	lsls	r3, r4, #31
    11fe:	d505      	bpl.n	120c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1200:	1c28      	adds	r0, r5, #0
    1202:	68ab      	ldr	r3, [r5, #8]
    1204:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1206:	2301      	movs	r3, #1
    1208:	682a      	ldr	r2, [r5, #0]
    120a:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    120c:	07a3      	lsls	r3, r4, #30
    120e:	d505      	bpl.n	121c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1210:	1c28      	adds	r0, r5, #0
    1212:	68eb      	ldr	r3, [r5, #12]
    1214:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1216:	2302      	movs	r3, #2
    1218:	682a      	ldr	r2, [r5, #0]
    121a:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    121c:	06e3      	lsls	r3, r4, #27
    121e:	d505      	bpl.n	122c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1220:	1c28      	adds	r0, r5, #0
    1222:	692b      	ldr	r3, [r5, #16]
    1224:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1226:	2310      	movs	r3, #16
    1228:	682a      	ldr	r2, [r5, #0]
    122a:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    122c:	06a3      	lsls	r3, r4, #26
    122e:	d505      	bpl.n	123c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1230:	1c28      	adds	r0, r5, #0
    1232:	696b      	ldr	r3, [r5, #20]
    1234:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1236:	682b      	ldr	r3, [r5, #0]
    1238:	2220      	movs	r2, #32
    123a:	729a      	strb	r2, [r3, #10]
	}
}
    123c:	bd38      	pop	{r3, r4, r5, pc}
    123e:	46c0      	nop			; (mov r8, r8)
    1240:	2000012c 	.word	0x2000012c

00001244 <TC0_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1244:	b508      	push	{r3, lr}
    1246:	2000      	movs	r0, #0
    1248:	4b01      	ldr	r3, [pc, #4]	; (1250 <TC0_Handler+0xc>)
    124a:	4798      	blx	r3
    124c:	bd08      	pop	{r3, pc}
    124e:	46c0      	nop			; (mov r8, r8)
    1250:	000011e9 	.word	0x000011e9

00001254 <TC1_Handler>:
    1254:	b508      	push	{r3, lr}
    1256:	2001      	movs	r0, #1
    1258:	4b01      	ldr	r3, [pc, #4]	; (1260 <TC1_Handler+0xc>)
    125a:	4798      	blx	r3
    125c:	bd08      	pop	{r3, pc}
    125e:	46c0      	nop			; (mov r8, r8)
    1260:	000011e9 	.word	0x000011e9

00001264 <TC2_Handler>:
    1264:	b508      	push	{r3, lr}
    1266:	2002      	movs	r0, #2
    1268:	4b01      	ldr	r3, [pc, #4]	; (1270 <TC2_Handler+0xc>)
    126a:	4798      	blx	r3
    126c:	bd08      	pop	{r3, pc}
    126e:	46c0      	nop			; (mov r8, r8)
    1270:	000011e9 	.word	0x000011e9

00001274 <TC3_Handler>:
    1274:	b508      	push	{r3, lr}
    1276:	2003      	movs	r0, #3
    1278:	4b01      	ldr	r3, [pc, #4]	; (1280 <TC3_Handler+0xc>)
    127a:	4798      	blx	r3
    127c:	bd08      	pop	{r3, pc}
    127e:	46c0      	nop			; (mov r8, r8)
    1280:	000011e9 	.word	0x000011e9

00001284 <Dummy_Handler>:
 */

void Dummy_Handler(void)
{
        while (1) {
        }
    1284:	e7fe      	b.n	1284 <Dummy_Handler>
    1286:	46c0      	nop			; (mov r8, r8)

00001288 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1288:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    128a:	4b1b      	ldr	r3, [pc, #108]	; (12f8 <Reset_Handler+0x70>)
    128c:	4a1b      	ldr	r2, [pc, #108]	; (12fc <Reset_Handler+0x74>)
    128e:	429a      	cmp	r2, r3
    1290:	d003      	beq.n	129a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1292:	4b1b      	ldr	r3, [pc, #108]	; (1300 <Reset_Handler+0x78>)
    1294:	4a18      	ldr	r2, [pc, #96]	; (12f8 <Reset_Handler+0x70>)
    1296:	429a      	cmp	r2, r3
    1298:	d304      	bcc.n	12a4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    129a:	4b1a      	ldr	r3, [pc, #104]	; (1304 <Reset_Handler+0x7c>)
    129c:	4a1a      	ldr	r2, [pc, #104]	; (1308 <Reset_Handler+0x80>)
    129e:	429a      	cmp	r2, r3
    12a0:	d310      	bcc.n	12c4 <Reset_Handler+0x3c>
    12a2:	e01e      	b.n	12e2 <Reset_Handler+0x5a>
    12a4:	4a19      	ldr	r2, [pc, #100]	; (130c <Reset_Handler+0x84>)
    12a6:	4b16      	ldr	r3, [pc, #88]	; (1300 <Reset_Handler+0x78>)
    12a8:	3303      	adds	r3, #3
    12aa:	1a9b      	subs	r3, r3, r2
    12ac:	089b      	lsrs	r3, r3, #2
    12ae:	3301      	adds	r3, #1
    12b0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    12b2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    12b4:	4810      	ldr	r0, [pc, #64]	; (12f8 <Reset_Handler+0x70>)
    12b6:	4911      	ldr	r1, [pc, #68]	; (12fc <Reset_Handler+0x74>)
    12b8:	588c      	ldr	r4, [r1, r2]
    12ba:	5084      	str	r4, [r0, r2]
    12bc:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    12be:	429a      	cmp	r2, r3
    12c0:	d1fa      	bne.n	12b8 <Reset_Handler+0x30>
    12c2:	e7ea      	b.n	129a <Reset_Handler+0x12>
    12c4:	4a12      	ldr	r2, [pc, #72]	; (1310 <Reset_Handler+0x88>)
    12c6:	4b0f      	ldr	r3, [pc, #60]	; (1304 <Reset_Handler+0x7c>)
    12c8:	3303      	adds	r3, #3
    12ca:	1a9b      	subs	r3, r3, r2
    12cc:	089b      	lsrs	r3, r3, #2
    12ce:	3301      	adds	r3, #1
    12d0:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    12d2:	2200      	movs	r2, #0
                *pDest++ = 0;
    12d4:	480c      	ldr	r0, [pc, #48]	; (1308 <Reset_Handler+0x80>)
    12d6:	2100      	movs	r1, #0
    12d8:	1814      	adds	r4, r2, r0
    12da:	6021      	str	r1, [r4, #0]
    12dc:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    12de:	429a      	cmp	r2, r3
    12e0:	d1fa      	bne.n	12d8 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    12e2:	4a0c      	ldr	r2, [pc, #48]	; (1314 <Reset_Handler+0x8c>)
    12e4:	21ff      	movs	r1, #255	; 0xff
    12e6:	4b0c      	ldr	r3, [pc, #48]	; (1318 <Reset_Handler+0x90>)
    12e8:	438b      	bics	r3, r1
    12ea:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    12ec:	4b0b      	ldr	r3, [pc, #44]	; (131c <Reset_Handler+0x94>)
    12ee:	4798      	blx	r3

        /* Branch to main function */
        main();
    12f0:	4b0b      	ldr	r3, [pc, #44]	; (1320 <Reset_Handler+0x98>)
    12f2:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    12f4:	e7fe      	b.n	12f4 <Reset_Handler+0x6c>
    12f6:	46c0      	nop			; (mov r8, r8)
    12f8:	20000000 	.word	0x20000000
    12fc:	00002114 	.word	0x00002114
    1300:	20000068 	.word	0x20000068
    1304:	200001e4 	.word	0x200001e4
    1308:	20000068 	.word	0x20000068
    130c:	20000004 	.word	0x20000004
    1310:	2000006c 	.word	0x2000006c
    1314:	e000ed00 	.word	0xe000ed00
    1318:	00000000 	.word	0x00000000
    131c:	00001905 	.word	0x00001905
    1320:	00001639 	.word	0x00001639

00001324 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1324:	b5f0      	push	{r4, r5, r6, r7, lr}
    1326:	4647      	mov	r7, r8
    1328:	b480      	push	{r7}
    132a:	1c0c      	adds	r4, r1, #0
    132c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    132e:	2800      	cmp	r0, #0
    1330:	d110      	bne.n	1354 <_read+0x30>
		return -1;
	}

	for (; len > 0; --len) {
    1332:	2a00      	cmp	r2, #0
    1334:	dd0a      	ble.n	134c <_read+0x28>
    1336:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1338:	4e09      	ldr	r6, [pc, #36]	; (1360 <_read+0x3c>)
    133a:	4d0a      	ldr	r5, [pc, #40]	; (1364 <_read+0x40>)
    133c:	6830      	ldr	r0, [r6, #0]
    133e:	1c21      	adds	r1, r4, #0
    1340:	682b      	ldr	r3, [r5, #0]
    1342:	4798      	blx	r3
		ptr++;
    1344:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1346:	42bc      	cmp	r4, r7
    1348:	d1f8      	bne.n	133c <_read+0x18>
    134a:	e001      	b.n	1350 <_read+0x2c>
    134c:	2300      	movs	r3, #0
    134e:	4698      	mov	r8, r3
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    1350:	4640      	mov	r0, r8
    1352:	e001      	b.n	1358 <_read+0x34>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    1354:	2001      	movs	r0, #1
    1356:	4240      	negs	r0, r0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    1358:	bc04      	pop	{r2}
    135a:	4690      	mov	r8, r2
    135c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    135e:	46c0      	nop			; (mov r8, r8)
    1360:	20000144 	.word	0x20000144
    1364:	2000013c 	.word	0x2000013c

00001368 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1368:	b5f0      	push	{r4, r5, r6, r7, lr}
    136a:	4647      	mov	r7, r8
    136c:	b480      	push	{r7}
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    136e:	3801      	subs	r0, #1
    1370:	2802      	cmp	r0, #2
    1372:	d815      	bhi.n	13a0 <_write+0x38>
		return -1;
	}

	for (; len != 0; --len) {
    1374:	2a00      	cmp	r2, #0
    1376:	d010      	beq.n	139a <_write+0x32>
    1378:	1c15      	adds	r5, r2, #0
    137a:	1c0e      	adds	r6, r1, #0
    137c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    137e:	4b0c      	ldr	r3, [pc, #48]	; (13b0 <_write+0x48>)
    1380:	4698      	mov	r8, r3
    1382:	4f0c      	ldr	r7, [pc, #48]	; (13b4 <_write+0x4c>)
    1384:	4643      	mov	r3, r8
    1386:	6818      	ldr	r0, [r3, #0]
    1388:	5d31      	ldrb	r1, [r6, r4]
    138a:	683b      	ldr	r3, [r7, #0]
    138c:	4798      	blx	r3
    138e:	2800      	cmp	r0, #0
    1390:	db09      	blt.n	13a6 <_write+0x3e>
			return -1;
		}
		++nChars;
    1392:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1394:	42a5      	cmp	r5, r4
    1396:	d1f5      	bne.n	1384 <_write+0x1c>
    1398:	e000      	b.n	139c <_write+0x34>
    139a:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    139c:	1c20      	adds	r0, r4, #0
    139e:	e004      	b.n	13aa <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    13a0:	2001      	movs	r0, #1
    13a2:	4240      	negs	r0, r0
    13a4:	e001      	b.n	13aa <_write+0x42>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    13a6:	2001      	movs	r0, #1
    13a8:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    13aa:	bc04      	pop	{r2}
    13ac:	4690      	mov	r8, r2
    13ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13b0:	20000144 	.word	0x20000144
    13b4:	20000140 	.word	0x20000140

000013b8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    13b8:	1c03      	adds	r3, r0, #0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    13ba:	4a06      	ldr	r2, [pc, #24]	; (13d4 <_sbrk+0x1c>)
    13bc:	6812      	ldr	r2, [r2, #0]
    13be:	2a00      	cmp	r2, #0
    13c0:	d102      	bne.n	13c8 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    13c2:	4905      	ldr	r1, [pc, #20]	; (13d8 <_sbrk+0x20>)
    13c4:	4a03      	ldr	r2, [pc, #12]	; (13d4 <_sbrk+0x1c>)
    13c6:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    13c8:	4a02      	ldr	r2, [pc, #8]	; (13d4 <_sbrk+0x1c>)
    13ca:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    13cc:	18c3      	adds	r3, r0, r3
    13ce:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    13d0:	4770      	bx	lr
    13d2:	46c0      	nop			; (mov r8, r8)
    13d4:	200000c0 	.word	0x200000c0
    13d8:	200021e8 	.word	0x200021e8

000013dc <_close>:
}

extern int _close(int file)
{
	return -1;
}
    13dc:	2001      	movs	r0, #1
    13de:	4240      	negs	r0, r0
    13e0:	4770      	bx	lr
    13e2:	46c0      	nop			; (mov r8, r8)

000013e4 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    13e4:	2000      	movs	r0, #0
    13e6:	4770      	bx	lr

000013e8 <Get_PoorSignal_HeartRate>:
uint8_t  versionBuffer[20]={0};
*/
UINT temp;

signed int    Get_PoorSignal_HeartRate(void)
{
    13e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    13ea:	b085      	sub	sp, #20
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    13ec:	2200      	movs	r2, #0
    13ee:	ab02      	add	r3, sp, #8
    13f0:	705a      	strb	r2, [r3, #1]
	SercomUsart *const usart_hw = &(module->hw->USART);
    13f2:	4b79      	ldr	r3, [pc, #484]	; (15d8 <Get_PoorSignal_HeartRate+0x1f0>)
    13f4:	681b      	ldr	r3, [r3, #0]
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    13f6:	2104      	movs	r1, #4
    13f8:	7e1a      	ldrb	r2, [r3, #24]
    13fa:	420a      	tst	r2, r1
    13fc:	d0fc      	beq.n	13f8 <Get_PoorSignal_HeartRate+0x10>
	temp=usart_hw->DATA.bit.DATA;
    13fe:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    1400:	b2d2      	uxtb	r2, r2
    1402:	a902      	add	r1, sp, #8
    1404:	704a      	strb	r2, [r1, #1]
	return temp;
    1406:	784a      	ldrb	r2, [r1, #1]
    1408:	b2d2      	uxtb	r2, r2
					}
				}
			}
		}
	}
	return 0;
    140a:	2000      	movs	r0, #0
*/
UINT temp;

signed int    Get_PoorSignal_HeartRate(void)
{
	if(Packet_Header == usart_serial_getchar(&ext3_uart_module,tmp_data))  //0xAA
    140c:	2aaa      	cmp	r2, #170	; 0xaa
    140e:	d000      	beq.n	1412 <Get_PoorSignal_HeartRate+0x2a>
    1410:	e0df      	b.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    1412:	2100      	movs	r1, #0
    1414:	aa02      	add	r2, sp, #8
    1416:	7091      	strb	r1, [r2, #2]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1418:	3104      	adds	r1, #4
    141a:	7e1a      	ldrb	r2, [r3, #24]
    141c:	420a      	tst	r2, r1
    141e:	d0fc      	beq.n	141a <Get_PoorSignal_HeartRate+0x32>
	temp=usart_hw->DATA.bit.DATA;
    1420:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    1422:	b2d2      	uxtb	r2, r2
    1424:	a902      	add	r1, sp, #8
    1426:	708a      	strb	r2, [r1, #2]
	return temp;
    1428:	788a      	ldrb	r2, [r1, #2]
    142a:	b2d2      	uxtb	r2, r2
					}
				}
			}
		}
	}
	return 0;
    142c:	2000      	movs	r0, #0

signed int    Get_PoorSignal_HeartRate(void)
{
	if(Packet_Header == usart_serial_getchar(&ext3_uart_module,tmp_data))  //0xAA
	{
		if(Packet_Header == usart_serial_getchar(&ext3_uart_module,tmp_data))//0xAA
    142e:	2aaa      	cmp	r2, #170	; 0xaa
    1430:	d000      	beq.n	1434 <Get_PoorSignal_HeartRate+0x4c>
    1432:	e0ce      	b.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    1434:	2100      	movs	r1, #0
    1436:	aa02      	add	r2, sp, #8
    1438:	70d1      	strb	r1, [r2, #3]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    143a:	3104      	adds	r1, #4
    143c:	7e1a      	ldrb	r2, [r3, #24]
    143e:	420a      	tst	r2, r1
    1440:	d0fc      	beq.n	143c <Get_PoorSignal_HeartRate+0x54>
	temp=usart_hw->DATA.bit.DATA;
    1442:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    1444:	b2d2      	uxtb	r2, r2
    1446:	a902      	add	r1, sp, #8
    1448:	70ca      	strb	r2, [r1, #3]
	return temp;
    144a:	78ca      	ldrb	r2, [r1, #3]
		{
			vBMD101.Rpayload_Length = usart_serial_getchar(&ext3_uart_module,tmp_data);
    144c:	4963      	ldr	r1, [pc, #396]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    144e:	800a      	strh	r2, [r1, #0]
			if(vBMD101.Rpayload_Length == Payload_Length )
    1450:	2a04      	cmp	r2, #4
    1452:	d155      	bne.n	1500 <Get_PoorSignal_HeartRate+0x118>
    1454:	1c08      	adds	r0, r1, #0
    1456:	1c0f      	adds	r7, r1, #0
    1458:	3710      	adds	r7, #16
    145a:	2500      	movs	r5, #0
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    145c:	2600      	movs	r6, #0
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    145e:	2104      	movs	r1, #4
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    1460:	aa03      	add	r2, sp, #12
    1462:	7016      	strb	r6, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1464:	7e1a      	ldrb	r2, [r3, #24]
    1466:	420a      	tst	r2, r1
    1468:	d0fc      	beq.n	1464 <Get_PoorSignal_HeartRate+0x7c>
	temp=usart_hw->DATA.bit.DATA;
    146a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    146c:	b2d2      	uxtb	r2, r2
    146e:	ac03      	add	r4, sp, #12
    1470:	7022      	strb	r2, [r4, #0]
	return temp;
    1472:	7822      	ldrb	r2, [r4, #0]
    1474:	b2d2      	uxtb	r2, r2
			{
				generatedCheckSum=0;
				for( kk= 0; kk< vBMD101.Rpayload_Length; kk++)
				{
					vBMD101.PayloadData[kk] = usart_serial_getchar(&ext3_uart_module,tmp_data);
    1476:	6042      	str	r2, [r0, #4]
					generatedCheckSum += vBMD101.PayloadData[kk];
    1478:	18ad      	adds	r5, r5, r2
    147a:	3004      	adds	r0, #4
		{
			vBMD101.Rpayload_Length = usart_serial_getchar(&ext3_uart_module,tmp_data);
			if(vBMD101.Rpayload_Length == Payload_Length )
			{
				generatedCheckSum=0;
				for( kk= 0; kk< vBMD101.Rpayload_Length; kk++)
    147c:	42b8      	cmp	r0, r7
    147e:	d1ef      	bne.n	1460 <Get_PoorSignal_HeartRate+0x78>
    1480:	4a57      	ldr	r2, [pc, #348]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    1482:	6015      	str	r5, [r2, #0]
    1484:	2104      	movs	r1, #4
    1486:	4a57      	ldr	r2, [pc, #348]	; (15e4 <Get_PoorSignal_HeartRate+0x1fc>)
    1488:	6011      	str	r1, [r2, #0]
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    148a:	2100      	movs	r1, #0
    148c:	aa02      	add	r2, sp, #8
    148e:	7151      	strb	r1, [r2, #5]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1490:	3104      	adds	r1, #4
    1492:	7e1a      	ldrb	r2, [r3, #24]
    1494:	420a      	tst	r2, r1
    1496:	d0fc      	beq.n	1492 <Get_PoorSignal_HeartRate+0xaa>
	temp=usart_hw->DATA.bit.DATA;
    1498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    149a:	b2db      	uxtb	r3, r3
    149c:	aa02      	add	r2, sp, #8
    149e:	7153      	strb	r3, [r2, #5]
	return temp;
    14a0:	7953      	ldrb	r3, [r2, #5]
    14a2:	b2db      	uxtb	r3, r3
				{
					vBMD101.PayloadData[kk] = usart_serial_getchar(&ext3_uart_module,tmp_data);
					generatedCheckSum += vBMD101.PayloadData[kk];
				}
				vBMD101.PacketCheckSum = usart_serial_getchar(&ext3_uart_module,tmp_data);
    14a4:	2248      	movs	r2, #72	; 0x48
    14a6:	494d      	ldr	r1, [pc, #308]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    14a8:	528b      	strh	r3, [r1, r2]
				generatedCheckSum &= 0xFF;
    14aa:	494d      	ldr	r1, [pc, #308]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    14ac:	7808      	ldrb	r0, [r1, #0]
				generatedCheckSum = ~generatedCheckSum & 0xFF;
    14ae:	32b7      	adds	r2, #183	; 0xb7
    14b0:	4382      	bics	r2, r0
    14b2:	600a      	str	r2, [r1, #0]
					}
				}
			}
		}
	}
	return 0;
    14b4:	2000      	movs	r0, #0
					generatedCheckSum += vBMD101.PayloadData[kk];
				}
				vBMD101.PacketCheckSum = usart_serial_getchar(&ext3_uart_module,tmp_data);
				generatedCheckSum &= 0xFF;
				generatedCheckSum = ~generatedCheckSum & 0xFF;
				if(vBMD101.PacketCheckSum == generatedCheckSum)
    14b6:	429a      	cmp	r2, r3
    14b8:	d000      	beq.n	14bc <Get_PoorSignal_HeartRate+0xd4>
    14ba:	e08a      	b.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
				{
					//printf("No touch the sensor and the value is short\n");
					vBMD101.PacketCheckSum=0;
    14bc:	4947      	ldr	r1, [pc, #284]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    14be:	2300      	movs	r3, #0
    14c0:	2248      	movs	r2, #72	; 0x48
    14c2:	528b      	strh	r3, [r1, r2]
					generatedCheckSum=0;
    14c4:	4a46      	ldr	r2, [pc, #280]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    14c6:	6013      	str	r3, [r2, #0]
					vBMD101.HighData= vBMD101.PayloadData[2] & 0xFFFF;
    14c8:	898b      	ldrh	r3, [r1, #12]
    14ca:	634b      	str	r3, [r1, #52]	; 0x34
					vBMD101.LowData= vBMD101.PayloadData[3] & 0xFFFF;
    14cc:	8a0a      	ldrh	r2, [r1, #16]
    14ce:	638a      	str	r2, [r1, #56]	; 0x38
					temp = (vBMD101.HighData)<<8;
    14d0:	021b      	lsls	r3, r3, #8
    14d2:	4945      	ldr	r1, [pc, #276]	; (15e8 <Get_PoorSignal_HeartRate+0x200>)
    14d4:	600b      	str	r3, [r1, #0]
					vBMD101.RawData = (temp|vBMD101.LowData);
    14d6:	4313      	orrs	r3, r2
					if(vBMD101.RawData > 32768)
    14d8:	2280      	movs	r2, #128	; 0x80
    14da:	0212      	lsls	r2, r2, #8
    14dc:	4293      	cmp	r3, r2
    14de:	d802      	bhi.n	14e6 <Get_PoorSignal_HeartRate+0xfe>
					vBMD101.PacketCheckSum=0;
					generatedCheckSum=0;
					vBMD101.HighData= vBMD101.PayloadData[2] & 0xFFFF;
					vBMD101.LowData= vBMD101.PayloadData[3] & 0xFFFF;
					temp = (vBMD101.HighData)<<8;
					vBMD101.RawData = (temp|vBMD101.LowData);
    14e0:	4a3e      	ldr	r2, [pc, #248]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    14e2:	63d3      	str	r3, [r2, #60]	; 0x3c
    14e4:	e004      	b.n	14f0 <Get_PoorSignal_HeartRate+0x108>
					if(vBMD101.RawData > 32768)
					{
						vBMD101.RawData -= 65536;
    14e6:	4a41      	ldr	r2, [pc, #260]	; (15ec <Get_PoorSignal_HeartRate+0x204>)
    14e8:	4694      	mov	ip, r2
    14ea:	4463      	add	r3, ip
    14ec:	4a3b      	ldr	r2, [pc, #236]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    14ee:	63d3      	str	r3, [r2, #60]	; 0x3c
					}
					if(vBMD101.PoorSignal_Value == 0xC8)
    14f0:	2342      	movs	r3, #66	; 0x42
    14f2:	4a3a      	ldr	r2, [pc, #232]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    14f4:	5ad3      	ldrh	r3, [r2, r3]
						//printf("\nRawData is %d\n",vBMD101.RawData);
						return vBMD101.RawData;
					}
					else
					{
						return 0;
    14f6:	2000      	movs	r0, #0
					vBMD101.RawData = (temp|vBMD101.LowData);
					if(vBMD101.RawData > 32768)
					{
						vBMD101.RawData -= 65536;
					}
					if(vBMD101.PoorSignal_Value == 0xC8)
    14f8:	2bc8      	cmp	r3, #200	; 0xc8
    14fa:	d16a      	bne.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
								sprintf((char*)lsqBuffer,"LSQ: %2d ms ",lsq);
							}
						}
						*/
						//printf("\nRawData is %d\n",vBMD101.RawData);
						return vBMD101.RawData;
    14fc:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
    14fe:	e068      	b.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
					}
				}
			}
		}
	}
	return 0;
    1500:	2000      	movs	r0, #0
					{
						return 0;
					}
				}
			}
			else if (vBMD101.Rpayload_Length == 0x12 )
    1502:	2a12      	cmp	r2, #18
    1504:	d165      	bne.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
    1506:	4c3a      	ldr	r4, [pc, #232]	; (15f0 <Get_PoorSignal_HeartRate+0x208>)
    1508:	1c27      	adds	r7, r4, #0
    150a:	3748      	adds	r7, #72	; 0x48
    150c:	2500      	movs	r5, #0
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    150e:	aa02      	add	r2, sp, #8
    1510:	1d90      	adds	r0, r2, #6
    1512:	2600      	movs	r6, #0
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1514:	2104      	movs	r1, #4
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    1516:	7006      	strb	r6, [r0, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1518:	7e1a      	ldrb	r2, [r3, #24]
    151a:	420a      	tst	r2, r1
    151c:	d0fc      	beq.n	1518 <Get_PoorSignal_HeartRate+0x130>
	temp=usart_hw->DATA.bit.DATA;
    151e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    1520:	b2d2      	uxtb	r2, r2
    1522:	7002      	strb	r2, [r0, #0]
	return temp;
    1524:	7802      	ldrb	r2, [r0, #0]
    1526:	b2d2      	uxtb	r2, r2
			{
				generatedCheckSum=0;
				for( jj= 0; jj< vBMD101.Rpayload_Length; jj++)
				{
					vBMD101.PayloadData[jj] = usart_serial_getchar(&ext3_uart_module,tmp_data);
    1528:	c404      	stmia	r4!, {r2}
					generatedCheckSum += vBMD101.PayloadData[jj];
    152a:	18ad      	adds	r5, r5, r2
				}
			}
			else if (vBMD101.Rpayload_Length == 0x12 )
			{
				generatedCheckSum=0;
				for( jj= 0; jj< vBMD101.Rpayload_Length; jj++)
    152c:	42bc      	cmp	r4, r7
    152e:	d1f2      	bne.n	1516 <Get_PoorSignal_HeartRate+0x12e>
    1530:	4a2b      	ldr	r2, [pc, #172]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    1532:	6015      	str	r5, [r2, #0]
    1534:	2112      	movs	r1, #18
    1536:	4a2f      	ldr	r2, [pc, #188]	; (15f4 <Get_PoorSignal_HeartRate+0x20c>)
    1538:	6011      	str	r1, [r2, #0]
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
	volatile uint8_t temp = 0;
    153a:	2100      	movs	r1, #0
    153c:	aa02      	add	r2, sp, #8
    153e:	71d1      	strb	r1, [r2, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1540:	3104      	adds	r1, #4
    1542:	7e1a      	ldrb	r2, [r3, #24]
    1544:	420a      	tst	r2, r1
    1546:	d0fc      	beq.n	1542 <Get_PoorSignal_HeartRate+0x15a>
	temp=usart_hw->DATA.bit.DATA;
    1548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    154a:	b2db      	uxtb	r3, r3
    154c:	aa02      	add	r2, sp, #8
    154e:	71d3      	strb	r3, [r2, #7]
	return temp;
    1550:	79d3      	ldrb	r3, [r2, #7]
    1552:	b2db      	uxtb	r3, r3
				{
					vBMD101.PayloadData[jj] = usart_serial_getchar(&ext3_uart_module,tmp_data);
					generatedCheckSum += vBMD101.PayloadData[jj];
				}
				vBMD101.PacketCheckSum = usart_serial_getchar(&ext3_uart_module,tmp_data);
    1554:	2248      	movs	r2, #72	; 0x48
    1556:	4921      	ldr	r1, [pc, #132]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    1558:	528b      	strh	r3, [r1, r2]
				generatedCheckSum &= 0xFF;
    155a:	4921      	ldr	r1, [pc, #132]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    155c:	7808      	ldrb	r0, [r1, #0]
				generatedCheckSum = ~generatedCheckSum & 0xFF;
    155e:	32b7      	adds	r2, #183	; 0xb7
    1560:	4382      	bics	r2, r0
    1562:	600a      	str	r2, [r1, #0]
					}
				}
			}
		}
	}
	return 0;
    1564:	2000      	movs	r0, #0
					generatedCheckSum += vBMD101.PayloadData[jj];
				}
				vBMD101.PacketCheckSum = usart_serial_getchar(&ext3_uart_module,tmp_data);
				generatedCheckSum &= 0xFF;
				generatedCheckSum = ~generatedCheckSum & 0xFF;
				if(vBMD101.PacketCheckSum == generatedCheckSum)
    1566:	429a      	cmp	r2, r3
    1568:	d133      	bne.n	15d2 <Get_PoorSignal_HeartRate+0x1ea>
				{
					vBMD101.PacketCheckSum=0;
    156a:	4b1c      	ldr	r3, [pc, #112]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    156c:	2200      	movs	r2, #0
    156e:	2148      	movs	r1, #72	; 0x48
    1570:	525a      	strh	r2, [r3, r1]
					generatedCheckSum=0;
    1572:	491b      	ldr	r1, [pc, #108]	; (15e0 <Get_PoorSignal_HeartRate+0x1f8>)
    1574:	600a      	str	r2, [r1, #0]
					for(ii=0; ii<vBMD101.Rpayload_Length;ii++)
					{
						switch(ii)
						{
							case 0:
							vBMD101.PoorSignal_Tag = vBMD101.PayloadData[0];
    1576:	889e      	ldrh	r6, [r3, #4]
    1578:	3240      	adds	r2, #64	; 0x40
    157a:	5a9a      	ldrh	r2, [r3, r2]
							break;
							case 1:
							vBMD101.PoorSignal_Value = vBMD101.PayloadData[1];
    157c:	891d      	ldrh	r5, [r3, #8]
    157e:	2142      	movs	r1, #66	; 0x42
    1580:	5a59      	ldrh	r1, [r3, r1]
							//printf("PoorSignal_Value is %d",vBMD101.PoorSignal_Value);
							break;
							case 2:
							vBMD101.HeartRate_Tag = vBMD101.PayloadData[2];
    1582:	8998      	ldrh	r0, [r3, #12]
    1584:	9001      	str	r0, [sp, #4]
    1586:	2044      	movs	r0, #68	; 0x44
    1588:	5a1c      	ldrh	r4, [r3, r0]
							break;
							case 3:
							vBMD101.HeartRate_Value = vBMD101.PayloadData[3];
    158a:	8a18      	ldrh	r0, [r3, #16]
    158c:	2746      	movs	r7, #70	; 0x46
    158e:	5bdf      	ldrh	r7, [r3, r7]
    1590:	2300      	movs	r3, #0
				{
					vBMD101.PacketCheckSum=0;
					generatedCheckSum=0;
					for(ii=0; ii<vBMD101.Rpayload_Length;ii++)
					{
						switch(ii)
    1592:	2b01      	cmp	r3, #1
    1594:	d006      	beq.n	15a4 <Get_PoorSignal_HeartRate+0x1bc>
    1596:	2b00      	cmp	r3, #0
    1598:	d00a      	beq.n	15b0 <Get_PoorSignal_HeartRate+0x1c8>
    159a:	2b02      	cmp	r3, #2
    159c:	d004      	beq.n	15a8 <Get_PoorSignal_HeartRate+0x1c0>
    159e:	2b03      	cmp	r3, #3
    15a0:	d004      	beq.n	15ac <Get_PoorSignal_HeartRate+0x1c4>
    15a2:	e006      	b.n	15b2 <Get_PoorSignal_HeartRate+0x1ca>
						{
							case 0:
							vBMD101.PoorSignal_Tag = vBMD101.PayloadData[0];
							break;
							case 1:
							vBMD101.PoorSignal_Value = vBMD101.PayloadData[1];
    15a4:	1c29      	adds	r1, r5, #0
							//printf("PoorSignal_Value is %d",vBMD101.PoorSignal_Value);
							break;
    15a6:	e004      	b.n	15b2 <Get_PoorSignal_HeartRate+0x1ca>
							case 2:
							vBMD101.HeartRate_Tag = vBMD101.PayloadData[2];
    15a8:	9c01      	ldr	r4, [sp, #4]
							break;
    15aa:	e002      	b.n	15b2 <Get_PoorSignal_HeartRate+0x1ca>
							case 3:
							vBMD101.HeartRate_Value = vBMD101.PayloadData[3];
    15ac:	1c07      	adds	r7, r0, #0
							break;
    15ae:	e000      	b.n	15b2 <Get_PoorSignal_HeartRate+0x1ca>
					for(ii=0; ii<vBMD101.Rpayload_Length;ii++)
					{
						switch(ii)
						{
							case 0:
							vBMD101.PoorSignal_Tag = vBMD101.PayloadData[0];
    15b0:	1c32      	adds	r2, r6, #0
    15b2:	3301      	adds	r3, #1
				generatedCheckSum = ~generatedCheckSum & 0xFF;
				if(vBMD101.PacketCheckSum == generatedCheckSum)
				{
					vBMD101.PacketCheckSum=0;
					generatedCheckSum=0;
					for(ii=0; ii<vBMD101.Rpayload_Length;ii++)
    15b4:	2b12      	cmp	r3, #18
    15b6:	d1ec      	bne.n	1592 <Get_PoorSignal_HeartRate+0x1aa>
    15b8:	4b08      	ldr	r3, [pc, #32]	; (15dc <Get_PoorSignal_HeartRate+0x1f4>)
    15ba:	2044      	movs	r0, #68	; 0x44
    15bc:	521c      	strh	r4, [r3, r0]
    15be:	3002      	adds	r0, #2
    15c0:	521f      	strh	r7, [r3, r0]
    15c2:	2412      	movs	r4, #18
    15c4:	480c      	ldr	r0, [pc, #48]	; (15f8 <Get_PoorSignal_HeartRate+0x210>)
    15c6:	6004      	str	r4, [r0, #0]
    15c8:	2042      	movs	r0, #66	; 0x42
    15ca:	5219      	strh	r1, [r3, r0]
    15cc:	2140      	movs	r1, #64	; 0x40
    15ce:	525a      	strh	r2, [r3, r1]
					}
				}
			}
		}
	}
	return 0;
    15d0:	2000      	movs	r0, #0
}
    15d2:	b005      	add	sp, #20
    15d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d6:	46c0      	nop			; (mov r8, r8)
    15d8:	200001a8 	.word	0x200001a8
    15dc:	20000154 	.word	0x20000154
    15e0:	200000c4 	.word	0x200000c4
    15e4:	200001a4 	.word	0x200001a4
    15e8:	2000014c 	.word	0x2000014c
    15ec:	ffff0000 	.word	0xffff0000
    15f0:	20000158 	.word	0x20000158
    15f4:	20000148 	.word	0x20000148
    15f8:	200001a0 	.word	0x200001a0

000015fc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline uint8_t usart_serial_getchar(
		struct usart_module *const module,
		volatile uint8_t *c)
{
    15fc:	b082      	sub	sp, #8
	volatile uint8_t temp = 0;
    15fe:	2200      	movs	r2, #0
    1600:	466b      	mov	r3, sp
    1602:	71da      	strb	r2, [r3, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1604:	6802      	ldr	r2, [r0, #0]
	while(!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC));
    1606:	2104      	movs	r1, #4
    1608:	7e13      	ldrb	r3, [r2, #24]
    160a:	420b      	tst	r3, r1
    160c:	d0fc      	beq.n	1608 <usart_serial_getchar+0xc>
	temp=usart_hw->DATA.bit.DATA;
    160e:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1610:	b2db      	uxtb	r3, r3
    1612:	466a      	mov	r2, sp
    1614:	71d3      	strb	r3, [r2, #7]
	return temp;
    1616:	79d0      	ldrb	r0, [r2, #7]
    1618:	b2c0      	uxtb	r0, r0
}
    161a:	b002      	add	sp, #8
    161c:	4770      	bx	lr
    161e:	46c0      	nop			; (mov r8, r8)

00001620 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1620:	b570      	push	{r4, r5, r6, lr}
    1622:	1c05      	adds	r5, r0, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    1624:	b28c      	uxth	r4, r1
    1626:	4e03      	ldr	r6, [pc, #12]	; (1634 <usart_serial_putchar+0x14>)
    1628:	1c28      	adds	r0, r5, #0
    162a:	1c21      	adds	r1, r4, #0
    162c:	47b0      	blx	r6
    162e:	2800      	cmp	r0, #0
    1630:	d1fa      	bne.n	1628 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    1632:	bd70      	pop	{r4, r5, r6, pc}
    1634:	00000b71 	.word	0x00000b71

00001638 <main>:
	stdio_serial_init(&ext3_uart_module, EXT3_UART_MODULE, &usart_conf);	usart_enable(&ext3_uart_module);
}

	
int main(void)
{
    1638:	b5f0      	push	{r4, r5, r6, r7, lr}
    163a:	b09b      	sub	sp, #108	; 0x6c
	struct port_config pin;

	volatile uint8_t raw_data=0;
    163c:	2400      	movs	r4, #0
    163e:	2500      	movs	r5, #0
    1640:	2363      	movs	r3, #99	; 0x63
    1642:	446b      	add	r3, sp
    1644:	701c      	strb	r4, [r3, #0]
	system_init();
    1646:	4b3f      	ldr	r3, [pc, #252]	; (1744 <main+0x10c>)
    1648:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    164a:	aa01      	add	r2, sp, #4
    164c:	2380      	movs	r3, #128	; 0x80
    164e:	05db      	lsls	r3, r3, #23
    1650:	9301      	str	r3, [sp, #4]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1652:	6054      	str	r4, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    1654:	23ff      	movs	r3, #255	; 0xff
    1656:	8113      	strh	r3, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    1658:	7294      	strb	r4, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    165a:	72d4      	strb	r4, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    165c:	2601      	movs	r6, #1
    165e:	3bbf      	subs	r3, #191	; 0xbf
    1660:	54d6      	strb	r6, [r2, r3]
	config->transmitter_enable = true;
    1662:	3301      	adds	r3, #1
    1664:	54d6      	strb	r6, [r2, r3]
	config->clock_polarity_inverted = false;
    1666:	3301      	adds	r3, #1
    1668:	54d4      	strb	r4, [r2, r3]
	config->use_external_clock = false;
    166a:	3301      	adds	r3, #1
    166c:	54d4      	strb	r4, [r2, r3]
	config->ext_clock_freq   = 0;
    166e:	6454      	str	r4, [r2, #68]	; 0x44
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1670:	3305      	adds	r3, #5
    1672:	54d4      	strb	r4, [r2, r3]
	config->generator_source = GCLK_GENERATOR_0;
    1674:	3301      	adds	r3, #1
    1676:	54d4      	strb	r4, [r2, r3]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1678:	6154      	str	r4, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    167a:	8214      	strh	r4, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    167c:	2300      	movs	r3, #0
    167e:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1680:	7615      	strb	r5, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1682:	7715      	strb	r5, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1684:	7655      	strb	r5, [r2, #25]
	config->receive_pulse_length                    = 19;
    1686:	2313      	movs	r3, #19
    1688:	7693      	strb	r3, [r2, #26]
#endif
#ifdef FEATURE_USART_ISO7816
	config->iso7816_config.enabled                  = false;
    168a:	330d      	adds	r3, #13
    168c:	54d5      	strb	r5, [r2, r3]
	config->iso7816_config.guard_time               = ISO7816_GUARD_TIME_2_BIT;
    168e:	2102      	movs	r1, #2
    1690:	3309      	adds	r3, #9
    1692:	54d1      	strb	r1, [r2, r3]
	config->iso7816_config.protocol_t               = ISO7816_PROTOCOL_T_0;
    1694:	2380      	movs	r3, #128	; 0x80
    1696:	055b      	lsls	r3, r3, #21
    1698:	6253      	str	r3, [r2, #36]	; 0x24
	config->iso7816_config.enable_inverse           = false;
    169a:	2328      	movs	r3, #40	; 0x28
    169c:	54d5      	strb	r5, [r2, r3]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
    169e:	62d4      	str	r4, [r2, #44]	; 0x2c
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
    16a0:	6314      	str	r4, [r2, #48]	; 0x30
	config->iso7816_config.max_iterations           = 7;
    16a2:	3b21      	subs	r3, #33	; 0x21
    16a4:	6353      	str	r3, [r2, #52]	; 0x34
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    16a6:	3332      	adds	r3, #50	; 0x32
    16a8:	54d5      	strb	r5, [r2, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    16aa:	3b01      	subs	r3, #1
    16ac:	54d5      	strb	r5, [r2, r3]
 */
static void configure_console(void)
{
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);
	usart_conf.mux_setting = EXT3_UART_SERCOM_MUX_SETTING ;
    16ae:	23c4      	movs	r3, #196	; 0xc4
    16b0:	039b      	lsls	r3, r3, #14
    16b2:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EXT3_UART_SERCOM_PINMUX_PAD0;
    16b4:	2301      	movs	r3, #1
    16b6:	425b      	negs	r3, r3
    16b8:	64d3      	str	r3, [r2, #76]	; 0x4c
	usart_conf.pinmux_pad1 = EXT3_UART_SERCOM_PINMUX_PAD1;
    16ba:	6513      	str	r3, [r2, #80]	; 0x50
	usart_conf.pinmux_pad2 = EXT3_UART_SERCOM_PINMUX_PAD2;
    16bc:	4b22      	ldr	r3, [pc, #136]	; (1748 <main+0x110>)
    16be:	6553      	str	r3, [r2, #84]	; 0x54
	usart_conf.pinmux_pad3 = EXT3_UART_SERCOM_PINMUX_PAD3;
    16c0:	4b22      	ldr	r3, [pc, #136]	; (174c <main+0x114>)
    16c2:	6593      	str	r3, [r2, #88]	; 0x58
	usart_conf.baudrate    = 57600;
    16c4:	23e1      	movs	r3, #225	; 0xe1
    16c6:	021b      	lsls	r3, r3, #8
    16c8:	63d3      	str	r3, [r2, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    16ca:	4c21      	ldr	r4, [pc, #132]	; (1750 <main+0x118>)
    16cc:	4b21      	ldr	r3, [pc, #132]	; (1754 <main+0x11c>)
    16ce:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    16d0:	4921      	ldr	r1, [pc, #132]	; (1758 <main+0x120>)
    16d2:	4b22      	ldr	r3, [pc, #136]	; (175c <main+0x124>)
    16d4:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    16d6:	4922      	ldr	r1, [pc, #136]	; (1760 <main+0x128>)
    16d8:	4b22      	ldr	r3, [pc, #136]	; (1764 <main+0x12c>)
    16da:	6019      	str	r1, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    16dc:	1c20      	adds	r0, r4, #0
    16de:	4922      	ldr	r1, [pc, #136]	; (1768 <main+0x130>)
    16e0:	4b22      	ldr	r3, [pc, #136]	; (176c <main+0x134>)
    16e2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    16e4:	4f22      	ldr	r7, [pc, #136]	; (1770 <main+0x138>)
    16e6:	683b      	ldr	r3, [r7, #0]
    16e8:	6898      	ldr	r0, [r3, #8]
    16ea:	2100      	movs	r1, #0
    16ec:	4d21      	ldr	r5, [pc, #132]	; (1774 <main+0x13c>)
    16ee:	47a8      	blx	r5
	setbuf(stdin, NULL);
    16f0:	683b      	ldr	r3, [r7, #0]
    16f2:	6858      	ldr	r0, [r3, #4]
    16f4:	2100      	movs	r1, #0
    16f6:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    16f8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    16fa:	1c28      	adds	r0, r5, #0
    16fc:	4b1e      	ldr	r3, [pc, #120]	; (1778 <main+0x140>)
    16fe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1700:	231f      	movs	r3, #31
    1702:	4018      	ands	r0, r3
    1704:	4086      	lsls	r6, r0
    1706:	4b1d      	ldr	r3, [pc, #116]	; (177c <main+0x144>)
    1708:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    170a:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    170c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    170e:	2a00      	cmp	r2, #0
    1710:	d1fc      	bne.n	170c <main+0xd4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1712:	682a      	ldr	r2, [r5, #0]
    1714:	2302      	movs	r3, #2
    1716:	4313      	orrs	r3, r2
    1718:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    171a:	a919      	add	r1, sp, #100	; 0x64
    171c:	2301      	movs	r3, #1
    171e:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1720:	2200      	movs	r2, #0
    1722:	708a      	strb	r2, [r1, #2]
	/*Configure UART console.*/
	configure_console();
	/* Output example information */
    /*Configures PORT for LED0*/
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
    1724:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED0_PIN, &pin);
    1726:	205b      	movs	r0, #91	; 0x5b
    1728:	4b15      	ldr	r3, [pc, #84]	; (1780 <main+0x148>)
    172a:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    172c:	2280      	movs	r2, #128	; 0x80
    172e:	0512      	lsls	r2, r2, #20
    1730:	4b14      	ldr	r3, [pc, #80]	; (1784 <main+0x14c>)
    1732:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	/*main loop*/
	while(1)
	{ 
		raw_data = Get_PoorSignal_HeartRate();
    1734:	4d14      	ldr	r5, [pc, #80]	; (1788 <main+0x150>)
    1736:	2463      	movs	r4, #99	; 0x63
    1738:	446c      	add	r4, sp
    173a:	47a8      	blx	r5
    173c:	b2c0      	uxtb	r0, r0
    173e:	7020      	strb	r0, [r4, #0]
	//	printf("\nRaw_data is %d\n",raw_data);
			
	}
    1740:	e7fb      	b.n	173a <main+0x102>
    1742:	46c0      	nop			; (mov r8, r8)
    1744:	000011bd 	.word	0x000011bd
    1748:	000e0002 	.word	0x000e0002
    174c:	000f0002 	.word	0x000f0002
    1750:	200001a8 	.word	0x200001a8
    1754:	20000144 	.word	0x20000144
    1758:	00001621 	.word	0x00001621
    175c:	20000140 	.word	0x20000140
    1760:	000015fd 	.word	0x000015fd
    1764:	2000013c 	.word	0x2000013c
    1768:	42001400 	.word	0x42001400
    176c:	000007b1 	.word	0x000007b1
    1770:	20000064 	.word	0x20000064
    1774:	00001973 	.word	0x00001973
    1778:	00000725 	.word	0x00000725
    177c:	e000e100 	.word	0xe000e100
    1780:	000002bd 	.word	0x000002bd
    1784:	41006100 	.word	0x41006100
    1788:	000013e9 	.word	0x000013e9

0000178c <__aeabi_uidiv>:
    178c:	2200      	movs	r2, #0
    178e:	0843      	lsrs	r3, r0, #1
    1790:	428b      	cmp	r3, r1
    1792:	d374      	bcc.n	187e <__aeabi_uidiv+0xf2>
    1794:	0903      	lsrs	r3, r0, #4
    1796:	428b      	cmp	r3, r1
    1798:	d35f      	bcc.n	185a <__aeabi_uidiv+0xce>
    179a:	0a03      	lsrs	r3, r0, #8
    179c:	428b      	cmp	r3, r1
    179e:	d344      	bcc.n	182a <__aeabi_uidiv+0x9e>
    17a0:	0b03      	lsrs	r3, r0, #12
    17a2:	428b      	cmp	r3, r1
    17a4:	d328      	bcc.n	17f8 <__aeabi_uidiv+0x6c>
    17a6:	0c03      	lsrs	r3, r0, #16
    17a8:	428b      	cmp	r3, r1
    17aa:	d30d      	bcc.n	17c8 <__aeabi_uidiv+0x3c>
    17ac:	22ff      	movs	r2, #255	; 0xff
    17ae:	0209      	lsls	r1, r1, #8
    17b0:	ba12      	rev	r2, r2
    17b2:	0c03      	lsrs	r3, r0, #16
    17b4:	428b      	cmp	r3, r1
    17b6:	d302      	bcc.n	17be <__aeabi_uidiv+0x32>
    17b8:	1212      	asrs	r2, r2, #8
    17ba:	0209      	lsls	r1, r1, #8
    17bc:	d065      	beq.n	188a <__aeabi_uidiv+0xfe>
    17be:	0b03      	lsrs	r3, r0, #12
    17c0:	428b      	cmp	r3, r1
    17c2:	d319      	bcc.n	17f8 <__aeabi_uidiv+0x6c>
    17c4:	e000      	b.n	17c8 <__aeabi_uidiv+0x3c>
    17c6:	0a09      	lsrs	r1, r1, #8
    17c8:	0bc3      	lsrs	r3, r0, #15
    17ca:	428b      	cmp	r3, r1
    17cc:	d301      	bcc.n	17d2 <__aeabi_uidiv+0x46>
    17ce:	03cb      	lsls	r3, r1, #15
    17d0:	1ac0      	subs	r0, r0, r3
    17d2:	4152      	adcs	r2, r2
    17d4:	0b83      	lsrs	r3, r0, #14
    17d6:	428b      	cmp	r3, r1
    17d8:	d301      	bcc.n	17de <__aeabi_uidiv+0x52>
    17da:	038b      	lsls	r3, r1, #14
    17dc:	1ac0      	subs	r0, r0, r3
    17de:	4152      	adcs	r2, r2
    17e0:	0b43      	lsrs	r3, r0, #13
    17e2:	428b      	cmp	r3, r1
    17e4:	d301      	bcc.n	17ea <__aeabi_uidiv+0x5e>
    17e6:	034b      	lsls	r3, r1, #13
    17e8:	1ac0      	subs	r0, r0, r3
    17ea:	4152      	adcs	r2, r2
    17ec:	0b03      	lsrs	r3, r0, #12
    17ee:	428b      	cmp	r3, r1
    17f0:	d301      	bcc.n	17f6 <__aeabi_uidiv+0x6a>
    17f2:	030b      	lsls	r3, r1, #12
    17f4:	1ac0      	subs	r0, r0, r3
    17f6:	4152      	adcs	r2, r2
    17f8:	0ac3      	lsrs	r3, r0, #11
    17fa:	428b      	cmp	r3, r1
    17fc:	d301      	bcc.n	1802 <__aeabi_uidiv+0x76>
    17fe:	02cb      	lsls	r3, r1, #11
    1800:	1ac0      	subs	r0, r0, r3
    1802:	4152      	adcs	r2, r2
    1804:	0a83      	lsrs	r3, r0, #10
    1806:	428b      	cmp	r3, r1
    1808:	d301      	bcc.n	180e <__aeabi_uidiv+0x82>
    180a:	028b      	lsls	r3, r1, #10
    180c:	1ac0      	subs	r0, r0, r3
    180e:	4152      	adcs	r2, r2
    1810:	0a43      	lsrs	r3, r0, #9
    1812:	428b      	cmp	r3, r1
    1814:	d301      	bcc.n	181a <__aeabi_uidiv+0x8e>
    1816:	024b      	lsls	r3, r1, #9
    1818:	1ac0      	subs	r0, r0, r3
    181a:	4152      	adcs	r2, r2
    181c:	0a03      	lsrs	r3, r0, #8
    181e:	428b      	cmp	r3, r1
    1820:	d301      	bcc.n	1826 <__aeabi_uidiv+0x9a>
    1822:	020b      	lsls	r3, r1, #8
    1824:	1ac0      	subs	r0, r0, r3
    1826:	4152      	adcs	r2, r2
    1828:	d2cd      	bcs.n	17c6 <__aeabi_uidiv+0x3a>
    182a:	09c3      	lsrs	r3, r0, #7
    182c:	428b      	cmp	r3, r1
    182e:	d301      	bcc.n	1834 <__aeabi_uidiv+0xa8>
    1830:	01cb      	lsls	r3, r1, #7
    1832:	1ac0      	subs	r0, r0, r3
    1834:	4152      	adcs	r2, r2
    1836:	0983      	lsrs	r3, r0, #6
    1838:	428b      	cmp	r3, r1
    183a:	d301      	bcc.n	1840 <__aeabi_uidiv+0xb4>
    183c:	018b      	lsls	r3, r1, #6
    183e:	1ac0      	subs	r0, r0, r3
    1840:	4152      	adcs	r2, r2
    1842:	0943      	lsrs	r3, r0, #5
    1844:	428b      	cmp	r3, r1
    1846:	d301      	bcc.n	184c <__aeabi_uidiv+0xc0>
    1848:	014b      	lsls	r3, r1, #5
    184a:	1ac0      	subs	r0, r0, r3
    184c:	4152      	adcs	r2, r2
    184e:	0903      	lsrs	r3, r0, #4
    1850:	428b      	cmp	r3, r1
    1852:	d301      	bcc.n	1858 <__aeabi_uidiv+0xcc>
    1854:	010b      	lsls	r3, r1, #4
    1856:	1ac0      	subs	r0, r0, r3
    1858:	4152      	adcs	r2, r2
    185a:	08c3      	lsrs	r3, r0, #3
    185c:	428b      	cmp	r3, r1
    185e:	d301      	bcc.n	1864 <__aeabi_uidiv+0xd8>
    1860:	00cb      	lsls	r3, r1, #3
    1862:	1ac0      	subs	r0, r0, r3
    1864:	4152      	adcs	r2, r2
    1866:	0883      	lsrs	r3, r0, #2
    1868:	428b      	cmp	r3, r1
    186a:	d301      	bcc.n	1870 <__aeabi_uidiv+0xe4>
    186c:	008b      	lsls	r3, r1, #2
    186e:	1ac0      	subs	r0, r0, r3
    1870:	4152      	adcs	r2, r2
    1872:	0843      	lsrs	r3, r0, #1
    1874:	428b      	cmp	r3, r1
    1876:	d301      	bcc.n	187c <__aeabi_uidiv+0xf0>
    1878:	004b      	lsls	r3, r1, #1
    187a:	1ac0      	subs	r0, r0, r3
    187c:	4152      	adcs	r2, r2
    187e:	1a41      	subs	r1, r0, r1
    1880:	d200      	bcs.n	1884 <__aeabi_uidiv+0xf8>
    1882:	4601      	mov	r1, r0
    1884:	4152      	adcs	r2, r2
    1886:	4610      	mov	r0, r2
    1888:	4770      	bx	lr
    188a:	e7ff      	b.n	188c <__aeabi_uidiv+0x100>
    188c:	b501      	push	{r0, lr}
    188e:	2000      	movs	r0, #0
    1890:	f000 f80c 	bl	18ac <__aeabi_idiv0>
    1894:	bd02      	pop	{r1, pc}
    1896:	46c0      	nop			; (mov r8, r8)

00001898 <__aeabi_uidivmod>:
    1898:	2900      	cmp	r1, #0
    189a:	d0f7      	beq.n	188c <__aeabi_uidiv+0x100>
    189c:	b503      	push	{r0, r1, lr}
    189e:	f7ff ff75 	bl	178c <__aeabi_uidiv>
    18a2:	bc0e      	pop	{r1, r2, r3}
    18a4:	4342      	muls	r2, r0
    18a6:	1a89      	subs	r1, r1, r2
    18a8:	4718      	bx	r3
    18aa:	46c0      	nop			; (mov r8, r8)

000018ac <__aeabi_idiv0>:
    18ac:	4770      	bx	lr
    18ae:	46c0      	nop			; (mov r8, r8)

000018b0 <__aeabi_lmul>:
    18b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    18b2:	464f      	mov	r7, r9
    18b4:	4646      	mov	r6, r8
    18b6:	0405      	lsls	r5, r0, #16
    18b8:	0c2d      	lsrs	r5, r5, #16
    18ba:	1c2c      	adds	r4, r5, #0
    18bc:	b4c0      	push	{r6, r7}
    18be:	0417      	lsls	r7, r2, #16
    18c0:	0c16      	lsrs	r6, r2, #16
    18c2:	0c3f      	lsrs	r7, r7, #16
    18c4:	4699      	mov	r9, r3
    18c6:	0c03      	lsrs	r3, r0, #16
    18c8:	437c      	muls	r4, r7
    18ca:	4375      	muls	r5, r6
    18cc:	435f      	muls	r7, r3
    18ce:	4373      	muls	r3, r6
    18d0:	197d      	adds	r5, r7, r5
    18d2:	0c26      	lsrs	r6, r4, #16
    18d4:	19ad      	adds	r5, r5, r6
    18d6:	469c      	mov	ip, r3
    18d8:	42af      	cmp	r7, r5
    18da:	d903      	bls.n	18e4 <__aeabi_lmul+0x34>
    18dc:	2380      	movs	r3, #128	; 0x80
    18de:	025b      	lsls	r3, r3, #9
    18e0:	4698      	mov	r8, r3
    18e2:	44c4      	add	ip, r8
    18e4:	464b      	mov	r3, r9
    18e6:	4351      	muls	r1, r2
    18e8:	4343      	muls	r3, r0
    18ea:	0424      	lsls	r4, r4, #16
    18ec:	0c2e      	lsrs	r6, r5, #16
    18ee:	0c24      	lsrs	r4, r4, #16
    18f0:	042d      	lsls	r5, r5, #16
    18f2:	4466      	add	r6, ip
    18f4:	192c      	adds	r4, r5, r4
    18f6:	1859      	adds	r1, r3, r1
    18f8:	1989      	adds	r1, r1, r6
    18fa:	1c20      	adds	r0, r4, #0
    18fc:	bc0c      	pop	{r2, r3}
    18fe:	4690      	mov	r8, r2
    1900:	4699      	mov	r9, r3
    1902:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001904 <__libc_init_array>:
    1904:	4b0e      	ldr	r3, [pc, #56]	; (1940 <__libc_init_array+0x3c>)
    1906:	b570      	push	{r4, r5, r6, lr}
    1908:	2500      	movs	r5, #0
    190a:	1c1e      	adds	r6, r3, #0
    190c:	4c0d      	ldr	r4, [pc, #52]	; (1944 <__libc_init_array+0x40>)
    190e:	1ae4      	subs	r4, r4, r3
    1910:	10a4      	asrs	r4, r4, #2
    1912:	42a5      	cmp	r5, r4
    1914:	d004      	beq.n	1920 <__libc_init_array+0x1c>
    1916:	00ab      	lsls	r3, r5, #2
    1918:	58f3      	ldr	r3, [r6, r3]
    191a:	4798      	blx	r3
    191c:	3501      	adds	r5, #1
    191e:	e7f8      	b.n	1912 <__libc_init_array+0xe>
    1920:	f000 fbe8 	bl	20f4 <_init>
    1924:	4b08      	ldr	r3, [pc, #32]	; (1948 <__libc_init_array+0x44>)
    1926:	2500      	movs	r5, #0
    1928:	1c1e      	adds	r6, r3, #0
    192a:	4c08      	ldr	r4, [pc, #32]	; (194c <__libc_init_array+0x48>)
    192c:	1ae4      	subs	r4, r4, r3
    192e:	10a4      	asrs	r4, r4, #2
    1930:	42a5      	cmp	r5, r4
    1932:	d004      	beq.n	193e <__libc_init_array+0x3a>
    1934:	00ab      	lsls	r3, r5, #2
    1936:	58f3      	ldr	r3, [r6, r3]
    1938:	4798      	blx	r3
    193a:	3501      	adds	r5, #1
    193c:	e7f8      	b.n	1930 <__libc_init_array+0x2c>
    193e:	bd70      	pop	{r4, r5, r6, pc}
    1940:	00002100 	.word	0x00002100
    1944:	00002100 	.word	0x00002100
    1948:	00002100 	.word	0x00002100
    194c:	00002104 	.word	0x00002104

00001950 <memcpy>:
    1950:	2300      	movs	r3, #0
    1952:	b510      	push	{r4, lr}
    1954:	4293      	cmp	r3, r2
    1956:	d003      	beq.n	1960 <memcpy+0x10>
    1958:	5ccc      	ldrb	r4, [r1, r3]
    195a:	54c4      	strb	r4, [r0, r3]
    195c:	3301      	adds	r3, #1
    195e:	e7f9      	b.n	1954 <memcpy+0x4>
    1960:	bd10      	pop	{r4, pc}

00001962 <memset>:
    1962:	1c03      	adds	r3, r0, #0
    1964:	1882      	adds	r2, r0, r2
    1966:	4293      	cmp	r3, r2
    1968:	d002      	beq.n	1970 <memset+0xe>
    196a:	7019      	strb	r1, [r3, #0]
    196c:	3301      	adds	r3, #1
    196e:	e7fa      	b.n	1966 <memset+0x4>
    1970:	4770      	bx	lr

00001972 <setbuf>:
    1972:	b508      	push	{r3, lr}
    1974:	424a      	negs	r2, r1
    1976:	414a      	adcs	r2, r1
    1978:	2380      	movs	r3, #128	; 0x80
    197a:	0052      	lsls	r2, r2, #1
    197c:	00db      	lsls	r3, r3, #3
    197e:	f000 f801 	bl	1984 <setvbuf>
    1982:	bd08      	pop	{r3, pc}

00001984 <setvbuf>:
    1984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1986:	1c1e      	adds	r6, r3, #0
    1988:	4b3c      	ldr	r3, [pc, #240]	; (1a7c <setvbuf+0xf8>)
    198a:	1c04      	adds	r4, r0, #0
    198c:	681d      	ldr	r5, [r3, #0]
    198e:	1c0f      	adds	r7, r1, #0
    1990:	9201      	str	r2, [sp, #4]
    1992:	2d00      	cmp	r5, #0
    1994:	d005      	beq.n	19a2 <setvbuf+0x1e>
    1996:	69ab      	ldr	r3, [r5, #24]
    1998:	2b00      	cmp	r3, #0
    199a:	d102      	bne.n	19a2 <setvbuf+0x1e>
    199c:	1c28      	adds	r0, r5, #0
    199e:	f000 f96f 	bl	1c80 <__sinit>
    19a2:	4b37      	ldr	r3, [pc, #220]	; (1a80 <setvbuf+0xfc>)
    19a4:	429c      	cmp	r4, r3
    19a6:	d101      	bne.n	19ac <setvbuf+0x28>
    19a8:	686c      	ldr	r4, [r5, #4]
    19aa:	e008      	b.n	19be <setvbuf+0x3a>
    19ac:	4b35      	ldr	r3, [pc, #212]	; (1a84 <setvbuf+0x100>)
    19ae:	429c      	cmp	r4, r3
    19b0:	d101      	bne.n	19b6 <setvbuf+0x32>
    19b2:	68ac      	ldr	r4, [r5, #8]
    19b4:	e003      	b.n	19be <setvbuf+0x3a>
    19b6:	4b34      	ldr	r3, [pc, #208]	; (1a88 <setvbuf+0x104>)
    19b8:	429c      	cmp	r4, r3
    19ba:	d100      	bne.n	19be <setvbuf+0x3a>
    19bc:	68ec      	ldr	r4, [r5, #12]
    19be:	9b01      	ldr	r3, [sp, #4]
    19c0:	2b02      	cmp	r3, #2
    19c2:	d858      	bhi.n	1a76 <setvbuf+0xf2>
    19c4:	2e00      	cmp	r6, #0
    19c6:	db56      	blt.n	1a76 <setvbuf+0xf2>
    19c8:	1c28      	adds	r0, r5, #0
    19ca:	1c21      	adds	r1, r4, #0
    19cc:	f000 f8ea 	bl	1ba4 <_fflush_r>
    19d0:	2300      	movs	r3, #0
    19d2:	6063      	str	r3, [r4, #4]
    19d4:	61a3      	str	r3, [r4, #24]
    19d6:	89a3      	ldrh	r3, [r4, #12]
    19d8:	061b      	lsls	r3, r3, #24
    19da:	d503      	bpl.n	19e4 <setvbuf+0x60>
    19dc:	1c28      	adds	r0, r5, #0
    19de:	6921      	ldr	r1, [r4, #16]
    19e0:	f000 f9ea 	bl	1db8 <_free_r>
    19e4:	2283      	movs	r2, #131	; 0x83
    19e6:	89a3      	ldrh	r3, [r4, #12]
    19e8:	4393      	bics	r3, r2
    19ea:	81a3      	strh	r3, [r4, #12]
    19ec:	9b01      	ldr	r3, [sp, #4]
    19ee:	2b02      	cmp	r3, #2
    19f0:	d013      	beq.n	1a1a <setvbuf+0x96>
    19f2:	2f00      	cmp	r7, #0
    19f4:	d125      	bne.n	1a42 <setvbuf+0xbe>
    19f6:	2e00      	cmp	r6, #0
    19f8:	d101      	bne.n	19fe <setvbuf+0x7a>
    19fa:	2680      	movs	r6, #128	; 0x80
    19fc:	00f6      	lsls	r6, r6, #3
    19fe:	1c30      	adds	r0, r6, #0
    1a00:	f000 f9d0 	bl	1da4 <malloc>
    1a04:	1e07      	subs	r7, r0, #0
    1a06:	d118      	bne.n	1a3a <setvbuf+0xb6>
    1a08:	2080      	movs	r0, #128	; 0x80
    1a0a:	00c0      	lsls	r0, r0, #3
    1a0c:	f000 f9ca 	bl	1da4 <malloc>
    1a10:	1e07      	subs	r7, r0, #0
    1a12:	d110      	bne.n	1a36 <setvbuf+0xb2>
    1a14:	2001      	movs	r0, #1
    1a16:	4240      	negs	r0, r0
    1a18:	e000      	b.n	1a1c <setvbuf+0x98>
    1a1a:	2000      	movs	r0, #0
    1a1c:	2202      	movs	r2, #2
    1a1e:	89a3      	ldrh	r3, [r4, #12]
    1a20:	4313      	orrs	r3, r2
    1a22:	81a3      	strh	r3, [r4, #12]
    1a24:	2300      	movs	r3, #0
    1a26:	60a3      	str	r3, [r4, #8]
    1a28:	1c23      	adds	r3, r4, #0
    1a2a:	3347      	adds	r3, #71	; 0x47
    1a2c:	6023      	str	r3, [r4, #0]
    1a2e:	6123      	str	r3, [r4, #16]
    1a30:	2301      	movs	r3, #1
    1a32:	6163      	str	r3, [r4, #20]
    1a34:	e021      	b.n	1a7a <setvbuf+0xf6>
    1a36:	2680      	movs	r6, #128	; 0x80
    1a38:	00f6      	lsls	r6, r6, #3
    1a3a:	2280      	movs	r2, #128	; 0x80
    1a3c:	89a3      	ldrh	r3, [r4, #12]
    1a3e:	4313      	orrs	r3, r2
    1a40:	81a3      	strh	r3, [r4, #12]
    1a42:	9b01      	ldr	r3, [sp, #4]
    1a44:	2b01      	cmp	r3, #1
    1a46:	d105      	bne.n	1a54 <setvbuf+0xd0>
    1a48:	89a3      	ldrh	r3, [r4, #12]
    1a4a:	9a01      	ldr	r2, [sp, #4]
    1a4c:	431a      	orrs	r2, r3
    1a4e:	4273      	negs	r3, r6
    1a50:	81a2      	strh	r2, [r4, #12]
    1a52:	61a3      	str	r3, [r4, #24]
    1a54:	4b0d      	ldr	r3, [pc, #52]	; (1a8c <setvbuf+0x108>)
    1a56:	2000      	movs	r0, #0
    1a58:	62ab      	str	r3, [r5, #40]	; 0x28
    1a5a:	89a2      	ldrh	r2, [r4, #12]
    1a5c:	6027      	str	r7, [r4, #0]
    1a5e:	6127      	str	r7, [r4, #16]
    1a60:	6166      	str	r6, [r4, #20]
    1a62:	0713      	lsls	r3, r2, #28
    1a64:	d509      	bpl.n	1a7a <setvbuf+0xf6>
    1a66:	2303      	movs	r3, #3
    1a68:	401a      	ands	r2, r3
    1a6a:	4253      	negs	r3, r2
    1a6c:	4153      	adcs	r3, r2
    1a6e:	425b      	negs	r3, r3
    1a70:	401e      	ands	r6, r3
    1a72:	60a6      	str	r6, [r4, #8]
    1a74:	e001      	b.n	1a7a <setvbuf+0xf6>
    1a76:	2001      	movs	r0, #1
    1a78:	4240      	negs	r0, r0
    1a7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1a7c:	20000064 	.word	0x20000064
    1a80:	00002094 	.word	0x00002094
    1a84:	000020b4 	.word	0x000020b4
    1a88:	000020d4 	.word	0x000020d4
    1a8c:	00001bfd 	.word	0x00001bfd

00001a90 <__sflush_r>:
    1a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1a92:	898a      	ldrh	r2, [r1, #12]
    1a94:	1c05      	adds	r5, r0, #0
    1a96:	1c0c      	adds	r4, r1, #0
    1a98:	0713      	lsls	r3, r2, #28
    1a9a:	d45e      	bmi.n	1b5a <__sflush_r+0xca>
    1a9c:	684b      	ldr	r3, [r1, #4]
    1a9e:	2b00      	cmp	r3, #0
    1aa0:	dc02      	bgt.n	1aa8 <__sflush_r+0x18>
    1aa2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    1aa4:	2b00      	cmp	r3, #0
    1aa6:	dd1a      	ble.n	1ade <__sflush_r+0x4e>
    1aa8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1aaa:	2f00      	cmp	r7, #0
    1aac:	d017      	beq.n	1ade <__sflush_r+0x4e>
    1aae:	2300      	movs	r3, #0
    1ab0:	682e      	ldr	r6, [r5, #0]
    1ab2:	602b      	str	r3, [r5, #0]
    1ab4:	2380      	movs	r3, #128	; 0x80
    1ab6:	015b      	lsls	r3, r3, #5
    1ab8:	401a      	ands	r2, r3
    1aba:	d001      	beq.n	1ac0 <__sflush_r+0x30>
    1abc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    1abe:	e015      	b.n	1aec <__sflush_r+0x5c>
    1ac0:	1c28      	adds	r0, r5, #0
    1ac2:	6a21      	ldr	r1, [r4, #32]
    1ac4:	2301      	movs	r3, #1
    1ac6:	47b8      	blx	r7
    1ac8:	1c02      	adds	r2, r0, #0
    1aca:	1c43      	adds	r3, r0, #1
    1acc:	d10e      	bne.n	1aec <__sflush_r+0x5c>
    1ace:	682b      	ldr	r3, [r5, #0]
    1ad0:	2b00      	cmp	r3, #0
    1ad2:	d00b      	beq.n	1aec <__sflush_r+0x5c>
    1ad4:	2b1d      	cmp	r3, #29
    1ad6:	d001      	beq.n	1adc <__sflush_r+0x4c>
    1ad8:	2b16      	cmp	r3, #22
    1ada:	d102      	bne.n	1ae2 <__sflush_r+0x52>
    1adc:	602e      	str	r6, [r5, #0]
    1ade:	2000      	movs	r0, #0
    1ae0:	e05e      	b.n	1ba0 <__sflush_r+0x110>
    1ae2:	2140      	movs	r1, #64	; 0x40
    1ae4:	89a3      	ldrh	r3, [r4, #12]
    1ae6:	430b      	orrs	r3, r1
    1ae8:	81a3      	strh	r3, [r4, #12]
    1aea:	e059      	b.n	1ba0 <__sflush_r+0x110>
    1aec:	89a3      	ldrh	r3, [r4, #12]
    1aee:	075b      	lsls	r3, r3, #29
    1af0:	d506      	bpl.n	1b00 <__sflush_r+0x70>
    1af2:	6863      	ldr	r3, [r4, #4]
    1af4:	1ad2      	subs	r2, r2, r3
    1af6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1af8:	2b00      	cmp	r3, #0
    1afa:	d001      	beq.n	1b00 <__sflush_r+0x70>
    1afc:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1afe:	1ad2      	subs	r2, r2, r3
    1b00:	2300      	movs	r3, #0
    1b02:	1c28      	adds	r0, r5, #0
    1b04:	6a21      	ldr	r1, [r4, #32]
    1b06:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1b08:	47b8      	blx	r7
    1b0a:	89a3      	ldrh	r3, [r4, #12]
    1b0c:	1c42      	adds	r2, r0, #1
    1b0e:	d106      	bne.n	1b1e <__sflush_r+0x8e>
    1b10:	682a      	ldr	r2, [r5, #0]
    1b12:	2a00      	cmp	r2, #0
    1b14:	d003      	beq.n	1b1e <__sflush_r+0x8e>
    1b16:	2a1d      	cmp	r2, #29
    1b18:	d001      	beq.n	1b1e <__sflush_r+0x8e>
    1b1a:	2a16      	cmp	r2, #22
    1b1c:	d119      	bne.n	1b52 <__sflush_r+0xc2>
    1b1e:	2200      	movs	r2, #0
    1b20:	6062      	str	r2, [r4, #4]
    1b22:	6922      	ldr	r2, [r4, #16]
    1b24:	6022      	str	r2, [r4, #0]
    1b26:	04db      	lsls	r3, r3, #19
    1b28:	d505      	bpl.n	1b36 <__sflush_r+0xa6>
    1b2a:	1c43      	adds	r3, r0, #1
    1b2c:	d102      	bne.n	1b34 <__sflush_r+0xa4>
    1b2e:	682b      	ldr	r3, [r5, #0]
    1b30:	2b00      	cmp	r3, #0
    1b32:	d100      	bne.n	1b36 <__sflush_r+0xa6>
    1b34:	6560      	str	r0, [r4, #84]	; 0x54
    1b36:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1b38:	602e      	str	r6, [r5, #0]
    1b3a:	2900      	cmp	r1, #0
    1b3c:	d0cf      	beq.n	1ade <__sflush_r+0x4e>
    1b3e:	1c23      	adds	r3, r4, #0
    1b40:	3344      	adds	r3, #68	; 0x44
    1b42:	4299      	cmp	r1, r3
    1b44:	d002      	beq.n	1b4c <__sflush_r+0xbc>
    1b46:	1c28      	adds	r0, r5, #0
    1b48:	f000 f936 	bl	1db8 <_free_r>
    1b4c:	2000      	movs	r0, #0
    1b4e:	6360      	str	r0, [r4, #52]	; 0x34
    1b50:	e026      	b.n	1ba0 <__sflush_r+0x110>
    1b52:	2240      	movs	r2, #64	; 0x40
    1b54:	4313      	orrs	r3, r2
    1b56:	81a3      	strh	r3, [r4, #12]
    1b58:	e022      	b.n	1ba0 <__sflush_r+0x110>
    1b5a:	690f      	ldr	r7, [r1, #16]
    1b5c:	2f00      	cmp	r7, #0
    1b5e:	d0be      	beq.n	1ade <__sflush_r+0x4e>
    1b60:	680b      	ldr	r3, [r1, #0]
    1b62:	600f      	str	r7, [r1, #0]
    1b64:	1bdb      	subs	r3, r3, r7
    1b66:	9301      	str	r3, [sp, #4]
    1b68:	2300      	movs	r3, #0
    1b6a:	0792      	lsls	r2, r2, #30
    1b6c:	d100      	bne.n	1b70 <__sflush_r+0xe0>
    1b6e:	694b      	ldr	r3, [r1, #20]
    1b70:	60a3      	str	r3, [r4, #8]
    1b72:	9b01      	ldr	r3, [sp, #4]
    1b74:	2b00      	cmp	r3, #0
    1b76:	ddb2      	ble.n	1ade <__sflush_r+0x4e>
    1b78:	1c28      	adds	r0, r5, #0
    1b7a:	6a21      	ldr	r1, [r4, #32]
    1b7c:	1c3a      	adds	r2, r7, #0
    1b7e:	9b01      	ldr	r3, [sp, #4]
    1b80:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    1b82:	47b0      	blx	r6
    1b84:	2800      	cmp	r0, #0
    1b86:	dc06      	bgt.n	1b96 <__sflush_r+0x106>
    1b88:	2240      	movs	r2, #64	; 0x40
    1b8a:	2001      	movs	r0, #1
    1b8c:	89a3      	ldrh	r3, [r4, #12]
    1b8e:	4240      	negs	r0, r0
    1b90:	4313      	orrs	r3, r2
    1b92:	81a3      	strh	r3, [r4, #12]
    1b94:	e004      	b.n	1ba0 <__sflush_r+0x110>
    1b96:	9b01      	ldr	r3, [sp, #4]
    1b98:	183f      	adds	r7, r7, r0
    1b9a:	1a1b      	subs	r3, r3, r0
    1b9c:	9301      	str	r3, [sp, #4]
    1b9e:	e7e8      	b.n	1b72 <__sflush_r+0xe2>
    1ba0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00001ba4 <_fflush_r>:
    1ba4:	b538      	push	{r3, r4, r5, lr}
    1ba6:	690b      	ldr	r3, [r1, #16]
    1ba8:	1c05      	adds	r5, r0, #0
    1baa:	1c0c      	adds	r4, r1, #0
    1bac:	2b00      	cmp	r3, #0
    1bae:	d101      	bne.n	1bb4 <_fflush_r+0x10>
    1bb0:	2000      	movs	r0, #0
    1bb2:	e01c      	b.n	1bee <_fflush_r+0x4a>
    1bb4:	2800      	cmp	r0, #0
    1bb6:	d004      	beq.n	1bc2 <_fflush_r+0x1e>
    1bb8:	6983      	ldr	r3, [r0, #24]
    1bba:	2b00      	cmp	r3, #0
    1bbc:	d101      	bne.n	1bc2 <_fflush_r+0x1e>
    1bbe:	f000 f85f 	bl	1c80 <__sinit>
    1bc2:	4b0b      	ldr	r3, [pc, #44]	; (1bf0 <_fflush_r+0x4c>)
    1bc4:	429c      	cmp	r4, r3
    1bc6:	d101      	bne.n	1bcc <_fflush_r+0x28>
    1bc8:	686c      	ldr	r4, [r5, #4]
    1bca:	e008      	b.n	1bde <_fflush_r+0x3a>
    1bcc:	4b09      	ldr	r3, [pc, #36]	; (1bf4 <_fflush_r+0x50>)
    1bce:	429c      	cmp	r4, r3
    1bd0:	d101      	bne.n	1bd6 <_fflush_r+0x32>
    1bd2:	68ac      	ldr	r4, [r5, #8]
    1bd4:	e003      	b.n	1bde <_fflush_r+0x3a>
    1bd6:	4b08      	ldr	r3, [pc, #32]	; (1bf8 <_fflush_r+0x54>)
    1bd8:	429c      	cmp	r4, r3
    1bda:	d100      	bne.n	1bde <_fflush_r+0x3a>
    1bdc:	68ec      	ldr	r4, [r5, #12]
    1bde:	220c      	movs	r2, #12
    1be0:	5ea3      	ldrsh	r3, [r4, r2]
    1be2:	2b00      	cmp	r3, #0
    1be4:	d0e4      	beq.n	1bb0 <_fflush_r+0xc>
    1be6:	1c28      	adds	r0, r5, #0
    1be8:	1c21      	adds	r1, r4, #0
    1bea:	f7ff ff51 	bl	1a90 <__sflush_r>
    1bee:	bd38      	pop	{r3, r4, r5, pc}
    1bf0:	00002094 	.word	0x00002094
    1bf4:	000020b4 	.word	0x000020b4
    1bf8:	000020d4 	.word	0x000020d4

00001bfc <_cleanup_r>:
    1bfc:	b508      	push	{r3, lr}
    1bfe:	4902      	ldr	r1, [pc, #8]	; (1c08 <_cleanup_r+0xc>)
    1c00:	f000 f8ae 	bl	1d60 <_fwalk_reent>
    1c04:	bd08      	pop	{r3, pc}
    1c06:	46c0      	nop			; (mov r8, r8)
    1c08:	00001ba5 	.word	0x00001ba5

00001c0c <std.isra.0>:
    1c0c:	2300      	movs	r3, #0
    1c0e:	b510      	push	{r4, lr}
    1c10:	1c04      	adds	r4, r0, #0
    1c12:	6003      	str	r3, [r0, #0]
    1c14:	6043      	str	r3, [r0, #4]
    1c16:	6083      	str	r3, [r0, #8]
    1c18:	8181      	strh	r1, [r0, #12]
    1c1a:	6643      	str	r3, [r0, #100]	; 0x64
    1c1c:	81c2      	strh	r2, [r0, #14]
    1c1e:	6103      	str	r3, [r0, #16]
    1c20:	6143      	str	r3, [r0, #20]
    1c22:	6183      	str	r3, [r0, #24]
    1c24:	1c19      	adds	r1, r3, #0
    1c26:	2208      	movs	r2, #8
    1c28:	305c      	adds	r0, #92	; 0x5c
    1c2a:	f7ff fe9a 	bl	1962 <memset>
    1c2e:	4b05      	ldr	r3, [pc, #20]	; (1c44 <std.isra.0+0x38>)
    1c30:	6224      	str	r4, [r4, #32]
    1c32:	6263      	str	r3, [r4, #36]	; 0x24
    1c34:	4b04      	ldr	r3, [pc, #16]	; (1c48 <std.isra.0+0x3c>)
    1c36:	62a3      	str	r3, [r4, #40]	; 0x28
    1c38:	4b04      	ldr	r3, [pc, #16]	; (1c4c <std.isra.0+0x40>)
    1c3a:	62e3      	str	r3, [r4, #44]	; 0x2c
    1c3c:	4b04      	ldr	r3, [pc, #16]	; (1c50 <std.isra.0+0x44>)
    1c3e:	6323      	str	r3, [r4, #48]	; 0x30
    1c40:	bd10      	pop	{r4, pc}
    1c42:	46c0      	nop			; (mov r8, r8)
    1c44:	00001f19 	.word	0x00001f19
    1c48:	00001f41 	.word	0x00001f41
    1c4c:	00001f79 	.word	0x00001f79
    1c50:	00001fa5 	.word	0x00001fa5

00001c54 <__sfmoreglue>:
    1c54:	b570      	push	{r4, r5, r6, lr}
    1c56:	2568      	movs	r5, #104	; 0x68
    1c58:	1e4b      	subs	r3, r1, #1
    1c5a:	435d      	muls	r5, r3
    1c5c:	1c0e      	adds	r6, r1, #0
    1c5e:	1c29      	adds	r1, r5, #0
    1c60:	3174      	adds	r1, #116	; 0x74
    1c62:	f000 f8ef 	bl	1e44 <_malloc_r>
    1c66:	1e04      	subs	r4, r0, #0
    1c68:	d008      	beq.n	1c7c <__sfmoreglue+0x28>
    1c6a:	2100      	movs	r1, #0
    1c6c:	1c2a      	adds	r2, r5, #0
    1c6e:	6001      	str	r1, [r0, #0]
    1c70:	6046      	str	r6, [r0, #4]
    1c72:	300c      	adds	r0, #12
    1c74:	60a0      	str	r0, [r4, #8]
    1c76:	3268      	adds	r2, #104	; 0x68
    1c78:	f7ff fe73 	bl	1962 <memset>
    1c7c:	1c20      	adds	r0, r4, #0
    1c7e:	bd70      	pop	{r4, r5, r6, pc}

00001c80 <__sinit>:
    1c80:	6983      	ldr	r3, [r0, #24]
    1c82:	b513      	push	{r0, r1, r4, lr}
    1c84:	2b00      	cmp	r3, #0
    1c86:	d128      	bne.n	1cda <__sinit+0x5a>
    1c88:	6483      	str	r3, [r0, #72]	; 0x48
    1c8a:	64c3      	str	r3, [r0, #76]	; 0x4c
    1c8c:	6503      	str	r3, [r0, #80]	; 0x50
    1c8e:	4b13      	ldr	r3, [pc, #76]	; (1cdc <__sinit+0x5c>)
    1c90:	4a13      	ldr	r2, [pc, #76]	; (1ce0 <__sinit+0x60>)
    1c92:	681b      	ldr	r3, [r3, #0]
    1c94:	6282      	str	r2, [r0, #40]	; 0x28
    1c96:	9301      	str	r3, [sp, #4]
    1c98:	4298      	cmp	r0, r3
    1c9a:	d101      	bne.n	1ca0 <__sinit+0x20>
    1c9c:	2301      	movs	r3, #1
    1c9e:	6183      	str	r3, [r0, #24]
    1ca0:	1c04      	adds	r4, r0, #0
    1ca2:	f000 f81f 	bl	1ce4 <__sfp>
    1ca6:	6060      	str	r0, [r4, #4]
    1ca8:	1c20      	adds	r0, r4, #0
    1caa:	f000 f81b 	bl	1ce4 <__sfp>
    1cae:	60a0      	str	r0, [r4, #8]
    1cb0:	1c20      	adds	r0, r4, #0
    1cb2:	f000 f817 	bl	1ce4 <__sfp>
    1cb6:	2104      	movs	r1, #4
    1cb8:	60e0      	str	r0, [r4, #12]
    1cba:	2200      	movs	r2, #0
    1cbc:	6860      	ldr	r0, [r4, #4]
    1cbe:	f7ff ffa5 	bl	1c0c <std.isra.0>
    1cc2:	68a0      	ldr	r0, [r4, #8]
    1cc4:	2109      	movs	r1, #9
    1cc6:	2201      	movs	r2, #1
    1cc8:	f7ff ffa0 	bl	1c0c <std.isra.0>
    1ccc:	68e0      	ldr	r0, [r4, #12]
    1cce:	2112      	movs	r1, #18
    1cd0:	2202      	movs	r2, #2
    1cd2:	f7ff ff9b 	bl	1c0c <std.isra.0>
    1cd6:	2301      	movs	r3, #1
    1cd8:	61a3      	str	r3, [r4, #24]
    1cda:	bd13      	pop	{r0, r1, r4, pc}
    1cdc:	00002090 	.word	0x00002090
    1ce0:	00001bfd 	.word	0x00001bfd

00001ce4 <__sfp>:
    1ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ce6:	4b1d      	ldr	r3, [pc, #116]	; (1d5c <__sfp+0x78>)
    1ce8:	1c06      	adds	r6, r0, #0
    1cea:	681d      	ldr	r5, [r3, #0]
    1cec:	69ab      	ldr	r3, [r5, #24]
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d102      	bne.n	1cf8 <__sfp+0x14>
    1cf2:	1c28      	adds	r0, r5, #0
    1cf4:	f7ff ffc4 	bl	1c80 <__sinit>
    1cf8:	3548      	adds	r5, #72	; 0x48
    1cfa:	68ac      	ldr	r4, [r5, #8]
    1cfc:	686b      	ldr	r3, [r5, #4]
    1cfe:	3b01      	subs	r3, #1
    1d00:	d405      	bmi.n	1d0e <__sfp+0x2a>
    1d02:	220c      	movs	r2, #12
    1d04:	5ea7      	ldrsh	r7, [r4, r2]
    1d06:	2f00      	cmp	r7, #0
    1d08:	d010      	beq.n	1d2c <__sfp+0x48>
    1d0a:	3468      	adds	r4, #104	; 0x68
    1d0c:	e7f7      	b.n	1cfe <__sfp+0x1a>
    1d0e:	682b      	ldr	r3, [r5, #0]
    1d10:	2b00      	cmp	r3, #0
    1d12:	d106      	bne.n	1d22 <__sfp+0x3e>
    1d14:	1c30      	adds	r0, r6, #0
    1d16:	2104      	movs	r1, #4
    1d18:	f7ff ff9c 	bl	1c54 <__sfmoreglue>
    1d1c:	6028      	str	r0, [r5, #0]
    1d1e:	2800      	cmp	r0, #0
    1d20:	d001      	beq.n	1d26 <__sfp+0x42>
    1d22:	682d      	ldr	r5, [r5, #0]
    1d24:	e7e9      	b.n	1cfa <__sfp+0x16>
    1d26:	230c      	movs	r3, #12
    1d28:	6033      	str	r3, [r6, #0]
    1d2a:	e016      	b.n	1d5a <__sfp+0x76>
    1d2c:	2301      	movs	r3, #1
    1d2e:	1c20      	adds	r0, r4, #0
    1d30:	425b      	negs	r3, r3
    1d32:	81e3      	strh	r3, [r4, #14]
    1d34:	3302      	adds	r3, #2
    1d36:	81a3      	strh	r3, [r4, #12]
    1d38:	6667      	str	r7, [r4, #100]	; 0x64
    1d3a:	6027      	str	r7, [r4, #0]
    1d3c:	60a7      	str	r7, [r4, #8]
    1d3e:	6067      	str	r7, [r4, #4]
    1d40:	6127      	str	r7, [r4, #16]
    1d42:	6167      	str	r7, [r4, #20]
    1d44:	61a7      	str	r7, [r4, #24]
    1d46:	305c      	adds	r0, #92	; 0x5c
    1d48:	1c39      	adds	r1, r7, #0
    1d4a:	2208      	movs	r2, #8
    1d4c:	f7ff fe09 	bl	1962 <memset>
    1d50:	1c20      	adds	r0, r4, #0
    1d52:	6367      	str	r7, [r4, #52]	; 0x34
    1d54:	63a7      	str	r7, [r4, #56]	; 0x38
    1d56:	64a7      	str	r7, [r4, #72]	; 0x48
    1d58:	64e7      	str	r7, [r4, #76]	; 0x4c
    1d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d5c:	00002090 	.word	0x00002090

00001d60 <_fwalk_reent>:
    1d60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1d62:	1c04      	adds	r4, r0, #0
    1d64:	1c07      	adds	r7, r0, #0
    1d66:	2600      	movs	r6, #0
    1d68:	9101      	str	r1, [sp, #4]
    1d6a:	3448      	adds	r4, #72	; 0x48
    1d6c:	2c00      	cmp	r4, #0
    1d6e:	d016      	beq.n	1d9e <_fwalk_reent+0x3e>
    1d70:	6863      	ldr	r3, [r4, #4]
    1d72:	68a5      	ldr	r5, [r4, #8]
    1d74:	9300      	str	r3, [sp, #0]
    1d76:	9b00      	ldr	r3, [sp, #0]
    1d78:	3b01      	subs	r3, #1
    1d7a:	9300      	str	r3, [sp, #0]
    1d7c:	d40d      	bmi.n	1d9a <_fwalk_reent+0x3a>
    1d7e:	89ab      	ldrh	r3, [r5, #12]
    1d80:	2b01      	cmp	r3, #1
    1d82:	d908      	bls.n	1d96 <_fwalk_reent+0x36>
    1d84:	220e      	movs	r2, #14
    1d86:	5eab      	ldrsh	r3, [r5, r2]
    1d88:	3301      	adds	r3, #1
    1d8a:	d004      	beq.n	1d96 <_fwalk_reent+0x36>
    1d8c:	1c38      	adds	r0, r7, #0
    1d8e:	1c29      	adds	r1, r5, #0
    1d90:	9b01      	ldr	r3, [sp, #4]
    1d92:	4798      	blx	r3
    1d94:	4306      	orrs	r6, r0
    1d96:	3568      	adds	r5, #104	; 0x68
    1d98:	e7ed      	b.n	1d76 <_fwalk_reent+0x16>
    1d9a:	6824      	ldr	r4, [r4, #0]
    1d9c:	e7e6      	b.n	1d6c <_fwalk_reent+0xc>
    1d9e:	1c30      	adds	r0, r6, #0
    1da0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00001da4 <malloc>:
    1da4:	b508      	push	{r3, lr}
    1da6:	4b03      	ldr	r3, [pc, #12]	; (1db4 <malloc+0x10>)
    1da8:	1c01      	adds	r1, r0, #0
    1daa:	6818      	ldr	r0, [r3, #0]
    1dac:	f000 f84a 	bl	1e44 <_malloc_r>
    1db0:	bd08      	pop	{r3, pc}
    1db2:	46c0      	nop			; (mov r8, r8)
    1db4:	20000064 	.word	0x20000064

00001db8 <_free_r>:
    1db8:	b530      	push	{r4, r5, lr}
    1dba:	2900      	cmp	r1, #0
    1dbc:	d03e      	beq.n	1e3c <_free_r+0x84>
    1dbe:	3904      	subs	r1, #4
    1dc0:	680b      	ldr	r3, [r1, #0]
    1dc2:	2b00      	cmp	r3, #0
    1dc4:	da00      	bge.n	1dc8 <_free_r+0x10>
    1dc6:	18c9      	adds	r1, r1, r3
    1dc8:	4a1d      	ldr	r2, [pc, #116]	; (1e40 <_free_r+0x88>)
    1dca:	6813      	ldr	r3, [r2, #0]
    1dcc:	1c14      	adds	r4, r2, #0
    1dce:	2b00      	cmp	r3, #0
    1dd0:	d102      	bne.n	1dd8 <_free_r+0x20>
    1dd2:	604b      	str	r3, [r1, #4]
    1dd4:	6011      	str	r1, [r2, #0]
    1dd6:	e031      	b.n	1e3c <_free_r+0x84>
    1dd8:	4299      	cmp	r1, r3
    1dda:	d20d      	bcs.n	1df8 <_free_r+0x40>
    1ddc:	6808      	ldr	r0, [r1, #0]
    1dde:	180a      	adds	r2, r1, r0
    1de0:	429a      	cmp	r2, r3
    1de2:	d103      	bne.n	1dec <_free_r+0x34>
    1de4:	6813      	ldr	r3, [r2, #0]
    1de6:	18c3      	adds	r3, r0, r3
    1de8:	600b      	str	r3, [r1, #0]
    1dea:	6853      	ldr	r3, [r2, #4]
    1dec:	604b      	str	r3, [r1, #4]
    1dee:	6021      	str	r1, [r4, #0]
    1df0:	e024      	b.n	1e3c <_free_r+0x84>
    1df2:	428a      	cmp	r2, r1
    1df4:	d803      	bhi.n	1dfe <_free_r+0x46>
    1df6:	1c13      	adds	r3, r2, #0
    1df8:	685a      	ldr	r2, [r3, #4]
    1dfa:	2a00      	cmp	r2, #0
    1dfc:	d1f9      	bne.n	1df2 <_free_r+0x3a>
    1dfe:	681d      	ldr	r5, [r3, #0]
    1e00:	195c      	adds	r4, r3, r5
    1e02:	428c      	cmp	r4, r1
    1e04:	d10b      	bne.n	1e1e <_free_r+0x66>
    1e06:	6809      	ldr	r1, [r1, #0]
    1e08:	1869      	adds	r1, r5, r1
    1e0a:	1858      	adds	r0, r3, r1
    1e0c:	6019      	str	r1, [r3, #0]
    1e0e:	4290      	cmp	r0, r2
    1e10:	d114      	bne.n	1e3c <_free_r+0x84>
    1e12:	6810      	ldr	r0, [r2, #0]
    1e14:	6852      	ldr	r2, [r2, #4]
    1e16:	1809      	adds	r1, r1, r0
    1e18:	6019      	str	r1, [r3, #0]
    1e1a:	605a      	str	r2, [r3, #4]
    1e1c:	e00e      	b.n	1e3c <_free_r+0x84>
    1e1e:	428c      	cmp	r4, r1
    1e20:	d902      	bls.n	1e28 <_free_r+0x70>
    1e22:	230c      	movs	r3, #12
    1e24:	6003      	str	r3, [r0, #0]
    1e26:	e009      	b.n	1e3c <_free_r+0x84>
    1e28:	6808      	ldr	r0, [r1, #0]
    1e2a:	180c      	adds	r4, r1, r0
    1e2c:	4294      	cmp	r4, r2
    1e2e:	d103      	bne.n	1e38 <_free_r+0x80>
    1e30:	6814      	ldr	r4, [r2, #0]
    1e32:	6852      	ldr	r2, [r2, #4]
    1e34:	1900      	adds	r0, r0, r4
    1e36:	6008      	str	r0, [r1, #0]
    1e38:	604a      	str	r2, [r1, #4]
    1e3a:	6059      	str	r1, [r3, #4]
    1e3c:	bd30      	pop	{r4, r5, pc}
    1e3e:	46c0      	nop			; (mov r8, r8)
    1e40:	200000cc 	.word	0x200000cc

00001e44 <_malloc_r>:
    1e44:	2303      	movs	r3, #3
    1e46:	b570      	push	{r4, r5, r6, lr}
    1e48:	1ccc      	adds	r4, r1, #3
    1e4a:	439c      	bics	r4, r3
    1e4c:	3408      	adds	r4, #8
    1e4e:	1c05      	adds	r5, r0, #0
    1e50:	2c0c      	cmp	r4, #12
    1e52:	d201      	bcs.n	1e58 <_malloc_r+0x14>
    1e54:	240c      	movs	r4, #12
    1e56:	e005      	b.n	1e64 <_malloc_r+0x20>
    1e58:	2c00      	cmp	r4, #0
    1e5a:	da03      	bge.n	1e64 <_malloc_r+0x20>
    1e5c:	230c      	movs	r3, #12
    1e5e:	2000      	movs	r0, #0
    1e60:	602b      	str	r3, [r5, #0]
    1e62:	e042      	b.n	1eea <_malloc_r+0xa6>
    1e64:	428c      	cmp	r4, r1
    1e66:	d3f9      	bcc.n	1e5c <_malloc_r+0x18>
    1e68:	4a20      	ldr	r2, [pc, #128]	; (1eec <_malloc_r+0xa8>)
    1e6a:	6813      	ldr	r3, [r2, #0]
    1e6c:	1c10      	adds	r0, r2, #0
    1e6e:	1c19      	adds	r1, r3, #0
    1e70:	2900      	cmp	r1, #0
    1e72:	d013      	beq.n	1e9c <_malloc_r+0x58>
    1e74:	680a      	ldr	r2, [r1, #0]
    1e76:	1b12      	subs	r2, r2, r4
    1e78:	d40d      	bmi.n	1e96 <_malloc_r+0x52>
    1e7a:	2a0b      	cmp	r2, #11
    1e7c:	d902      	bls.n	1e84 <_malloc_r+0x40>
    1e7e:	600a      	str	r2, [r1, #0]
    1e80:	188b      	adds	r3, r1, r2
    1e82:	e01f      	b.n	1ec4 <_malloc_r+0x80>
    1e84:	428b      	cmp	r3, r1
    1e86:	d102      	bne.n	1e8e <_malloc_r+0x4a>
    1e88:	685a      	ldr	r2, [r3, #4]
    1e8a:	6002      	str	r2, [r0, #0]
    1e8c:	e01b      	b.n	1ec6 <_malloc_r+0x82>
    1e8e:	684a      	ldr	r2, [r1, #4]
    1e90:	605a      	str	r2, [r3, #4]
    1e92:	1c0b      	adds	r3, r1, #0
    1e94:	e017      	b.n	1ec6 <_malloc_r+0x82>
    1e96:	1c0b      	adds	r3, r1, #0
    1e98:	6849      	ldr	r1, [r1, #4]
    1e9a:	e7e9      	b.n	1e70 <_malloc_r+0x2c>
    1e9c:	4e14      	ldr	r6, [pc, #80]	; (1ef0 <_malloc_r+0xac>)
    1e9e:	6833      	ldr	r3, [r6, #0]
    1ea0:	2b00      	cmp	r3, #0
    1ea2:	d103      	bne.n	1eac <_malloc_r+0x68>
    1ea4:	1c28      	adds	r0, r5, #0
    1ea6:	f000 f825 	bl	1ef4 <_sbrk_r>
    1eaa:	6030      	str	r0, [r6, #0]
    1eac:	1c28      	adds	r0, r5, #0
    1eae:	1c21      	adds	r1, r4, #0
    1eb0:	f000 f820 	bl	1ef4 <_sbrk_r>
    1eb4:	1c03      	adds	r3, r0, #0
    1eb6:	1c42      	adds	r2, r0, #1
    1eb8:	d0d0      	beq.n	1e5c <_malloc_r+0x18>
    1eba:	2203      	movs	r2, #3
    1ebc:	1cc6      	adds	r6, r0, #3
    1ebe:	4396      	bics	r6, r2
    1ec0:	4286      	cmp	r6, r0
    1ec2:	d10a      	bne.n	1eda <_malloc_r+0x96>
    1ec4:	601c      	str	r4, [r3, #0]
    1ec6:	1c18      	adds	r0, r3, #0
    1ec8:	2107      	movs	r1, #7
    1eca:	300b      	adds	r0, #11
    1ecc:	1d1a      	adds	r2, r3, #4
    1ece:	4388      	bics	r0, r1
    1ed0:	1a82      	subs	r2, r0, r2
    1ed2:	d00a      	beq.n	1eea <_malloc_r+0xa6>
    1ed4:	4251      	negs	r1, r2
    1ed6:	5099      	str	r1, [r3, r2]
    1ed8:	e007      	b.n	1eea <_malloc_r+0xa6>
    1eda:	1a31      	subs	r1, r6, r0
    1edc:	1c28      	adds	r0, r5, #0
    1ede:	f000 f809 	bl	1ef4 <_sbrk_r>
    1ee2:	1c43      	adds	r3, r0, #1
    1ee4:	d0ba      	beq.n	1e5c <_malloc_r+0x18>
    1ee6:	1c33      	adds	r3, r6, #0
    1ee8:	e7ec      	b.n	1ec4 <_malloc_r+0x80>
    1eea:	bd70      	pop	{r4, r5, r6, pc}
    1eec:	200000cc 	.word	0x200000cc
    1ef0:	200000c8 	.word	0x200000c8

00001ef4 <_sbrk_r>:
    1ef4:	b538      	push	{r3, r4, r5, lr}
    1ef6:	2300      	movs	r3, #0
    1ef8:	4c06      	ldr	r4, [pc, #24]	; (1f14 <_sbrk_r+0x20>)
    1efa:	1c05      	adds	r5, r0, #0
    1efc:	1c08      	adds	r0, r1, #0
    1efe:	6023      	str	r3, [r4, #0]
    1f00:	f7ff fa5a 	bl	13b8 <_sbrk>
    1f04:	1c43      	adds	r3, r0, #1
    1f06:	d103      	bne.n	1f10 <_sbrk_r+0x1c>
    1f08:	6823      	ldr	r3, [r4, #0]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d000      	beq.n	1f10 <_sbrk_r+0x1c>
    1f0e:	602b      	str	r3, [r5, #0]
    1f10:	bd38      	pop	{r3, r4, r5, pc}
    1f12:	46c0      	nop			; (mov r8, r8)
    1f14:	200001e0 	.word	0x200001e0

00001f18 <__sread>:
    1f18:	b538      	push	{r3, r4, r5, lr}
    1f1a:	1c0c      	adds	r4, r1, #0
    1f1c:	250e      	movs	r5, #14
    1f1e:	5f49      	ldrsh	r1, [r1, r5]
    1f20:	f000 f880 	bl	2024 <_read_r>
    1f24:	2800      	cmp	r0, #0
    1f26:	db03      	blt.n	1f30 <__sread+0x18>
    1f28:	6d63      	ldr	r3, [r4, #84]	; 0x54
    1f2a:	181b      	adds	r3, r3, r0
    1f2c:	6563      	str	r3, [r4, #84]	; 0x54
    1f2e:	e003      	b.n	1f38 <__sread+0x20>
    1f30:	89a2      	ldrh	r2, [r4, #12]
    1f32:	4b02      	ldr	r3, [pc, #8]	; (1f3c <__sread+0x24>)
    1f34:	4013      	ands	r3, r2
    1f36:	81a3      	strh	r3, [r4, #12]
    1f38:	bd38      	pop	{r3, r4, r5, pc}
    1f3a:	46c0      	nop			; (mov r8, r8)
    1f3c:	ffffefff 	.word	0xffffefff

00001f40 <__swrite>:
    1f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f42:	1c1e      	adds	r6, r3, #0
    1f44:	898b      	ldrh	r3, [r1, #12]
    1f46:	1c05      	adds	r5, r0, #0
    1f48:	1c0c      	adds	r4, r1, #0
    1f4a:	1c17      	adds	r7, r2, #0
    1f4c:	05db      	lsls	r3, r3, #23
    1f4e:	d505      	bpl.n	1f5c <__swrite+0x1c>
    1f50:	230e      	movs	r3, #14
    1f52:	5ec9      	ldrsh	r1, [r1, r3]
    1f54:	2200      	movs	r2, #0
    1f56:	2302      	movs	r3, #2
    1f58:	f000 f850 	bl	1ffc <_lseek_r>
    1f5c:	89a2      	ldrh	r2, [r4, #12]
    1f5e:	4b05      	ldr	r3, [pc, #20]	; (1f74 <__swrite+0x34>)
    1f60:	1c28      	adds	r0, r5, #0
    1f62:	4013      	ands	r3, r2
    1f64:	81a3      	strh	r3, [r4, #12]
    1f66:	1c3a      	adds	r2, r7, #0
    1f68:	230e      	movs	r3, #14
    1f6a:	5ee1      	ldrsh	r1, [r4, r3]
    1f6c:	1c33      	adds	r3, r6, #0
    1f6e:	f000 f81f 	bl	1fb0 <_write_r>
    1f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f74:	ffffefff 	.word	0xffffefff

00001f78 <__sseek>:
    1f78:	b538      	push	{r3, r4, r5, lr}
    1f7a:	1c0c      	adds	r4, r1, #0
    1f7c:	250e      	movs	r5, #14
    1f7e:	5f49      	ldrsh	r1, [r1, r5]
    1f80:	f000 f83c 	bl	1ffc <_lseek_r>
    1f84:	89a3      	ldrh	r3, [r4, #12]
    1f86:	1c42      	adds	r2, r0, #1
    1f88:	d103      	bne.n	1f92 <__sseek+0x1a>
    1f8a:	4a05      	ldr	r2, [pc, #20]	; (1fa0 <__sseek+0x28>)
    1f8c:	4013      	ands	r3, r2
    1f8e:	81a3      	strh	r3, [r4, #12]
    1f90:	e004      	b.n	1f9c <__sseek+0x24>
    1f92:	2280      	movs	r2, #128	; 0x80
    1f94:	0152      	lsls	r2, r2, #5
    1f96:	4313      	orrs	r3, r2
    1f98:	81a3      	strh	r3, [r4, #12]
    1f9a:	6560      	str	r0, [r4, #84]	; 0x54
    1f9c:	bd38      	pop	{r3, r4, r5, pc}
    1f9e:	46c0      	nop			; (mov r8, r8)
    1fa0:	ffffefff 	.word	0xffffefff

00001fa4 <__sclose>:
    1fa4:	b508      	push	{r3, lr}
    1fa6:	230e      	movs	r3, #14
    1fa8:	5ec9      	ldrsh	r1, [r1, r3]
    1faa:	f000 f815 	bl	1fd8 <_close_r>
    1fae:	bd08      	pop	{r3, pc}

00001fb0 <_write_r>:
    1fb0:	b538      	push	{r3, r4, r5, lr}
    1fb2:	1c05      	adds	r5, r0, #0
    1fb4:	2000      	movs	r0, #0
    1fb6:	4c07      	ldr	r4, [pc, #28]	; (1fd4 <_write_r+0x24>)
    1fb8:	6020      	str	r0, [r4, #0]
    1fba:	1c08      	adds	r0, r1, #0
    1fbc:	1c11      	adds	r1, r2, #0
    1fbe:	1c1a      	adds	r2, r3, #0
    1fc0:	f7ff f9d2 	bl	1368 <_write>
    1fc4:	1c43      	adds	r3, r0, #1
    1fc6:	d103      	bne.n	1fd0 <_write_r+0x20>
    1fc8:	6823      	ldr	r3, [r4, #0]
    1fca:	2b00      	cmp	r3, #0
    1fcc:	d000      	beq.n	1fd0 <_write_r+0x20>
    1fce:	602b      	str	r3, [r5, #0]
    1fd0:	bd38      	pop	{r3, r4, r5, pc}
    1fd2:	46c0      	nop			; (mov r8, r8)
    1fd4:	200001e0 	.word	0x200001e0

00001fd8 <_close_r>:
    1fd8:	b538      	push	{r3, r4, r5, lr}
    1fda:	2300      	movs	r3, #0
    1fdc:	4c06      	ldr	r4, [pc, #24]	; (1ff8 <_close_r+0x20>)
    1fde:	1c05      	adds	r5, r0, #0
    1fe0:	1c08      	adds	r0, r1, #0
    1fe2:	6023      	str	r3, [r4, #0]
    1fe4:	f7ff f9fa 	bl	13dc <_close>
    1fe8:	1c43      	adds	r3, r0, #1
    1fea:	d103      	bne.n	1ff4 <_close_r+0x1c>
    1fec:	6823      	ldr	r3, [r4, #0]
    1fee:	2b00      	cmp	r3, #0
    1ff0:	d000      	beq.n	1ff4 <_close_r+0x1c>
    1ff2:	602b      	str	r3, [r5, #0]
    1ff4:	bd38      	pop	{r3, r4, r5, pc}
    1ff6:	46c0      	nop			; (mov r8, r8)
    1ff8:	200001e0 	.word	0x200001e0

00001ffc <_lseek_r>:
    1ffc:	b538      	push	{r3, r4, r5, lr}
    1ffe:	1c05      	adds	r5, r0, #0
    2000:	2000      	movs	r0, #0
    2002:	4c07      	ldr	r4, [pc, #28]	; (2020 <STACK_SIZE+0x20>)
    2004:	6020      	str	r0, [r4, #0]
    2006:	1c08      	adds	r0, r1, #0
    2008:	1c11      	adds	r1, r2, #0
    200a:	1c1a      	adds	r2, r3, #0
    200c:	f7ff f9ea 	bl	13e4 <_lseek>
    2010:	1c43      	adds	r3, r0, #1
    2012:	d103      	bne.n	201c <STACK_SIZE+0x1c>
    2014:	6823      	ldr	r3, [r4, #0]
    2016:	2b00      	cmp	r3, #0
    2018:	d000      	beq.n	201c <STACK_SIZE+0x1c>
    201a:	602b      	str	r3, [r5, #0]
    201c:	bd38      	pop	{r3, r4, r5, pc}
    201e:	46c0      	nop			; (mov r8, r8)
    2020:	200001e0 	.word	0x200001e0

00002024 <_read_r>:
    2024:	b538      	push	{r3, r4, r5, lr}
    2026:	1c05      	adds	r5, r0, #0
    2028:	2000      	movs	r0, #0
    202a:	4c07      	ldr	r4, [pc, #28]	; (2048 <_read_r+0x24>)
    202c:	6020      	str	r0, [r4, #0]
    202e:	1c08      	adds	r0, r1, #0
    2030:	1c11      	adds	r1, r2, #0
    2032:	1c1a      	adds	r2, r3, #0
    2034:	f7ff f976 	bl	1324 <_read>
    2038:	1c43      	adds	r3, r0, #1
    203a:	d103      	bne.n	2044 <_read_r+0x20>
    203c:	6823      	ldr	r3, [r4, #0]
    203e:	2b00      	cmp	r3, #0
    2040:	d000      	beq.n	2044 <_read_r+0x20>
    2042:	602b      	str	r3, [r5, #0]
    2044:	bd38      	pop	{r3, r4, r5, pc}
    2046:	46c0      	nop			; (mov r8, r8)
    2048:	200001e0 	.word	0x200001e0
    204c:	42000400 	.word	0x42000400
    2050:	42000800 	.word	0x42000800
    2054:	42000c00 	.word	0x42000c00
    2058:	42001000 	.word	0x42001000
    205c:	42001400 	.word	0x42001400
    2060:	42001800 	.word	0x42001800
    2064:	0c0b0a09 	.word	0x0c0b0a09
    2068:	00000e0d 	.word	0x00000e0d
    206c:	00000d46 	.word	0x00000d46
    2070:	00000d42 	.word	0x00000d42
    2074:	00000d42 	.word	0x00000d42
    2078:	00000da4 	.word	0x00000da4
    207c:	00000d5c 	.word	0x00000d5c
    2080:	00000d4c 	.word	0x00000d4c
    2084:	00000d62 	.word	0x00000d62
    2088:	00000d92 	.word	0x00000d92
    208c:	00000043 	.word	0x00000043

00002090 <_global_impure_ptr>:
    2090:	20000004                                ... 

00002094 <__sf_fake_stdin>:
	...

000020b4 <__sf_fake_stdout>:
	...

000020d4 <__sf_fake_stderr>:
	...

000020f4 <_init>:
    20f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    20f6:	46c0      	nop			; (mov r8, r8)
    20f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    20fa:	bc08      	pop	{r3}
    20fc:	469e      	mov	lr, r3
    20fe:	4770      	bx	lr

00002100 <__init_array_start>:
    2100:	000000d1 	.word	0x000000d1

00002104 <_fini>:
    2104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2106:	46c0      	nop			; (mov r8, r8)
    2108:	bcf8      	pop	{r3, r4, r5, r6, r7}
    210a:	bc08      	pop	{r3}
    210c:	469e      	mov	lr, r3
    210e:	4770      	bx	lr

00002110 <__fini_array_start>:
    2110:	000000a9 	.word	0x000000a9
