m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/GRAND TEST
T_opt
Z1 !s110 1760349376
VCYUkkX_Kz[UbJTL<9RBgi2
04 7 4 work CMOS_tb fast 0
=1-84144d0ea3d5-68ecccc0-2cf-8e4
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vCMOS
R1
!i10b 1
!s100 PSRQ^=JXBLeEh[a9LERhM0
I1[]O1iR7CaC@5Sh0UnOeD3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1760349372
Z5 8CMOS.v
Z6 FCMOS.v
L0 1
Z7 OL;L;10.7c;67
r1
!s85 0
31
Z8 !s108 1760349376.000000
Z9 !s107 CMOS.v|
Z10 !s90 -reportprogress|300|CMOS.v|+acc|
!i113 0
Z11 o+acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@c@m@o@s
vCMOS_tb
R1
!i10b 1
!s100 6?>GX?m`YVj;5:g;7g>GY1
I7:=?NNc;9>jkCBg=mH9jl0
R3
R0
R4
R5
R6
L0 19
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R2
n@c@m@o@s_tb
