// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of date
//        bit 31~0 - date[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of signal_r
//        bit 7~0 - signal_r[7:0] (Read/Write)
//        others  - reserved
// 0x1c : reserved
// 0x20 : Data signal of led
//        bit 15~0 - led[15:0] (Read)
//        others   - reserved
// 0x24 : Control signal of led
//        bit 0  - led_ap_vld (Read/COR)
//        others - reserved
// 0x28 : Data signal of signal_out
//        bit 7~0 - signal_out[7:0] (Read)
//        others  - reserved
// 0x2c : Control signal of signal_out
//        bit 0  - signal_out_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XDATEPORT_AXILITES_ADDR_AP_CTRL         0x00
#define XDATEPORT_AXILITES_ADDR_GIE             0x04
#define XDATEPORT_AXILITES_ADDR_IER             0x08
#define XDATEPORT_AXILITES_ADDR_ISR             0x0c
#define XDATEPORT_AXILITES_ADDR_DATE_DATA       0x10
#define XDATEPORT_AXILITES_BITS_DATE_DATA       32
#define XDATEPORT_AXILITES_ADDR_SIGNAL_R_DATA   0x18
#define XDATEPORT_AXILITES_BITS_SIGNAL_R_DATA   8
#define XDATEPORT_AXILITES_ADDR_LED_DATA        0x20
#define XDATEPORT_AXILITES_BITS_LED_DATA        16
#define XDATEPORT_AXILITES_ADDR_LED_CTRL        0x24
#define XDATEPORT_AXILITES_ADDR_SIGNAL_OUT_DATA 0x28
#define XDATEPORT_AXILITES_BITS_SIGNAL_OUT_DATA 8
#define XDATEPORT_AXILITES_ADDR_SIGNAL_OUT_CTRL 0x2c

