

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun Dec 29 14:45:33 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_rtl_as_blackbox
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 15.000 ns | 15.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_rtl_model_fu_103  |rtl_model  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       54|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      1|        0|        0|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|       44|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       44|       81|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+---+----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------+-----------+---------+-------+---+----+-----+
    |grp_rtl_model_fu_103  |rtl_model  |        0|      1|  0|   0|    0|
    +----------------------+-----------+---------+-------+---+----+-----+
    |Total                 |           |        0|      1|  0|   0|    0|
    +----------------------+-----------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_145_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln68_fu_139_p2    |     +    |      0|  0|  22|          10|          10|
    |sigma_V               |     +    |      0|  0|  22|          10|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  54|          30|          30|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   4|   0|    4|          0|
    |tmp1_V_fu_32  |  10|   0|   10|          0|
    |tmp2_V_fu_36  |  10|   0|   10|          0|
    |tmp3_V_fu_40  |  10|   0|   10|          0|
    |tmp4_V_fu_44  |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  44|   0|   44|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    example   | return value |
|a1_V            |  in |   10|   ap_none  |     a1_V     |    scalar    |
|a2_V            |  in |   10|   ap_none  |     a2_V     |    scalar    |
|a3_V            |  in |   10|   ap_none  |     a3_V     |    scalar    |
|a4_V            |  in |   10|   ap_none  |     a4_V     |    scalar    |
|b1_V            |  in |   10|   ap_none  |     b1_V     |    scalar    |
|b2_V            |  in |   10|   ap_none  |     b2_V     |    scalar    |
|b3_V            |  in |   10|   ap_none  |     b3_V     |    scalar    |
|b4_V            |  in |   10|   ap_none  |     b4_V     |    scalar    |
|sigma_V         | out |   10|   ap_vld   |    sigma_V   |    pointer   |
|sigma_V_ap_vld  | out |    1|   ap_vld   |    sigma_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b4_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b4_V)"   --->   Operation 5 'read' 'b4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b3_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b3_V)"   --->   Operation 6 'read' 'b3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b2_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b2_V)"   --->   Operation 7 'read' 'b2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b1_V)"   --->   Operation 8 'read' 'b1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a4_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a4_V)"   --->   Operation 9 'read' 'a4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a3_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a3_V)"   --->   Operation 10 'read' 'a3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a2_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a2_V)"   --->   Operation 11 'read' 'a2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %a1_V)"   --->   Operation 12 'read' 'a1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_V = alloca i10, align 2" [example.cpp:12]   --->   Operation 13 'alloca' 'tmp1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp2_V = alloca i10, align 2" [example.cpp:12]   --->   Operation 14 'alloca' 'tmp2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp3_V = alloca i10, align 2" [example.cpp:12]   --->   Operation 15 'alloca' 'tmp3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp4_V = alloca i10, align 2" [example.cpp:12]   --->   Operation 16 'alloca' 'tmp4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (4.37ns)   --->   "call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)" [example.cpp:14]   --->   Operation 17 'call' <Predicate = true> <Delay = 4.37> <Core = "BlackBox">   --->   Core 87 'BlackBox' <Latency = 2> <II = 1> <Delay = 2.50> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 18 [2/3] (4.37ns)   --->   "call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)" [example.cpp:14]   --->   Operation 18 'call' <Predicate = true> <Delay = 4.37> <Core = "BlackBox">   --->   Core 87 'BlackBox' <Latency = 2> <II = 1> <Delay = 2.50> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 19 [1/3] (4.37ns)   --->   "call fastcc void @rtl_model(i10 %a1_V_read, i10 %a2_V_read, i10 %a3_V_read, i10 %a4_V_read, i10 %b1_V_read, i10 %b2_V_read, i10 %b3_V_read, i10 %b4_V_read, i10* %tmp1_V, i10* %tmp2_V, i10* %tmp3_V, i10* %tmp4_V)" [example.cpp:14]   --->   Operation 19 'call' <Predicate = true> <Delay = 4.37> <Core = "BlackBox">   --->   Core 87 'BlackBox' <Latency = 2> <II = 1> <Delay = 2.50> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 4 <SV = 3> <Delay = 1.34>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %a1_V), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %a2_V), !map !92"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %a3_V), !map !96"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %a4_V), !map !100"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %b1_V), !map !104"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %b2_V), !map !108"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %b3_V), !map !112"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %b4_V), !map !116"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %sigma_V), !map !120"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp1_V_load = load i10* %tmp1_V, align 2" [example.cpp:15]   --->   Operation 30 'load' 'tmp1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp2_V_load = load i10* %tmp2_V, align 2" [example.cpp:15]   --->   Operation 31 'load' 'tmp2_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp3_V_load = load i10* %tmp3_V, align 2" [example.cpp:15]   --->   Operation 32 'load' 'tmp3_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp4_V_load = load i10* %tmp4_V, align 2" [example.cpp:15]   --->   Operation 33 'load' 'tmp4_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i10 %tmp2_V_load, %tmp1_V_load" [example.cpp:15]   --->   Operation 34 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.54ns)   --->   "%add_ln68_1 = add i10 %tmp3_V_load, %tmp4_V_load" [example.cpp:15]   --->   Operation 35 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln68_2 = add i10 %add_ln68_1, %add_ln68" [example.cpp:15]   --->   Operation 36 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i10P(i10* %sigma_V, i10 %add_ln68_2)" [example.cpp:15]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [example.cpp:16]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigma_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b4_V_read         (read         ) [ 00110]
b3_V_read         (read         ) [ 00110]
b2_V_read         (read         ) [ 00110]
b1_V_read         (read         ) [ 00110]
a4_V_read         (read         ) [ 00110]
a3_V_read         (read         ) [ 00110]
a2_V_read         (read         ) [ 00110]
a1_V_read         (read         ) [ 00110]
tmp1_V            (alloca       ) [ 01111]
tmp2_V            (alloca       ) [ 01111]
tmp3_V            (alloca       ) [ 01111]
tmp4_V            (alloca       ) [ 01111]
call_ln14         (call         ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
tmp1_V_load       (load         ) [ 00000]
tmp2_V_load       (load         ) [ 00000]
tmp3_V_load       (load         ) [ 00000]
tmp4_V_load       (load         ) [ 00000]
add_ln68          (add          ) [ 00000]
add_ln68_1        (add          ) [ 00000]
add_ln68_2        (add          ) [ 00000]
write_ln15        (write        ) [ 00000]
ret_ln16          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a3_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a3_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a4_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a4_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sigma_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtl_model"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="tmp1_V_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp2_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp3_V_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp3_V/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp4_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp4_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="b4_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b4_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b3_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b2_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b1_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a4_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a4_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a3_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a3_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a2_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a1_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln15_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_rtl_model_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="10" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="0" index="3" bw="10" slack="0"/>
<pin id="108" dir="0" index="4" bw="10" slack="0"/>
<pin id="109" dir="0" index="5" bw="10" slack="0"/>
<pin id="110" dir="0" index="6" bw="10" slack="0"/>
<pin id="111" dir="0" index="7" bw="10" slack="0"/>
<pin id="112" dir="0" index="8" bw="10" slack="0"/>
<pin id="113" dir="0" index="9" bw="10" slack="0"/>
<pin id="114" dir="0" index="10" bw="10" slack="0"/>
<pin id="115" dir="0" index="11" bw="10" slack="0"/>
<pin id="116" dir="0" index="12" bw="10" slack="0"/>
<pin id="117" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp1_V_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="3"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_load/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp2_V_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="3"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_load/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp3_V_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="3"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp3_V_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp4_V_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="3"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp4_V_load/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln68_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln68_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln68_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="b4_V_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b4_V_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="b3_V_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b3_V_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="b2_V_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b2_V_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="b1_V_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b1_V_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="a4_V_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="1"/>
<pin id="180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a4_V_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="a3_V_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="1"/>
<pin id="185" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a3_V_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="a2_V_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a2_V_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="a1_V_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a1_V_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp1_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp2_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp3_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp3_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp4_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp4_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="90" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="120"><net_src comp="84" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="121"><net_src comp="78" pin="2"/><net_sink comp="103" pin=3"/></net>

<net id="122"><net_src comp="72" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="123"><net_src comp="66" pin="2"/><net_sink comp="103" pin=5"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="103" pin=6"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="103" pin=7"/></net>

<net id="126"><net_src comp="48" pin="2"/><net_sink comp="103" pin=8"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="127" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="139" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="161"><net_src comp="48" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="103" pin=8"/></net>

<net id="166"><net_src comp="54" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="103" pin=7"/></net>

<net id="171"><net_src comp="60" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="103" pin=6"/></net>

<net id="176"><net_src comp="66" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="103" pin=5"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="186"><net_src comp="78" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="191"><net_src comp="84" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="196"><net_src comp="90" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="201"><net_src comp="32" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="103" pin=9"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="207"><net_src comp="36" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="103" pin=10"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="213"><net_src comp="40" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="103" pin=11"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="219"><net_src comp="44" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="103" pin=12"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sigma_V | {4 }
 - Input state : 
	Port: example : a1_V | {1 }
	Port: example : a2_V | {1 }
	Port: example : a3_V | {1 }
	Port: example : a4_V | {1 }
	Port: example : b1_V | {1 }
	Port: example : b2_V | {1 }
	Port: example : b3_V | {1 }
	Port: example : b4_V | {1 }
  - Chain level:
	State 1
		call_ln14 : 1
	State 2
	State 3
	State 4
		add_ln68 : 1
		add_ln68_1 : 1
		add_ln68_2 : 2
		write_ln15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |     add_ln68_fu_139    |    0    |    0    |    0    |    22   |    0    |
|    add   |    add_ln68_1_fu_145   |    0    |    0    |    0    |    10   |    0    |
|          |    add_ln68_2_fu_151   |    0    |    0    |    0    |    22   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_rtl_model_fu_103  |    0    |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |  b4_V_read_read_fu_48  |    0    |    0    |    0    |    0    |    0    |
|          |  b3_V_read_read_fu_54  |    0    |    0    |    0    |    0    |    0    |
|          |  b2_V_read_read_fu_60  |    0    |    0    |    0    |    0    |    0    |
|   read   |  b1_V_read_read_fu_66  |    0    |    0    |    0    |    0    |    0    |
|          |  a4_V_read_read_fu_72  |    0    |    0    |    0    |    0    |    0    |
|          |  a3_V_read_read_fu_78  |    0    |    0    |    0    |    0    |    0    |
|          |  a2_V_read_read_fu_84  |    0    |    0    |    0    |    0    |    0    |
|          |  a1_V_read_read_fu_90  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   write  | write_ln15_write_fu_96 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    1    |    0    |    54   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|a1_V_read_reg_193|   10   |
|a2_V_read_reg_188|   10   |
|a3_V_read_reg_183|   10   |
|a4_V_read_reg_178|   10   |
|b1_V_read_reg_173|   10   |
|b2_V_read_reg_168|   10   |
|b3_V_read_reg_163|   10   |
|b4_V_read_reg_158|   10   |
|  tmp1_V_reg_198 |   10   |
|  tmp2_V_reg_204 |   10   |
|  tmp3_V_reg_210 |   10   |
|  tmp4_V_reg_216 |   10   |
+-----------------+--------+
|      Total      |   120  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_rtl_model_fu_103 |  p1  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p2  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p3  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p4  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p5  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p6  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p7  |   2  |  10  |   20   ||    9    |
| grp_rtl_model_fu_103 |  p8  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   160  ||  4.824  ||    72   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |    -   |    0   |   54   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   120  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    4   |   120  |   126  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
