\doxysubsubsubsection{ADC\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}
\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion}\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)0x05000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)0x06000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)0x09000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)0x0\+A000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)0x0\+B000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)0x0\+D000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define \textbf{ ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}(REGTRIG)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga98836a8cdc61e13a010d31cdee38bee0} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_Ext\_IT11@{ADC\_ExternalTrigConv\_Ext\_IT11}}
\index{ADC\_ExternalTrigConv\_Ext\_IT11@{ADC\_ExternalTrigConv\_Ext\_IT11}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_Ext\_IT11}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+IT11~((uint32\+\_\+t)0x0\+F000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T1\_CC1@{ADC\_ExternalTrigConv\_T1\_CC1}}
\index{ADC\_ExternalTrigConv\_T1\_CC1@{ADC\_ExternalTrigConv\_T1\_CC1}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T1\_CC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC1~((uint32\+\_\+t)0x00000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T1\_CC2@{ADC\_ExternalTrigConv\_T1\_CC2}}
\index{ADC\_ExternalTrigConv\_T1\_CC2@{ADC\_ExternalTrigConv\_T1\_CC2}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T1\_CC2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC2~((uint32\+\_\+t)0x01000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T1\_CC3@{ADC\_ExternalTrigConv\_T1\_CC3}}
\index{ADC\_ExternalTrigConv\_T1\_CC3@{ADC\_ExternalTrigConv\_T1\_CC3}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T1\_CC3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC3~((uint32\+\_\+t)0x02000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T2\_CC2@{ADC\_ExternalTrigConv\_T2\_CC2}}
\index{ADC\_ExternalTrigConv\_T2\_CC2@{ADC\_ExternalTrigConv\_T2\_CC2}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T2\_CC2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC2~((uint32\+\_\+t)0x03000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T2\_CC3@{ADC\_ExternalTrigConv\_T2\_CC3}}
\index{ADC\_ExternalTrigConv\_T2\_CC3@{ADC\_ExternalTrigConv\_T2\_CC3}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T2\_CC3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC3~((uint32\+\_\+t)0x04000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga2b4d6fe3412ce425b8b50a1ca59799aa} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T2\_CC4@{ADC\_ExternalTrigConv\_T2\_CC4}}
\index{ADC\_ExternalTrigConv\_T2\_CC4@{ADC\_ExternalTrigConv\_T2\_CC4}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T2\_CC4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC4~((uint32\+\_\+t)0x05000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga71119dd3f8970be2adf9b09f19e39b10} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T2\_TRGO@{ADC\_ExternalTrigConv\_T2\_TRGO}}
\index{ADC\_ExternalTrigConv\_T2\_TRGO@{ADC\_ExternalTrigConv\_T2\_TRGO}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T2\_TRGO}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+TRGO~((uint32\+\_\+t)0x06000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T3\_CC1@{ADC\_ExternalTrigConv\_T3\_CC1}}
\index{ADC\_ExternalTrigConv\_T3\_CC1@{ADC\_ExternalTrigConv\_T3\_CC1}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T3\_CC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+CC1~((uint32\+\_\+t)0x07000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T3\_TRGO@{ADC\_ExternalTrigConv\_T3\_TRGO}}
\index{ADC\_ExternalTrigConv\_T3\_TRGO@{ADC\_ExternalTrigConv\_T3\_TRGO}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T3\_TRGO}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+TRGO~((uint32\+\_\+t)0x08000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T4\_CC4@{ADC\_ExternalTrigConv\_T4\_CC4}}
\index{ADC\_ExternalTrigConv\_T4\_CC4@{ADC\_ExternalTrigConv\_T4\_CC4}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T4\_CC4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+CC4~((uint32\+\_\+t)0x09000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T5\_CC1@{ADC\_ExternalTrigConv\_T5\_CC1}}
\index{ADC\_ExternalTrigConv\_T5\_CC1@{ADC\_ExternalTrigConv\_T5\_CC1}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T5\_CC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC1~((uint32\+\_\+t)0x0\+A000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gaa0b2758322ef54acc2753128f6b024d1} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T5\_CC2@{ADC\_ExternalTrigConv\_T5\_CC2}}
\index{ADC\_ExternalTrigConv\_T5\_CC2@{ADC\_ExternalTrigConv\_T5\_CC2}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T5\_CC2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC2~((uint32\+\_\+t)0x0\+B000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T5\_CC3@{ADC\_ExternalTrigConv\_T5\_CC3}}
\index{ADC\_ExternalTrigConv\_T5\_CC3@{ADC\_ExternalTrigConv\_T5\_CC3}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T5\_CC3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC3~((uint32\+\_\+t)0x0\+C000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T8\_CC1@{ADC\_ExternalTrigConv\_T8\_CC1}}
\index{ADC\_ExternalTrigConv\_T8\_CC1@{ADC\_ExternalTrigConv\_T8\_CC1}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T8\_CC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+CC1~((uint32\+\_\+t)0x0\+D000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!ADC\_ExternalTrigConv\_T8\_TRGO@{ADC\_ExternalTrigConv\_T8\_TRGO}}
\index{ADC\_ExternalTrigConv\_T8\_TRGO@{ADC\_ExternalTrigConv\_T8\_TRGO}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{ADC\_ExternalTrigConv\_T8\_TRGO}
{\footnotesize\ttfamily \#define ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+TRGO~((uint32\+\_\+t)0x0\+E000000)}

\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318} 
\index{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}!IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}}
\index{IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}!ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion@{ADC\_extrenal\_trigger\_sources\_for\_regular\_channels\_conversion}}
\doxysubsubsubsubsubsection{IS\_ADC\_EXT\_TRIG}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG(\begin{DoxyParamCaption}\item[{}]{REGTRIG }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T1\_CC1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T1\_CC2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T1\_CC3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T2\_CC2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T2\_CC3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T2\_CC4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T2\_TRGO)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T3\_CC1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T3\_TRGO)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T4\_CC4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T5\_CC1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T5\_CC2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T5\_CC3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T8\_CC1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_T8\_TRGO)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGTRIG)\ ==\ ADC\_ExternalTrigConv\_Ext\_IT11))}

\end{DoxyCode}
