 
****************************************
Report : qor
Design : i2c_master_top
Version: U-2022.12
Date   : Tue Apr 16 20:11:44 2024
****************************************


  Timing Path Group 'wb_clk_i'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.38
  Critical Path Slack:           1.31
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        150
  Leaf Cell Count:                715
  Buf/Inv Cell Count:             168
  Buf Cell Count:                  16
  Inv Cell Count:                 152
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       562
  Sequential Cell Count:          153
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      162.148799
  Noncombinational Area:   162.859205
  Buf/Inv Area:             31.257600
  Total Buffer Area:             4.26
  Total Inverter Area:          27.00
  Macro/Black Box Area:      0.000000
  Net Area:                482.632844
  -----------------------------------
  Cell Area:               325.008004
  Design Area:             807.640848


  Design Rules
  -----------------------------------
  Total Number of Nets:           738
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cad27

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.83
  Logic Optimization:                  5.22
  Mapping Optimization:                0.85
  -----------------------------------------
  Overall Compile Time:               15.70
  Overall Compile Wall Clock Time:    28.78

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
