#ifndef _test_mode_trc_GEN_H_
#define _test_mode_trc_GEN_H_

// STATE_TSTM_MAIN
#define STATE_TSTM_MAIN_size "c"
#define STATE_TSTM_MAIN STATE_TSTM_MAIN__enum,STATE_TSTM_MAIN_size

// STATE_TSTM_DL_RX
#define STATE_TSTM_DL_RX_size "c"
#define STATE_TSTM_DL_RX STATE_TSTM_DL_RX__enum,STATE_TSTM_DL_RX_size

// STATE_TSTM_UL_TX
#define STATE_TSTM_UL_TX_size "c"
#define STATE_TSTM_UL_TX STATE_TSTM_UL_TX__enum,STATE_TSTM_UL_TX_size

// STATE_TSTM_TX_RX
#define STATE_TSTM_TX_RX_size "c"
#define STATE_TSTM_TX_RX STATE_TSTM_TX_RX__enum,STATE_TSTM_TX_RX_size

// STATE_TSTM_PS_TX_RX
#define STATE_TSTM_PS_TX_RX_size "c"
#define STATE_TSTM_PS_TX_RX STATE_TSTM_PS_TX_RX__enum,STATE_TSTM_PS_TX_RX_size

// STATE_TSTM_RX_FSM
#define STATE_TSTM_RX_FSM_size "c"
#define STATE_TSTM_RX_FSM STATE_TSTM_RX_FSM__enum,STATE_TSTM_RX_FSM_size

// STATE_TSTM_DL_CS
#define STATE_TSTM_DL_CS_size "c"
#define STATE_TSTM_DL_CS STATE_TSTM_DL_CS__enum,STATE_TSTM_DL_CS_size

// STATE_TSTM_RF_RSSI
#define STATE_TSTM_RF_RSSI_size "c"
#define STATE_TSTM_RF_RSSI STATE_TSTM_RF_RSSI__enum,STATE_TSTM_RF_RSSI_size

// STATE_TSTM_MIB_DC
#define STATE_TSTM_MIB_DC_size "c"
#define STATE_TSTM_MIB_DC STATE_TSTM_MIB_DC__enum,STATE_TSTM_MIB_DC_size

// STATE_TSTM_SI_DC
#define STATE_TSTM_SI_DC_size "c"
#define STATE_TSTM_SI_DC STATE_TSTM_SI_DC__enum,STATE_TSTM_SI_DC_size

// STATE_TSTM_RF_FHC
#define STATE_TSTM_RF_FHC_size "c"
#define STATE_TSTM_RF_FHC STATE_TSTM_RF_FHC__enum,STATE_TSTM_RF_FHC_size

// FUNC_TSTM_INIT
#define FUNC_TSTM_INIT_size NULL
#define FUNC_TSTM_INIT FUNC_TSTM_INIT__enum,FUNC_TSTM_INIT_size

// FUNC_TSTM_PHY_RX
#define FUNC_TSTM_PHY_RX_size NULL
#define FUNC_TSTM_PHY_RX FUNC_TSTM_PHY_RX__enum,FUNC_TSTM_PHY_RX_size

// FUNC_TSTM_PHY_TX
#define FUNC_TSTM_PHY_TX_size NULL
#define FUNC_TSTM_PHY_TX FUNC_TSTM_PHY_TX__enum,FUNC_TSTM_PHY_TX_size

// FUNC_TSTM_PHY_TRX
#define FUNC_TSTM_PHY_TRX_size NULL
#define FUNC_TSTM_PHY_TRX FUNC_TSTM_PHY_TRX__enum,FUNC_TSTM_PHY_TRX_size

// FUNC_TSTM_PHY_CS
#define FUNC_TSTM_PHY_CS_size NULL
#define FUNC_TSTM_PHY_CS FUNC_TSTM_PHY_CS__enum,FUNC_TSTM_PHY_CS_size

// FUNC_TSTM_PHY_TPC
#define FUNC_TSTM_PHY_TPC_size NULL
#define FUNC_TSTM_PHY_TPC FUNC_TSTM_PHY_TPC__enum,FUNC_TSTM_PHY_TPC_size

// FUNC_TSTM_PHY_TA
#define FUNC_TSTM_PHY_TA_size NULL
#define FUNC_TSTM_PHY_TA FUNC_TSTM_PHY_TA__enum,FUNC_TSTM_PHY_TA_size

// FUNC_TSTM_PHY_STOP
#define FUNC_TSTM_PHY_STOP_size NULL
#define FUNC_TSTM_PHY_STOP FUNC_TSTM_PHY_STOP__enum,FUNC_TSTM_PHY_STOP_size

// FUNC_TSTM_PHY_RPT
#define FUNC_TSTM_PHY_RPT_size NULL
#define FUNC_TSTM_PHY_RPT FUNC_TSTM_PHY_RPT__enum,FUNC_TSTM_PHY_RPT_size

// FUNC_TSTM_PHY_PSEUDO_TRX
#define FUNC_TSTM_PHY_PSEUDO_TRX_size NULL
#define FUNC_TSTM_PHY_PSEUDO_TRX FUNC_TSTM_PHY_PSEUDO_TRX__enum,FUNC_TSTM_PHY_PSEUDO_TRX_size

// FUNC_TSTM_PHY_FSM
#define FUNC_TSTM_PHY_FSM_size NULL
#define FUNC_TSTM_PHY_FSM FUNC_TSTM_PHY_FSM__enum,FUNC_TSTM_PHY_FSM_size

// FUNC_TSTM_RF_RX
#define FUNC_TSTM_RF_RX_size NULL
#define FUNC_TSTM_RF_RX FUNC_TSTM_RF_RX__enum,FUNC_TSTM_RF_RX_size

// FUNC_TSTM_RF_PUSCH
#define FUNC_TSTM_RF_PUSCH_size NULL
#define FUNC_TSTM_RF_PUSCH FUNC_TSTM_RF_PUSCH__enum,FUNC_TSTM_RF_PUSCH_size

// FUNC_TSTM_RF_TX_PUCCH
#define FUNC_TSTM_RF_TX_PUCCH_size NULL
#define FUNC_TSTM_RF_TX_PUCCH FUNC_TSTM_RF_TX_PUCCH__enum,FUNC_TSTM_RF_TX_PUCCH_size

// FUNC_TSTM_RF_TX_PRACH
#define FUNC_TSTM_RF_TX_PRACH_size NULL
#define FUNC_TSTM_RF_TX_PRACH FUNC_TSTM_RF_TX_PRACH__enum,FUNC_TSTM_RF_TX_PRACH_size

// FUNC_TSTM_RF_TX_SRS
#define FUNC_TSTM_RF_TX_SRS_size NULL
#define FUNC_TSTM_RF_TX_SRS FUNC_TSTM_RF_TX_SRS__enum,FUNC_TSTM_RF_TX_SRS_size

// FUNC_TSTM_RF_TRX
#define FUNC_TSTM_RF_TRX_size NULL
#define FUNC_TSTM_RF_TRX FUNC_TSTM_RF_TRX__enum,FUNC_TSTM_RF_TRX_size

// FUNC_TSTM_RF_PSEUDO_TRX
#define FUNC_TSTM_RF_PSEUDO_TRX_size NULL
#define FUNC_TSTM_RF_PSEUDO_TRX FUNC_TSTM_RF_PSEUDO_TRX__enum,FUNC_TSTM_RF_PSEUDO_TRX_size

// FUNC_TSTM_RF_RPT
#define FUNC_TSTM_RF_RPT_size NULL
#define FUNC_TSTM_RF_RPT FUNC_TSTM_RF_RPT__enum,FUNC_TSTM_RF_RPT_size

// FUNC_TSTM_RF_RSSI
#define FUNC_TSTM_RF_RSSI_size NULL
#define FUNC_TSTM_RF_RSSI FUNC_TSTM_RF_RSSI__enum,FUNC_TSTM_RF_RSSI_size

// FUNC_TSTM_RF_CONT_RX
#define FUNC_TSTM_RF_CONT_RX_size NULL
#define FUNC_TSTM_RF_CONT_RX FUNC_TSTM_RF_CONT_RX__enum,FUNC_TSTM_RF_CONT_RX_size

// FUNC_TSTM_RF_TX_AFC_TONE
#define FUNC_TSTM_RF_TX_AFC_TONE_size NULL
#define FUNC_TSTM_RF_TX_AFC_TONE FUNC_TSTM_RF_TX_AFC_TONE__enum,FUNC_TSTM_RF_TX_AFC_TONE_size

// FUNC_TSTM_RF_TX_TPC_TONE
#define FUNC_TSTM_RF_TX_TPC_TONE_size NULL
#define FUNC_TSTM_RF_TX_TPC_TONE FUNC_TSTM_RF_TX_TPC_TONE__enum,FUNC_TSTM_RF_TX_TPC_TONE_size

// FUNC_TSTM_RF_FHC
#define FUNC_TSTM_RF_FHC_size NULL
#define FUNC_TSTM_RF_FHC FUNC_TSTM_RF_FHC__enum,FUNC_TSTM_RF_FHC_size

// FUNC_TSTM_RF_NSFT_LIST
#define FUNC_TSTM_RF_NSFT_LIST_size NULL
#define FUNC_TSTM_RF_NSFT_LIST FUNC_TSTM_RF_NSFT_LIST__enum,FUNC_TSTM_RF_NSFT_LIST_size

// FUNC_TSTM_STOP_CMD
#define FUNC_TSTM_STOP_CMD_size NULL
#define FUNC_TSTM_STOP_CMD FUNC_TSTM_STOP_CMD__enum,FUNC_TSTM_STOP_CMD_size

// FUNC_TSTM_RST_CNT
#define FUNC_TSTM_RST_CNT_size NULL
#define FUNC_TSTM_RST_CNT FUNC_TSTM_RST_CNT__enum,FUNC_TSTM_RST_CNT_size

// FUNC_TSTM_NVRAM_W_RSSI
#define FUNC_TSTM_NVRAM_W_RSSI_size NULL
#define FUNC_TSTM_NVRAM_W_RSSI FUNC_TSTM_NVRAM_W_RSSI__enum,FUNC_TSTM_NVRAM_W_RSSI_size

// FUNC_TSTM_NVRAM_W_TXCAL
#define FUNC_TSTM_NVRAM_W_TXCAL_size NULL
#define FUNC_TSTM_NVRAM_W_TXCAL FUNC_TSTM_NVRAM_W_TXCAL__enum,FUNC_TSTM_NVRAM_W_TXCAL_size

// FUNC_TSTM_NVRAM_W_FREQADJ
#define FUNC_TSTM_NVRAM_W_FREQADJ_size NULL
#define FUNC_TSTM_NVRAM_W_FREQADJ FUNC_TSTM_NVRAM_W_FREQADJ__enum,FUNC_TSTM_NVRAM_W_FREQADJ_size

// FUNC_TSTM_NVRAM_W_TEMPADC
#define FUNC_TSTM_NVRAM_W_TEMPADC_size NULL
#define FUNC_TSTM_NVRAM_W_TEMPADC FUNC_TSTM_NVRAM_W_TEMPADC__enum,FUNC_TSTM_NVRAM_W_TEMPADC_size

// FUNC_TSTM_DRAM_W_PAGAIN
#define FUNC_TSTM_DRAM_W_PAGAIN_size NULL
#define FUNC_TSTM_DRAM_W_PAGAIN FUNC_TSTM_DRAM_W_PAGAIN__enum,FUNC_TSTM_DRAM_W_PAGAIN_size

// FUNC_TSTM_NVRAM_R
#define FUNC_TSTM_NVRAM_R_size NULL
#define FUNC_TSTM_NVRAM_R FUNC_TSTM_NVRAM_R__enum,FUNC_TSTM_NVRAM_R_size

// FUNC_TSTM_CHIP_INFO_GET
#define FUNC_TSTM_CHIP_INFO_GET_size NULL
#define FUNC_TSTM_CHIP_INFO_GET FUNC_TSTM_CHIP_INFO_GET__enum,FUNC_TSTM_CHIP_INFO_GET_size

// FUNC_TSTM_STOP_MOD
#define FUNC_TSTM_STOP_MOD_size NULL
#define FUNC_TSTM_STOP_MOD FUNC_TSTM_STOP_MOD__enum,FUNC_TSTM_STOP_MOD_size

// FUNC_TSTM_MIB_DC
#define FUNC_TSTM_MIB_DC_size "†d"
#define FUNC_TSTM_MIB_DC FUNC_TSTM_MIB_DC__enum,FUNC_TSTM_MIB_DC_size

// GP1_TSTM_SI_CAL
#define GP1_TSTM_SI_CAL_size "†d"
#define GP1_TSTM_SI_CAL GP1_TSTM_SI_CAL__enum,GP1_TSTM_SI_CAL_size

// GP1_TSTM_6_PARAM
#define GP1_TSTM_6_PARAM_size "†d"
#define GP1_TSTM_6_PARAM GP1_TSTM_6_PARAM__enum,GP1_TSTM_6_PARAM_size

// GP1_TSTM_3_PARAM
#define GP1_TSTM_3_PARAM_size "ƒd"
#define GP1_TSTM_3_PARAM GP1_TSTM_3_PARAM__enum,GP1_TSTM_3_PARAM_size

// GP1_TSTM_SRCH_EMPTY_MCS_RCD
#define GP1_TSTM_SRCH_EMPTY_MCS_RCD_size "d"
#define GP1_TSTM_SRCH_EMPTY_MCS_RCD GP1_TSTM_SRCH_EMPTY_MCS_RCD__enum,GP1_TSTM_SRCH_EMPTY_MCS_RCD_size

// GP1_TSTM_SRCH_EXIST_MCS_RCD
#define GP1_TSTM_SRCH_EXIST_MCS_RCD_size "d"
#define GP1_TSTM_SRCH_EXIST_MCS_RCD GP1_TSTM_SRCH_EXIST_MCS_RCD__enum,GP1_TSTM_SRCH_EXIST_MCS_RCD_size

// GP1_TSTM_PHICH_TIME_CAL
#define GP1_TSTM_PHICH_TIME_CAL_size "†d"
#define GP1_TSTM_PHICH_TIME_CAL GP1_TSTM_PHICH_TIME_CAL__enum,GP1_TSTM_PHICH_TIME_CAL_size

// GP1_TSTM_UPDT_MCS_RPT
#define GP1_TSTM_UPDT_MCS_RPT_size NULL
#define GP1_TSTM_UPDT_MCS_RPT GP1_TSTM_UPDT_MCS_RPT__enum,GP1_TSTM_UPDT_MCS_RPT_size

// GP1_TSTM_UPDT_NRML_INFO
#define GP1_TSTM_UPDT_NRML_INFO_size NULL
#define GP1_TSTM_UPDT_NRML_INFO GP1_TSTM_UPDT_NRML_INFO__enum,GP1_TSTM_UPDT_NRML_INFO_size

// GP1_TSTM_SET_CSR
#define GP1_TSTM_SET_CSR_size "‚d"
#define GP1_TSTM_SET_CSR GP1_TSTM_SET_CSR__enum,GP1_TSTM_SET_CSR_size

// GP1_TSTM_SET_CSCD
#define GP1_TSTM_SET_CSCD_size "d"
#define GP1_TSTM_SET_CSCD GP1_TSTM_SET_CSCD__enum,GP1_TSTM_SET_CSCD_size

// GP1_TSTM_SET_CSCSR
#define GP1_TSTM_SET_CSCSR_size "‚d"
#define GP1_TSTM_SET_CSCSR GP1_TSTM_SET_CSCSR__enum,GP1_TSTM_SET_CSCSR_size

// GP1_TSTM_SET_CSCSM
#define GP1_TSTM_SET_CSCSM_size "‚d"
#define GP1_TSTM_SET_CSCSM GP1_TSTM_SET_CSCSM__enum,GP1_TSTM_SET_CSCSM_size

// GP1_TSTM_SET_CSCONT
#define GP1_TSTM_SET_CSCONT_size "‚d"
#define GP1_TSTM_SET_CSCONT GP1_TSTM_SET_CSCONT__enum,GP1_TSTM_SET_CSCONT_size

// GP1_TSTM_SET_PWRSCN
#define GP1_TSTM_SET_PWRSCN_size "„d"
#define GP1_TSTM_SET_PWRSCN GP1_TSTM_SET_PWRSCN__enum,GP1_TSTM_SET_PWRSCN_size

// GP1_TSTM_SET_CM
#define GP1_TSTM_SET_CM_size "‚d"
#define GP1_TSTM_SET_CM GP1_TSTM_SET_CM__enum,GP1_TSTM_SET_CM_size

// GP1_TSTM_SET_CELL_TBL
#define GP1_TSTM_SET_CELL_TBL_size NULL
#define GP1_TSTM_SET_CELL_TBL GP1_TSTM_SET_CELL_TBL__enum,GP1_TSTM_SET_CELL_TBL_size

// GP1_TSTM_SET_CELL_TBL_CLEAR
#define GP1_TSTM_SET_CELL_TBL_CLEAR_size "d"
#define GP1_TSTM_SET_CELL_TBL_CLEAR GP1_TSTM_SET_CELL_TBL_CLEAR__enum,GP1_TSTM_SET_CELL_TBL_CLEAR_size

// GP1_TSTM_SET_PCTI_CMD
#define GP1_TSTM_SET_PCTI_CMD_size NULL
#define GP1_TSTM_SET_PCTI_CMD GP1_TSTM_SET_PCTI_CMD__enum,GP1_TSTM_SET_PCTI_CMD_size

// GP1_TSTM_SET_DL_SYNC
#define GP1_TSTM_SET_DL_SYNC_size NULL
#define GP1_TSTM_SET_DL_SYNC GP1_TSTM_SET_DL_SYNC__enum,GP1_TSTM_SET_DL_SYNC_size

// GP1_TSTM_SET_PRS_CMD
#define GP1_TSTM_SET_PRS_CMD_size "ƒd"
#define GP1_TSTM_SET_PRS_CMD GP1_TSTM_SET_PRS_CMD__enum,GP1_TSTM_SET_PRS_CMD_size

// GP1_TSTM_SET_PRS_CMD_INTRA
#define GP1_TSTM_SET_PRS_CMD_INTRA_size "ƒd"
#define GP1_TSTM_SET_PRS_CMD_INTRA GP1_TSTM_SET_PRS_CMD_INTRA__enum,GP1_TSTM_SET_PRS_CMD_INTRA_size

// GP1_TSTM_SET_TA
#define GP1_TSTM_SET_TA_size "„d"
#define GP1_TSTM_SET_TA GP1_TSTM_SET_TA__enum,GP1_TSTM_SET_TA_size

// GP1_TSTM_SET_RX_CTRL
#define GP1_TSTM_SET_RX_CTRL_size NULL
#define GP1_TSTM_SET_RX_CTRL GP1_TSTM_SET_RX_CTRL__enum,GP1_TSTM_SET_RX_CTRL_size

// GP1_TSTM_RX_DL_UL_INFO
#define GP1_TSTM_RX_DL_UL_INFO_size "c"
#define GP1_TSTM_RX_DL_UL_INFO GP1_TSTM_RX_DL_UL_INFO__enum,GP1_TSTM_RX_DL_UL_INFO_size

// GP1_TSTM_TX_DL_UL_INFO
#define GP1_TSTM_TX_DL_UL_INFO_size "c"
#define GP1_TSTM_TX_DL_UL_INFO GP1_TSTM_TX_DL_UL_INFO__enum,GP1_TSTM_TX_DL_UL_INFO_size

// GP1_TSTM_TRX_DL_UL_INFO
#define GP1_TSTM_TRX_DL_UL_INFO_size "c"
#define GP1_TSTM_TRX_DL_UL_INFO GP1_TSTM_TRX_DL_UL_INFO__enum,GP1_TSTM_TRX_DL_UL_INFO_size

// GP1_TSTM_PS_TRX_DL_UL_INFO
#define GP1_TSTM_PS_TRX_DL_UL_INFO_size "c"
#define GP1_TSTM_PS_TRX_DL_UL_INFO GP1_TSTM_PS_TRX_DL_UL_INFO__enum,GP1_TSTM_PS_TRX_DL_UL_INFO_size

// GP1_TSTM_FSM_DL_UL_INFO
#define GP1_TSTM_FSM_DL_UL_INFO_size "c"
#define GP1_TSTM_FSM_DL_UL_INFO GP1_TSTM_FSM_DL_UL_INFO__enum,GP1_TSTM_FSM_DL_UL_INFO_size

// GP1_TSTM_CS_DL_UL_INFO
#define GP1_TSTM_CS_DL_UL_INFO_size "c"
#define GP1_TSTM_CS_DL_UL_INFO GP1_TSTM_CS_DL_UL_INFO__enum,GP1_TSTM_CS_DL_UL_INFO_size

// GP1_TSTM_RSSI_DL_UL_INFO
#define GP1_TSTM_RSSI_DL_UL_INFO_size "c"
#define GP1_TSTM_RSSI_DL_UL_INFO GP1_TSTM_RSSI_DL_UL_INFO__enum,GP1_TSTM_RSSI_DL_UL_INFO_size

// GP1_TSTM_RX_DL_BC_ASSIGN
#define GP1_TSTM_RX_DL_BC_ASSIGN_size "c"
#define GP1_TSTM_RX_DL_BC_ASSIGN GP1_TSTM_RX_DL_BC_ASSIGN__enum,GP1_TSTM_RX_DL_BC_ASSIGN_size

// GP1_TSTM_TRX_DL_BC_ASSIGN
#define GP1_TSTM_TRX_DL_BC_ASSIGN_size "c"
#define GP1_TSTM_TRX_DL_BC_ASSIGN GP1_TSTM_TRX_DL_BC_ASSIGN__enum,GP1_TSTM_TRX_DL_BC_ASSIGN_size

// GP1_TSTM_PS_TRX_DL_BC_ASSIGN
#define GP1_TSTM_PS_TRX_DL_BC_ASSIGN_size "c"
#define GP1_TSTM_PS_TRX_DL_BC_ASSIGN GP1_TSTM_PS_TRX_DL_BC_ASSIGN__enum,GP1_TSTM_PS_TRX_DL_BC_ASSIGN_size

// GP1_TSTM_FSM_DL_BC_ASSIGN
#define GP1_TSTM_FSM_DL_BC_ASSIGN_size "c"
#define GP1_TSTM_FSM_DL_BC_ASSIGN GP1_TSTM_FSM_DL_BC_ASSIGN__enum,GP1_TSTM_FSM_DL_BC_ASSIGN_size

// GP1_TSTM_NSFT_LIST_DL_BC_ASSIGN
#define GP1_TSTM_NSFT_LIST_DL_BC_ASSIGN_size "d"
#define GP1_TSTM_NSFT_LIST_DL_BC_ASSIGN GP1_TSTM_NSFT_LIST_DL_BC_ASSIGN__enum,GP1_TSTM_NSFT_LIST_DL_BC_ASSIGN_size

// GP1_TSTM_CS_DL_BC_ASSIGN
#define GP1_TSTM_CS_DL_BC_ASSIGN_size "c"
#define GP1_TSTM_CS_DL_BC_ASSIGN GP1_TSTM_CS_DL_BC_ASSIGN__enum,GP1_TSTM_CS_DL_BC_ASSIGN_size

// GP1_TSTM_SRV_MEAS_MEAS_RPT
#define GP1_TSTM_SRV_MEAS_MEAS_RPT_size "c"
#define GP1_TSTM_SRV_MEAS_MEAS_RPT GP1_TSTM_SRV_MEAS_MEAS_RPT__enum,GP1_TSTM_SRV_MEAS_MEAS_RPT_size

// GP1_TSTM_SRV_MEAS_CH_RPT
#define GP1_TSTM_SRV_MEAS_CH_RPT_size "c"
#define GP1_TSTM_SRV_MEAS_CH_RPT GP1_TSTM_SRV_MEAS_CH_RPT__enum,GP1_TSTM_SRV_MEAS_CH_RPT_size

// GP1_TSTM_SRV_INFO_RPT
#define GP1_TSTM_SRV_INFO_RPT_size "c"
#define GP1_TSTM_SRV_INFO_RPT GP1_TSTM_SRV_INFO_RPT__enum,GP1_TSTM_SRV_INFO_RPT_size

// GP1_TSTM_PDCCH_IND_RCV
#define GP1_TSTM_PDCCH_IND_RCV_size "c"
#define GP1_TSTM_PDCCH_IND_RCV GP1_TSTM_PDCCH_IND_RCV__enum,GP1_TSTM_PDCCH_IND_RCV_size

// GP1_TSTM_TX_REQ_RCV
#define GP1_TSTM_TX_REQ_RCV_size "c"
#define GP1_TSTM_TX_REQ_RCV GP1_TSTM_TX_REQ_RCV__enum,GP1_TSTM_TX_REQ_RCV_size

// GP1_TSTM_RETX_INFO_RCV
#define GP1_TSTM_RETX_INFO_RCV_size "c"
#define GP1_TSTM_RETX_INFO_RCV GP1_TSTM_RETX_INFO_RCV__enum,GP1_TSTM_RETX_INFO_RCV_size

// GP1_TSTM_SET_PHICH_RCV
#define GP1_TSTM_SET_PHICH_RCV_size "…d"
#define GP1_TSTM_SET_PHICH_RCV GP1_TSTM_SET_PHICH_RCV__enum,GP1_TSTM_SET_PHICH_RCV_size

// GP1_TSTM_SET_PRACH_TX
#define GP1_TSTM_SET_PRACH_TX_size "„d"
#define GP1_TSTM_SET_PRACH_TX GP1_TSTM_SET_PRACH_TX__enum,GP1_TSTM_SET_PRACH_TX_size

// GP1_TSTM_SET_PUSCH_TX
#define GP1_TSTM_SET_PUSCH_TX_size "„d"
#define GP1_TSTM_SET_PUSCH_TX GP1_TSTM_SET_PUSCH_TX__enum,GP1_TSTM_SET_PUSCH_TX_size

// GP1_TSTM_SET_PUCCH_TX
#define GP1_TSTM_SET_PUCCH_TX_size "„d"
#define GP1_TSTM_SET_PUCCH_TX GP1_TSTM_SET_PUCCH_TX__enum,GP1_TSTM_SET_PUCCH_TX_size

// GP1_TSTM_SET_SRS_TX
#define GP1_TSTM_SET_SRS_TX_size "„d"
#define GP1_TSTM_SET_SRS_TX GP1_TSTM_SET_SRS_TX__enum,GP1_TSTM_SET_SRS_TX_size

// GP1_TSTM_SET_SRV_MEAS
#define GP1_TSTM_SET_SRV_MEAS_size "„d"
#define GP1_TSTM_SET_SRV_MEAS GP1_TSTM_SET_SRV_MEAS__enum,GP1_TSTM_SET_SRV_MEAS_size

// GP1_TSTM_PWR_SCN_RLT
#define GP1_TSTM_PWR_SCN_RLT_size "d"
#define GP1_TSTM_PWR_SCN_RLT GP1_TSTM_PWR_SCN_RLT__enum,GP1_TSTM_PWR_SCN_RLT_size

// GP1_TSTM_CQI_RAW_DATA_1
#define GP1_TSTM_CQI_RAW_DATA_1_size "„d"
#define GP1_TSTM_CQI_RAW_DATA_1 GP1_TSTM_CQI_RAW_DATA_1__enum,GP1_TSTM_CQI_RAW_DATA_1_size

// GP1_TSTM_CQI_RAW_DATA_2
#define GP1_TSTM_CQI_RAW_DATA_2_size "„d"
#define GP1_TSTM_CQI_RAW_DATA_2 GP1_TSTM_CQI_RAW_DATA_2__enum,GP1_TSTM_CQI_RAW_DATA_2_size

// GP1_TSTM_CQI_RAW_DATA_3
#define GP1_TSTM_CQI_RAW_DATA_3_size "„d"
#define GP1_TSTM_CQI_RAW_DATA_3 GP1_TSTM_CQI_RAW_DATA_3__enum,GP1_TSTM_CQI_RAW_DATA_3_size

// GP1_TSTM_CQI_RAW_DATA_4
#define GP1_TSTM_CQI_RAW_DATA_4_size "„d"
#define GP1_TSTM_CQI_RAW_DATA_4 GP1_TSTM_CQI_RAW_DATA_4__enum,GP1_TSTM_CQI_RAW_DATA_4_size

// GP1_TSTM_CQI_PARSW_RLT_1
#define GP1_TSTM_CQI_PARSW_RLT_1_size "ˆd"
#define GP1_TSTM_CQI_PARSW_RLT_1 GP1_TSTM_CQI_PARSW_RLT_1__enum,GP1_TSTM_CQI_PARSW_RLT_1_size

// GP1_TSTM_CQI_PARSW_RLT_2
#define GP1_TSTM_CQI_PARSW_RLT_2_size "ˆd"
#define GP1_TSTM_CQI_PARSW_RLT_2 GP1_TSTM_CQI_PARSW_RLT_2__enum,GP1_TSTM_CQI_PARSW_RLT_2_size

// GP1_TSTM_CQI_PARSW_RLT_3
#define GP1_TSTM_CQI_PARSW_RLT_3_size "d"
#define GP1_TSTM_CQI_PARSW_RLT_3 GP1_TSTM_CQI_PARSW_RLT_3__enum,GP1_TSTM_CQI_PARSW_RLT_3_size

// GP1_TSTM_CQI_RANK_CNT
#define GP1_TSTM_CQI_RANK_CNT_size "„d"
#define GP1_TSTM_CQI_RANK_CNT GP1_TSTM_CQI_RANK_CNT__enum,GP1_TSTM_CQI_RANK_CNT_size

// GP1_TSTM_CQI_OTHER_CNT_1
#define GP1_TSTM_CQI_OTHER_CNT_1_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_1 GP1_TSTM_CQI_OTHER_CNT_1__enum,GP1_TSTM_CQI_OTHER_CNT_1_size

// GP1_TSTM_CQI_OTHER_CNT_2
#define GP1_TSTM_CQI_OTHER_CNT_2_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_2 GP1_TSTM_CQI_OTHER_CNT_2__enum,GP1_TSTM_CQI_OTHER_CNT_2_size

// GP1_TSTM_CQI_OTHER_CNT_3
#define GP1_TSTM_CQI_OTHER_CNT_3_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_3 GP1_TSTM_CQI_OTHER_CNT_3__enum,GP1_TSTM_CQI_OTHER_CNT_3_size

// GP1_TSTM_CQI_OTHER_CNT_4
#define GP1_TSTM_CQI_OTHER_CNT_4_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_4 GP1_TSTM_CQI_OTHER_CNT_4__enum,GP1_TSTM_CQI_OTHER_CNT_4_size

// GP1_TSTM_CQI_OTHER_CNT_5
#define GP1_TSTM_CQI_OTHER_CNT_5_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_5 GP1_TSTM_CQI_OTHER_CNT_5__enum,GP1_TSTM_CQI_OTHER_CNT_5_size

// GP1_TSTM_CQI_OTHER_CNT_6
#define GP1_TSTM_CQI_OTHER_CNT_6_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_6 GP1_TSTM_CQI_OTHER_CNT_6__enum,GP1_TSTM_CQI_OTHER_CNT_6_size

// GP1_TSTM_CQI_OTHER_CNT_7
#define GP1_TSTM_CQI_OTHER_CNT_7_size "d"
#define GP1_TSTM_CQI_OTHER_CNT_7 GP1_TSTM_CQI_OTHER_CNT_7__enum,GP1_TSTM_CQI_OTHER_CNT_7_size

// GP2_FHC_CURR_TIME
#define GP2_FHC_CURR_TIME_size "ƒd"
#define GP2_FHC_CURR_TIME GP2_FHC_CURR_TIME__enum,GP2_FHC_CURR_TIME_size

// GP2_FHC_RCV_RSSI_RPT
#define GP2_FHC_RCV_RSSI_RPT_size NULL
#define GP2_FHC_RCV_RSSI_RPT GP2_FHC_RCV_RSSI_RPT__enum,GP2_FHC_RCV_RSSI_RPT_size

// GP2_FHC_RSSI_RPT_END
#define GP2_FHC_RSSI_RPT_END_size NULL
#define GP2_FHC_RSSI_RPT_END GP2_FHC_RSSI_RPT_END__enum,GP2_FHC_RSSI_RPT_END_size

// GP2_FHC_RECORD_IDX
#define GP2_FHC_RECORD_IDX_size "„d"
#define GP2_FHC_RECORD_IDX GP2_FHC_RECORD_IDX__enum,GP2_FHC_RECORD_IDX_size

// GP2_FHC_TX_RPT_END
#define GP2_FHC_TX_RPT_END_size NULL
#define GP2_FHC_TX_RPT_END GP2_FHC_TX_RPT_END__enum,GP2_FHC_TX_RPT_END_size

// GP2_FHC_PWR_DETECT_VALUE
#define GP2_FHC_PWR_DETECT_VALUE_size "d"
#define GP2_FHC_PWR_DETECT_VALUE GP2_FHC_PWR_DETECT_VALUE__enum,GP2_FHC_PWR_DETECT_VALUE_size

// GP2_FHC_REF_BUFF_IDX
#define GP2_FHC_REF_BUFF_IDX_size "d"
#define GP2_FHC_REF_BUFF_IDX GP2_FHC_REF_BUFF_IDX__enum,GP2_FHC_REF_BUFF_IDX_size

// GP2_FHC_CHK_PROTECT
#define GP2_FHC_CHK_PROTECT_size NULL
#define GP2_FHC_CHK_PROTECT GP2_FHC_CHK_PROTECT__enum,GP2_FHC_CHK_PROTECT_size

// GP2_FHC_TX_TRIG_CHK
#define GP2_FHC_TX_TRIG_CHK_size NULL
#define GP2_FHC_TX_TRIG_CHK GP2_FHC_TX_TRIG_CHK__enum,GP2_FHC_TX_TRIG_CHK_size

// GP2_FHC_UPDT_DRAM_TBL
#define GP2_FHC_UPDT_DRAM_TBL_size "‚d"
#define GP2_FHC_UPDT_DRAM_TBL GP2_FHC_UPDT_DRAM_TBL__enum,GP2_FHC_UPDT_DRAM_TBL_size

// GP2_FHC_NEXT_TX_TRIGGER_TIME
#define GP2_FHC_NEXT_TX_TRIGGER_TIME_size "d"
#define GP2_FHC_NEXT_TX_TRIGGER_TIME GP2_FHC_NEXT_TX_TRIGGER_TIME__enum,GP2_FHC_NEXT_TX_TRIGGER_TIME_size

// GP2_FHC_NEXT_RX_TRIGGER_TIME
#define GP2_FHC_NEXT_RX_TRIGGER_TIME_size "d"
#define GP2_FHC_NEXT_RX_TRIGGER_TIME GP2_FHC_NEXT_RX_TRIGGER_TIME__enum,GP2_FHC_NEXT_RX_TRIGGER_TIME_size

// GP2_FHC_CHK_TYPE
#define GP2_FHC_CHK_TYPE_size "d"
#define GP2_FHC_CHK_TYPE GP2_FHC_CHK_TYPE__enum,GP2_FHC_CHK_TYPE_size

// GP2_FHC_CHNG_FREQ
#define GP2_FHC_CHNG_FREQ_size "d"
#define GP2_FHC_CHNG_FREQ GP2_FHC_CHNG_FREQ__enum,GP2_FHC_CHNG_FREQ_size

// GP2_FHC_CHNG_BAND
#define GP2_FHC_CHNG_BAND_size "d"
#define GP2_FHC_CHNG_BAND GP2_FHC_CHNG_BAND__enum,GP2_FHC_CHNG_BAND_size

// GP2_FHC_UPDT_CMP_RESULT
#define GP2_FHC_UPDT_CMP_RESULT_size "‚d"
#define GP2_FHC_UPDT_CMP_RESULT GP2_FHC_UPDT_CMP_RESULT__enum,GP2_FHC_UPDT_CMP_RESULT_size

// GP2_FHC_STEP_TIME
#define GP2_FHC_STEP_TIME_size "d"
#define GP2_FHC_STEP_TIME GP2_FHC_STEP_TIME__enum,GP2_FHC_STEP_TIME_size

// GP2_FHC_SWITCH_TIME
#define GP2_FHC_SWITCH_TIME_size "d"
#define GP2_FHC_SWITCH_TIME GP2_FHC_SWITCH_TIME__enum,GP2_FHC_SWITCH_TIME_size

// GP2_FHC_TX_TRIGG_END
#define GP2_FHC_TX_TRIGG_END_size NULL
#define GP2_FHC_TX_TRIGG_END GP2_FHC_TX_TRIGG_END__enum,GP2_FHC_TX_TRIGG_END_size

// GP2_FHC_RX_TRIGG_END
#define GP2_FHC_RX_TRIGG_END_size NULL
#define GP2_FHC_RX_TRIGG_END GP2_FHC_RX_TRIGG_END__enum,GP2_FHC_RX_TRIGG_END_size

// GP2_FHC_SET_RX_TRIGG
#define GP2_FHC_SET_RX_TRIGG_size "†d"
#define GP2_FHC_SET_RX_TRIGG GP2_FHC_SET_RX_TRIGG__enum,GP2_FHC_SET_RX_TRIGG_size

// GP2_FHC_SET_TX_TRIGG
#define GP2_FHC_SET_TX_TRIGG_size "d"
#define GP2_FHC_SET_TX_TRIGG GP2_FHC_SET_TX_TRIGG__enum,GP2_FHC_SET_TX_TRIGG_size

// GP2_FHC_STATE
#define GP2_FHC_STATE_size "c"
#define GP2_FHC_STATE GP2_FHC_STATE__enum,GP2_FHC_STATE_size

// GP2_FHC_NEXT_DUPLEX_TIME
#define GP2_FHC_NEXT_DUPLEX_TIME_size "‚d"
#define GP2_FHC_NEXT_DUPLEX_TIME GP2_FHC_NEXT_DUPLEX_TIME__enum,GP2_FHC_NEXT_DUPLEX_TIME_size

// GP2_FHC_CHK_RX_EXE_GREATER_FLAG
#define GP2_FHC_CHK_RX_EXE_GREATER_FLAG_size "d"
#define GP2_FHC_CHK_RX_EXE_GREATER_FLAG GP2_FHC_CHK_RX_EXE_GREATER_FLAG__enum,GP2_FHC_CHK_RX_EXE_GREATER_FLAG_size

// GP2_FHC_SET_UL_PARAM
#define GP2_FHC_SET_UL_PARAM_size "‚d"
#define GP2_FHC_SET_UL_PARAM GP2_FHC_SET_UL_PARAM__enum,GP2_FHC_SET_UL_PARAM_size

// GP2_FHC_SET_CELL_TABLE
#define GP2_FHC_SET_CELL_TABLE_size "ƒd"
#define GP2_FHC_SET_CELL_TABLE GP2_FHC_SET_CELL_TABLE__enum,GP2_FHC_SET_CELL_TABLE_size

// GP2_FHC_TPC_DRAM_UPDT
#define GP2_FHC_TPC_DRAM_UPDT_size "d"
#define GP2_FHC_TPC_DRAM_UPDT GP2_FHC_TPC_DRAM_UPDT__enum,GP2_FHC_TPC_DRAM_UPDT_size

// GP1_TSTM_UPDT_STRT_TIME_BASE
#define GP1_TSTM_UPDT_STRT_TIME_BASE_size "d"
#define GP1_TSTM_UPDT_STRT_TIME_BASE GP1_TSTM_UPDT_STRT_TIME_BASE__enum,GP1_TSTM_UPDT_STRT_TIME_BASE_size

// GP1_TSTM_FSM_PRESCH_CMD
#define GP1_TSTM_FSM_PRESCH_CMD_size "…d"
#define GP1_TSTM_FSM_PRESCH_CMD GP1_TSTM_FSM_PRESCH_CMD__enum,GP1_TSTM_FSM_PRESCH_CMD_size

// GP1_TSTM_FSM_SRCH_RPT_CID
#define GP1_TSTM_FSM_SRCH_RPT_CID_size "ƒd"
#define GP1_TSTM_FSM_SRCH_RPT_CID GP1_TSTM_FSM_SRCH_RPT_CID__enum,GP1_TSTM_FSM_SRCH_RPT_CID_size

// GP1_TSTM_FSM_RX_CTRL
#define GP1_TSTM_FSM_RX_CTRL_size "…d"
#define GP1_TSTM_FSM_RX_CTRL GP1_TSTM_FSM_RX_CTRL__enum,GP1_TSTM_FSM_RX_CTRL_size

// GP1_TSTM_FSM_RX_TIME
#define GP1_TSTM_FSM_RX_TIME_size "…d"
#define GP1_TSTM_FSM_RX_TIME GP1_TSTM_FSM_RX_TIME__enum,GP1_TSTM_FSM_RX_TIME_size

// GP1_TSTM_FSM_RX_CTRL_RTN
#define GP1_TSTM_FSM_RX_CTRL_RTN_size "d"
#define GP1_TSTM_FSM_RX_CTRL_RTN GP1_TSTM_FSM_RX_CTRL_RTN__enum,GP1_TSTM_FSM_RX_CTRL_RTN_size

// GP1_TSTM_FSM_C_RNTI_SUSP_CHK
#define GP1_TSTM_FSM_C_RNTI_SUSP_CHK_size "‚d"
#define GP1_TSTM_FSM_C_RNTI_SUSP_CHK GP1_TSTM_FSM_C_RNTI_SUSP_CHK__enum,GP1_TSTM_FSM_C_RNTI_SUSP_CHK_size

// GP1_TSTM_FSM_C_RNTI_SUSP_TIME
#define GP1_TSTM_FSM_C_RNTI_SUSP_TIME_size "‚d"
#define GP1_TSTM_FSM_C_RNTI_SUSP_TIME GP1_TSTM_FSM_C_RNTI_SUSP_TIME__enum,GP1_TSTM_FSM_C_RNTI_SUSP_TIME_size

// GP1_TSTM_FSM_CMD_INDX
#define GP1_TSTM_FSM_CMD_INDX_size "‚d"
#define GP1_TSTM_FSM_CMD_INDX GP1_TSTM_FSM_CMD_INDX__enum,GP1_TSTM_FSM_CMD_INDX_size

// GP1_TSTM_FSM_CMD_TIME_MATCH
#define GP1_TSTM_FSM_CMD_TIME_MATCH_size "ƒd"
#define GP1_TSTM_FSM_CMD_TIME_MATCH GP1_TSTM_FSM_CMD_TIME_MATCH__enum,GP1_TSTM_FSM_CMD_TIME_MATCH_size

// GP1_TSTM_FSM_CELL_TBL_SET
#define GP1_TSTM_FSM_CELL_TBL_SET_size "d"
#define GP1_TSTM_FSM_CELL_TBL_SET GP1_TSTM_FSM_CELL_TBL_SET__enum,GP1_TSTM_FSM_CELL_TBL_SET_size

// GP1_TSTM_FSM_UPDT_SRV_INFO
#define GP1_TSTM_FSM_UPDT_SRV_INFO_size "‚d"
#define GP1_TSTM_FSM_UPDT_SRV_INFO GP1_TSTM_FSM_UPDT_SRV_INFO__enum,GP1_TSTM_FSM_UPDT_SRV_INFO_size

// GP1_TSTM_FSM_PHY_TRACK_INFO
#define GP1_TSTM_FSM_PHY_TRACK_INFO_size "„d"
#define GP1_TSTM_FSM_PHY_TRACK_INFO GP1_TSTM_FSM_PHY_TRACK_INFO__enum,GP1_TSTM_FSM_PHY_TRACK_INFO_size

// GP1_TSTM_FSM_DL_UL_INFO_RPT
#define GP1_TSTM_FSM_DL_UL_INFO_RPT_size "…d"
#define GP1_TSTM_FSM_DL_UL_INFO_RPT GP1_TSTM_FSM_DL_UL_INFO_RPT__enum,GP1_TSTM_FSM_DL_UL_INFO_RPT_size

// GP1_TSTM_FSM_DL_BC_RPT
#define GP1_TSTM_FSM_DL_BC_RPT_size "†d"
#define GP1_TSTM_FSM_DL_BC_RPT GP1_TSTM_FSM_DL_BC_RPT__enum,GP1_TSTM_FSM_DL_BC_RPT_size

// GP1_TSTM_QUERY_NVRAM_ID
#define GP1_TSTM_QUERY_NVRAM_ID_size "…d"
#define GP1_TSTM_QUERY_NVRAM_ID GP1_TSTM_QUERY_NVRAM_ID__enum,GP1_TSTM_QUERY_NVRAM_ID_size

// GP2_NSFT_LIST_SET_TX_TRIGG
#define GP2_NSFT_LIST_SET_TX_TRIGG_size "†d"
#define GP2_NSFT_LIST_SET_TX_TRIGG GP2_NSFT_LIST_SET_TX_TRIGG__enum,GP2_NSFT_LIST_SET_TX_TRIGG_size

// GP2_NSFT_LIST_TX_TRIGG_OFFSET
#define GP2_NSFT_LIST_TX_TRIGG_OFFSET_size "d"
#define GP2_NSFT_LIST_TX_TRIGG_OFFSET GP2_NSFT_LIST_TX_TRIGG_OFFSET__enum,GP2_NSFT_LIST_TX_TRIGG_OFFSET_size

// GP2_NSFT_LIST_RE_SYNC_TIME
#define GP2_NSFT_LIST_RE_SYNC_TIME_size "d"
#define GP2_NSFT_LIST_RE_SYNC_TIME GP2_NSFT_LIST_RE_SYNC_TIME__enum,GP2_NSFT_LIST_RE_SYNC_TIME_size

// GP2_TSTM_FHC_NEXT_STATE
#define GP2_TSTM_FHC_NEXT_STATE_size "c"
#define GP2_TSTM_FHC_NEXT_STATE GP2_TSTM_FHC_NEXT_STATE__enum,GP2_TSTM_FHC_NEXT_STATE_size

// GP2_TSTM_SET_TX_PATH
#define GP2_TSTM_SET_TX_PATH_size NULL
#define GP2_TSTM_SET_TX_PATH GP2_TSTM_SET_TX_PATH__enum,GP2_TSTM_SET_TX_PATH_size

// GP1_TSTM_EARFCN_TO_FREQ
#define GP1_TSTM_EARFCN_TO_FREQ_size "ƒd"
#define GP1_TSTM_EARFCN_TO_FREQ GP1_TSTM_EARFCN_TO_FREQ__enum,GP1_TSTM_EARFCN_TO_FREQ_size

// GP1_TSTM_FREQ_TO_EARFCN
#define GP1_TSTM_FREQ_TO_EARFCN_size "ƒd"
#define GP1_TSTM_FREQ_TO_EARFCN GP1_TSTM_FREQ_TO_EARFCN__enum,GP1_TSTM_FREQ_TO_EARFCN_size

// GP1_TSTM_MIB_CRC_RLT
#define GP1_TSTM_MIB_CRC_RLT_size "d"
#define GP1_TSTM_MIB_CRC_RLT GP1_TSTM_MIB_CRC_RLT__enum,GP1_TSTM_MIB_CRC_RLT_size

// GP1_TSTM_TAS_CFG_META
#define GP1_TSTM_TAS_CFG_META_size "d"
#define GP1_TSTM_TAS_CFG_META GP1_TSTM_TAS_CFG_META__enum,GP1_TSTM_TAS_CFG_META_size

// GP1_TSTM_TAS_CFG_NVRAM
#define GP1_TSTM_TAS_CFG_NVRAM_size "„d"
#define GP1_TSTM_TAS_CFG_NVRAM GP1_TSTM_TAS_CFG_NVRAM__enum,GP1_TSTM_TAS_CFG_NVRAM_size

// GP1_TSTM_MSG_FORCE_TX_PWR
#define GP1_TSTM_MSG_FORCE_TX_PWR_size "h"
#define GP1_TSTM_MSG_FORCE_TX_PWR GP1_TSTM_MSG_FORCE_TX_PWR__enum,GP1_TSTM_MSG_FORCE_TX_PWR_size

// GP1_TSTM_FORCE_TX_PWR_PARA1
#define GP1_TSTM_FORCE_TX_PWR_PARA1_size "ƒh"
#define GP1_TSTM_FORCE_TX_PWR_PARA1 GP1_TSTM_FORCE_TX_PWR_PARA1__enum,GP1_TSTM_FORCE_TX_PWR_PARA1_size

// GP1_TSTM_FORCE_TX_PWR_PARA2
#define GP1_TSTM_FORCE_TX_PWR_PARA2_size "ƒh"
#define GP1_TSTM_FORCE_TX_PWR_PARA2 GP1_TSTM_FORCE_TX_PWR_PARA2__enum,GP1_TSTM_FORCE_TX_PWR_PARA2_size

// GP1_TSTM_FORCE_TX_PWR_PARA3
#define GP1_TSTM_FORCE_TX_PWR_PARA3_size "„h"
#define GP1_TSTM_FORCE_TX_PWR_PARA3 GP1_TSTM_FORCE_TX_PWR_PARA3__enum,GP1_TSTM_FORCE_TX_PWR_PARA3_size

// GP2_TSTM_PRS_RPT
#define GP2_TSTM_PRS_RPT_size "‚d"
#define GP2_TSTM_PRS_RPT GP2_TSTM_PRS_RPT__enum,GP2_TSTM_PRS_RPT_size

// GP2_TSTM_PRS_SCHDL_STATE
#define GP2_TSTM_PRS_SCHDL_STATE_size "‚c"
#define GP2_TSTM_PRS_SCHDL_STATE GP2_TSTM_PRS_SCHDL_STATE__enum,GP2_TSTM_PRS_SCHDL_STATE_size

// GP2_TSTM_RSTD_CNT
#define GP2_TSTM_RSTD_CNT_size "d"
#define GP2_TSTM_RSTD_CNT GP2_TSTM_RSTD_CNT__enum,GP2_TSTM_RSTD_CNT_size

// WARN_TSTM
#define WARN_TSTM_size NULL
#define WARN_TSTM WARN_TSTM__enum,WARN_TSTM_size

// WARN_EM_FORCE_TX_NOT_IN_FLIGHT
#define WARN_EM_FORCE_TX_NOT_IN_FLIGHT_size NULL
#define WARN_EM_FORCE_TX_NOT_IN_FLIGHT WARN_EM_FORCE_TX_NOT_IN_FLIGHT__enum,WARN_EM_FORCE_TX_NOT_IN_FLIGHT_size

// WARN_TX_REPORT_NOT_IN_FORCE_TX_MODE
#define WARN_TX_REPORT_NOT_IN_FORCE_TX_MODE_size NULL
#define WARN_TX_REPORT_NOT_IN_FORCE_TX_MODE WARN_TX_REPORT_NOT_IN_FORCE_TX_MODE__enum,WARN_TX_REPORT_NOT_IN_FORCE_TX_MODE_size

// WARN_TSTM_TAS
#define WARN_TSTM_TAS_size NULL
#define WARN_TSTM_TAS WARN_TSTM_TAS__enum,WARN_TSTM_TAS_size

// ERR_TSTM
#define ERR_TSTM_size "c"
#define ERR_TSTM ERR_TSTM__enum,ERR_TSTM_size

// ERR_TSTM_REDO
#define ERR_TSTM_REDO_size "c"
#define ERR_TSTM_REDO ERR_TSTM_REDO__enum,ERR_TSTM_REDO_size

// ERR_TSTM_EM_FORCE_TX_PARA
#define ERR_TSTM_EM_FORCE_TX_PARA_size "h"
#define ERR_TSTM_EM_FORCE_TX_PARA ERR_TSTM_EM_FORCE_TX_PARA__enum,ERR_TSTM_EM_FORCE_TX_PARA_size


#endif // test_mode_trc_gen.h
