/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A_6_Out */
#define A_6_Out__0__INTTYPE CYREG_PICU0_INTTYPE6
#define A_6_Out__0__MASK 0x40u
#define A_6_Out__0__PC CYREG_PRT0_PC6
#define A_6_Out__0__PORT 0u
#define A_6_Out__0__SHIFT 6u
#define A_6_Out__AG CYREG_PRT0_AG
#define A_6_Out__AMUX CYREG_PRT0_AMUX
#define A_6_Out__BIE CYREG_PRT0_BIE
#define A_6_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define A_6_Out__BYP CYREG_PRT0_BYP
#define A_6_Out__CTL CYREG_PRT0_CTL
#define A_6_Out__DM0 CYREG_PRT0_DM0
#define A_6_Out__DM1 CYREG_PRT0_DM1
#define A_6_Out__DM2 CYREG_PRT0_DM2
#define A_6_Out__DR CYREG_PRT0_DR
#define A_6_Out__INP_DIS CYREG_PRT0_INP_DIS
#define A_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A_6_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A_6_Out__LCD_EN CYREG_PRT0_LCD_EN
#define A_6_Out__MASK 0x40u
#define A_6_Out__PORT 0u
#define A_6_Out__PRT CYREG_PRT0_PRT
#define A_6_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A_6_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A_6_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A_6_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A_6_Out__PS CYREG_PRT0_PS
#define A_6_Out__SHIFT 6u
#define A_6_Out__SLW CYREG_PRT0_SLW

/* A_Sharp_6_Out */
#define A_Sharp_6_Out__0__INTTYPE CYREG_PICU1_INTTYPE6
#define A_Sharp_6_Out__0__MASK 0x40u
#define A_Sharp_6_Out__0__PC CYREG_PRT1_PC6
#define A_Sharp_6_Out__0__PORT 1u
#define A_Sharp_6_Out__0__SHIFT 6u
#define A_Sharp_6_Out__AG CYREG_PRT1_AG
#define A_Sharp_6_Out__AMUX CYREG_PRT1_AMUX
#define A_Sharp_6_Out__BIE CYREG_PRT1_BIE
#define A_Sharp_6_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define A_Sharp_6_Out__BYP CYREG_PRT1_BYP
#define A_Sharp_6_Out__CTL CYREG_PRT1_CTL
#define A_Sharp_6_Out__DM0 CYREG_PRT1_DM0
#define A_Sharp_6_Out__DM1 CYREG_PRT1_DM1
#define A_Sharp_6_Out__DM2 CYREG_PRT1_DM2
#define A_Sharp_6_Out__DR CYREG_PRT1_DR
#define A_Sharp_6_Out__INP_DIS CYREG_PRT1_INP_DIS
#define A_Sharp_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define A_Sharp_6_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define A_Sharp_6_Out__LCD_EN CYREG_PRT1_LCD_EN
#define A_Sharp_6_Out__MASK 0x40u
#define A_Sharp_6_Out__PORT 1u
#define A_Sharp_6_Out__PRT CYREG_PRT1_PRT
#define A_Sharp_6_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define A_Sharp_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define A_Sharp_6_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define A_Sharp_6_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define A_Sharp_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define A_Sharp_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define A_Sharp_6_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define A_Sharp_6_Out__PS CYREG_PRT1_PS
#define A_Sharp_6_Out__SHIFT 6u
#define A_Sharp_6_Out__SLW CYREG_PRT1_SLW

/* B_6_Out */
#define B_6_Out__0__INTTYPE CYREG_PICU15_INTTYPE1
#define B_6_Out__0__MASK 0x02u
#define B_6_Out__0__PC CYREG_IO_PC_PRT15_PC1
#define B_6_Out__0__PORT 15u
#define B_6_Out__0__SHIFT 1u
#define B_6_Out__AG CYREG_PRT15_AG
#define B_6_Out__AMUX CYREG_PRT15_AMUX
#define B_6_Out__BIE CYREG_PRT15_BIE
#define B_6_Out__BIT_MASK CYREG_PRT15_BIT_MASK
#define B_6_Out__BYP CYREG_PRT15_BYP
#define B_6_Out__CTL CYREG_PRT15_CTL
#define B_6_Out__DM0 CYREG_PRT15_DM0
#define B_6_Out__DM1 CYREG_PRT15_DM1
#define B_6_Out__DM2 CYREG_PRT15_DM2
#define B_6_Out__DR CYREG_PRT15_DR
#define B_6_Out__INP_DIS CYREG_PRT15_INP_DIS
#define B_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define B_6_Out__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define B_6_Out__LCD_EN CYREG_PRT15_LCD_EN
#define B_6_Out__MASK 0x02u
#define B_6_Out__PORT 15u
#define B_6_Out__PRT CYREG_PRT15_PRT
#define B_6_Out__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define B_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define B_6_Out__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define B_6_Out__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define B_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define B_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define B_6_Out__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define B_6_Out__PS CYREG_PRT15_PS
#define B_6_Out__SHIFT 1u
#define B_6_Out__SLW CYREG_PRT15_SLW

/* C1 */
#define C1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define C1__0__MASK 0x04u
#define C1__0__PC CYREG_PRT2_PC2
#define C1__0__PORT 2u
#define C1__0__SHIFT 2u
#define C1__AG CYREG_PRT2_AG
#define C1__AMUX CYREG_PRT2_AMUX
#define C1__BIE CYREG_PRT2_BIE
#define C1__BIT_MASK CYREG_PRT2_BIT_MASK
#define C1__BYP CYREG_PRT2_BYP
#define C1__CTL CYREG_PRT2_CTL
#define C1__DM0 CYREG_PRT2_DM0
#define C1__DM1 CYREG_PRT2_DM1
#define C1__DM2 CYREG_PRT2_DM2
#define C1__DR CYREG_PRT2_DR
#define C1__INP_DIS CYREG_PRT2_INP_DIS
#define C1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C1__LCD_EN CYREG_PRT2_LCD_EN
#define C1__MASK 0x04u
#define C1__PORT 2u
#define C1__PRT CYREG_PRT2_PRT
#define C1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C1__PS CYREG_PRT2_PS
#define C1__SHIFT 2u
#define C1__SLW CYREG_PRT2_SLW

/* C2 */
#define C2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define C2__0__MASK 0x02u
#define C2__0__PC CYREG_PRT2_PC1
#define C2__0__PORT 2u
#define C2__0__SHIFT 1u
#define C2__AG CYREG_PRT2_AG
#define C2__AMUX CYREG_PRT2_AMUX
#define C2__BIE CYREG_PRT2_BIE
#define C2__BIT_MASK CYREG_PRT2_BIT_MASK
#define C2__BYP CYREG_PRT2_BYP
#define C2__CTL CYREG_PRT2_CTL
#define C2__DM0 CYREG_PRT2_DM0
#define C2__DM1 CYREG_PRT2_DM1
#define C2__DM2 CYREG_PRT2_DM2
#define C2__DR CYREG_PRT2_DR
#define C2__INP_DIS CYREG_PRT2_INP_DIS
#define C2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C2__LCD_EN CYREG_PRT2_LCD_EN
#define C2__MASK 0x02u
#define C2__PORT 2u
#define C2__PRT CYREG_PRT2_PRT
#define C2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C2__PS CYREG_PRT2_PS
#define C2__SHIFT 1u
#define C2__SLW CYREG_PRT2_SLW

/* C3 */
#define C3__0__INTTYPE CYREG_PICU0_INTTYPE0
#define C3__0__MASK 0x01u
#define C3__0__PC CYREG_PRT0_PC0
#define C3__0__PORT 0u
#define C3__0__SHIFT 0u
#define C3__AG CYREG_PRT0_AG
#define C3__AMUX CYREG_PRT0_AMUX
#define C3__BIE CYREG_PRT0_BIE
#define C3__BIT_MASK CYREG_PRT0_BIT_MASK
#define C3__BYP CYREG_PRT0_BYP
#define C3__CTL CYREG_PRT0_CTL
#define C3__DM0 CYREG_PRT0_DM0
#define C3__DM1 CYREG_PRT0_DM1
#define C3__DM2 CYREG_PRT0_DM2
#define C3__DR CYREG_PRT0_DR
#define C3__INP_DIS CYREG_PRT0_INP_DIS
#define C3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define C3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C3__LCD_EN CYREG_PRT0_LCD_EN
#define C3__MASK 0x01u
#define C3__PORT 0u
#define C3__PRT CYREG_PRT0_PRT
#define C3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C3__PS CYREG_PRT0_PS
#define C3__SHIFT 0u
#define C3__SLW CYREG_PRT0_SLW

/* C4 */
#define C4__0__INTTYPE CYREG_PICU2_INTTYPE4
#define C4__0__MASK 0x10u
#define C4__0__PC CYREG_PRT2_PC4
#define C4__0__PORT 2u
#define C4__0__SHIFT 4u
#define C4__AG CYREG_PRT2_AG
#define C4__AMUX CYREG_PRT2_AMUX
#define C4__BIE CYREG_PRT2_BIE
#define C4__BIT_MASK CYREG_PRT2_BIT_MASK
#define C4__BYP CYREG_PRT2_BYP
#define C4__CTL CYREG_PRT2_CTL
#define C4__DM0 CYREG_PRT2_DM0
#define C4__DM1 CYREG_PRT2_DM1
#define C4__DM2 CYREG_PRT2_DM2
#define C4__DR CYREG_PRT2_DR
#define C4__INP_DIS CYREG_PRT2_INP_DIS
#define C4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C4__LCD_EN CYREG_PRT2_LCD_EN
#define C4__MASK 0x10u
#define C4__PORT 2u
#define C4__PRT CYREG_PRT2_PRT
#define C4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C4__PS CYREG_PRT2_PS
#define C4__SHIFT 4u
#define C4__SLW CYREG_PRT2_SLW

/* C5 */
#define C5__0__INTTYPE CYREG_PICU2_INTTYPE3
#define C5__0__MASK 0x08u
#define C5__0__PC CYREG_PRT2_PC3
#define C5__0__PORT 2u
#define C5__0__SHIFT 3u
#define C5__AG CYREG_PRT2_AG
#define C5__AMUX CYREG_PRT2_AMUX
#define C5__BIE CYREG_PRT2_BIE
#define C5__BIT_MASK CYREG_PRT2_BIT_MASK
#define C5__BYP CYREG_PRT2_BYP
#define C5__CTL CYREG_PRT2_CTL
#define C5__DM0 CYREG_PRT2_DM0
#define C5__DM1 CYREG_PRT2_DM1
#define C5__DM2 CYREG_PRT2_DM2
#define C5__DR CYREG_PRT2_DR
#define C5__INP_DIS CYREG_PRT2_INP_DIS
#define C5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C5__LCD_EN CYREG_PRT2_LCD_EN
#define C5__MASK 0x08u
#define C5__PORT 2u
#define C5__PRT CYREG_PRT2_PRT
#define C5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C5__PS CYREG_PRT2_PS
#define C5__SHIFT 3u
#define C5__SLW CYREG_PRT2_SLW

/* C6 */
#define C6__0__INTTYPE CYREG_PICU2_INTTYPE0
#define C6__0__MASK 0x01u
#define C6__0__PC CYREG_PRT2_PC0
#define C6__0__PORT 2u
#define C6__0__SHIFT 0u
#define C6__AG CYREG_PRT2_AG
#define C6__AMUX CYREG_PRT2_AMUX
#define C6__BIE CYREG_PRT2_BIE
#define C6__BIT_MASK CYREG_PRT2_BIT_MASK
#define C6__BYP CYREG_PRT2_BYP
#define C6__CTL CYREG_PRT2_CTL
#define C6__DM0 CYREG_PRT2_DM0
#define C6__DM1 CYREG_PRT2_DM1
#define C6__DM2 CYREG_PRT2_DM2
#define C6__DR CYREG_PRT2_DR
#define C6__INP_DIS CYREG_PRT2_INP_DIS
#define C6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C6__LCD_EN CYREG_PRT2_LCD_EN
#define C6__MASK 0x01u
#define C6__PORT 2u
#define C6__PRT CYREG_PRT2_PRT
#define C6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C6__PS CYREG_PRT2_PS
#define C6__SHIFT 0u
#define C6__SLW CYREG_PRT2_SLW

/* CS5 */
#define CS5__0__INTTYPE CYREG_PICU0_INTTYPE2
#define CS5__0__MASK 0x04u
#define CS5__0__PC CYREG_PRT0_PC2
#define CS5__0__PORT 0u
#define CS5__0__SHIFT 2u
#define CS5__AG CYREG_PRT0_AG
#define CS5__AMUX CYREG_PRT0_AMUX
#define CS5__BIE CYREG_PRT0_BIE
#define CS5__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS5__BYP CYREG_PRT0_BYP
#define CS5__CTL CYREG_PRT0_CTL
#define CS5__DM0 CYREG_PRT0_DM0
#define CS5__DM1 CYREG_PRT0_DM1
#define CS5__DM2 CYREG_PRT0_DM2
#define CS5__DR CYREG_PRT0_DR
#define CS5__INP_DIS CYREG_PRT0_INP_DIS
#define CS5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS5__LCD_EN CYREG_PRT0_LCD_EN
#define CS5__MASK 0x04u
#define CS5__PORT 0u
#define CS5__PRT CYREG_PRT0_PRT
#define CS5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS5__PS CYREG_PRT0_PS
#define CS5__SHIFT 2u
#define CS5__SLW CYREG_PRT0_SLW

/* CS6 */
#define CS6__0__INTTYPE CYREG_PICU0_INTTYPE4
#define CS6__0__MASK 0x10u
#define CS6__0__PC CYREG_PRT0_PC4
#define CS6__0__PORT 0u
#define CS6__0__SHIFT 4u
#define CS6__AG CYREG_PRT0_AG
#define CS6__AMUX CYREG_PRT0_AMUX
#define CS6__BIE CYREG_PRT0_BIE
#define CS6__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS6__BYP CYREG_PRT0_BYP
#define CS6__CTL CYREG_PRT0_CTL
#define CS6__DM0 CYREG_PRT0_DM0
#define CS6__DM1 CYREG_PRT0_DM1
#define CS6__DM2 CYREG_PRT0_DM2
#define CS6__DR CYREG_PRT0_DR
#define CS6__INP_DIS CYREG_PRT0_INP_DIS
#define CS6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS6__LCD_EN CYREG_PRT0_LCD_EN
#define CS6__MASK 0x10u
#define CS6__PORT 0u
#define CS6__PRT CYREG_PRT0_PRT
#define CS6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS6__PS CYREG_PRT0_PS
#define CS6__SHIFT 4u
#define CS6__SLW CYREG_PRT0_SLW

/* C_6_CounterHW */
#define C_6_CounterHW__CAP0 CYREG_TMR0_CAP0
#define C_6_CounterHW__CAP1 CYREG_TMR0_CAP1
#define C_6_CounterHW__CFG0 CYREG_TMR0_CFG0
#define C_6_CounterHW__CFG1 CYREG_TMR0_CFG1
#define C_6_CounterHW__CFG2 CYREG_TMR0_CFG2
#define C_6_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define C_6_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define C_6_CounterHW__PER0 CYREG_TMR0_PER0
#define C_6_CounterHW__PER1 CYREG_TMR0_PER1
#define C_6_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define C_6_CounterHW__PM_ACT_MSK 0x01u
#define C_6_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define C_6_CounterHW__PM_STBY_MSK 0x01u
#define C_6_CounterHW__RT0 CYREG_TMR0_RT0
#define C_6_CounterHW__RT1 CYREG_TMR0_RT1
#define C_6_CounterHW__SR0 CYREG_TMR0_SR0

/* C_Sharp_6_CounterHW */
#define C_Sharp_6_CounterHW__CAP0 CYREG_TMR1_CAP0
#define C_Sharp_6_CounterHW__CAP1 CYREG_TMR1_CAP1
#define C_Sharp_6_CounterHW__CFG0 CYREG_TMR1_CFG0
#define C_Sharp_6_CounterHW__CFG1 CYREG_TMR1_CFG1
#define C_Sharp_6_CounterHW__CFG2 CYREG_TMR1_CFG2
#define C_Sharp_6_CounterHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define C_Sharp_6_CounterHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define C_Sharp_6_CounterHW__PER0 CYREG_TMR1_PER0
#define C_Sharp_6_CounterHW__PER1 CYREG_TMR1_PER1
#define C_Sharp_6_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define C_Sharp_6_CounterHW__PM_ACT_MSK 0x02u
#define C_Sharp_6_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define C_Sharp_6_CounterHW__PM_STBY_MSK 0x02u
#define C_Sharp_6_CounterHW__RT0 CYREG_TMR1_RT0
#define C_Sharp_6_CounterHW__RT1 CYREG_TMR1_RT1
#define C_Sharp_6_CounterHW__SR0 CYREG_TMR1_SR0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* D_6_CounterHW */
#define D_6_CounterHW__CAP0 CYREG_TMR2_CAP0
#define D_6_CounterHW__CAP1 CYREG_TMR2_CAP1
#define D_6_CounterHW__CFG0 CYREG_TMR2_CFG0
#define D_6_CounterHW__CFG1 CYREG_TMR2_CFG1
#define D_6_CounterHW__CFG2 CYREG_TMR2_CFG2
#define D_6_CounterHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define D_6_CounterHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define D_6_CounterHW__PER0 CYREG_TMR2_PER0
#define D_6_CounterHW__PER1 CYREG_TMR2_PER1
#define D_6_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define D_6_CounterHW__PM_ACT_MSK 0x04u
#define D_6_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define D_6_CounterHW__PM_STBY_MSK 0x04u
#define D_6_CounterHW__RT0 CYREG_TMR2_RT0
#define D_6_CounterHW__RT1 CYREG_TMR2_RT1
#define D_6_CounterHW__SR0 CYREG_TMR2_SR0

/* D_6_Out */
#define D_6_Out__0__INTTYPE CYREG_PICU0_INTTYPE1
#define D_6_Out__0__MASK 0x02u
#define D_6_Out__0__PC CYREG_PRT0_PC1
#define D_6_Out__0__PORT 0u
#define D_6_Out__0__SHIFT 1u
#define D_6_Out__AG CYREG_PRT0_AG
#define D_6_Out__AMUX CYREG_PRT0_AMUX
#define D_6_Out__BIE CYREG_PRT0_BIE
#define D_6_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define D_6_Out__BYP CYREG_PRT0_BYP
#define D_6_Out__CTL CYREG_PRT0_CTL
#define D_6_Out__DM0 CYREG_PRT0_DM0
#define D_6_Out__DM1 CYREG_PRT0_DM1
#define D_6_Out__DM2 CYREG_PRT0_DM2
#define D_6_Out__DR CYREG_PRT0_DR
#define D_6_Out__INP_DIS CYREG_PRT0_INP_DIS
#define D_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D_6_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D_6_Out__LCD_EN CYREG_PRT0_LCD_EN
#define D_6_Out__MASK 0x02u
#define D_6_Out__PORT 0u
#define D_6_Out__PRT CYREG_PRT0_PRT
#define D_6_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D_6_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D_6_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D_6_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D_6_Out__PS CYREG_PRT0_PS
#define D_6_Out__SHIFT 1u
#define D_6_Out__SLW CYREG_PRT0_SLW

/* D_SHARP_6_CounterHW */
#define D_SHARP_6_CounterHW__CAP0 CYREG_TMR3_CAP0
#define D_SHARP_6_CounterHW__CAP1 CYREG_TMR3_CAP1
#define D_SHARP_6_CounterHW__CFG0 CYREG_TMR3_CFG0
#define D_SHARP_6_CounterHW__CFG1 CYREG_TMR3_CFG1
#define D_SHARP_6_CounterHW__CFG2 CYREG_TMR3_CFG2
#define D_SHARP_6_CounterHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define D_SHARP_6_CounterHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define D_SHARP_6_CounterHW__PER0 CYREG_TMR3_PER0
#define D_SHARP_6_CounterHW__PER1 CYREG_TMR3_PER1
#define D_SHARP_6_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define D_SHARP_6_CounterHW__PM_ACT_MSK 0x08u
#define D_SHARP_6_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define D_SHARP_6_CounterHW__PM_STBY_MSK 0x08u
#define D_SHARP_6_CounterHW__RT0 CYREG_TMR3_RT0
#define D_SHARP_6_CounterHW__RT1 CYREG_TMR3_RT1
#define D_SHARP_6_CounterHW__SR0 CYREG_TMR3_SR0

/* D_Sharp_6_Out */
#define D_Sharp_6_Out__0__INTTYPE CYREG_PICU0_INTTYPE3
#define D_Sharp_6_Out__0__MASK 0x08u
#define D_Sharp_6_Out__0__PC CYREG_PRT0_PC3
#define D_Sharp_6_Out__0__PORT 0u
#define D_Sharp_6_Out__0__SHIFT 3u
#define D_Sharp_6_Out__AG CYREG_PRT0_AG
#define D_Sharp_6_Out__AMUX CYREG_PRT0_AMUX
#define D_Sharp_6_Out__BIE CYREG_PRT0_BIE
#define D_Sharp_6_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define D_Sharp_6_Out__BYP CYREG_PRT0_BYP
#define D_Sharp_6_Out__CTL CYREG_PRT0_CTL
#define D_Sharp_6_Out__DM0 CYREG_PRT0_DM0
#define D_Sharp_6_Out__DM1 CYREG_PRT0_DM1
#define D_Sharp_6_Out__DM2 CYREG_PRT0_DM2
#define D_Sharp_6_Out__DR CYREG_PRT0_DR
#define D_Sharp_6_Out__INP_DIS CYREG_PRT0_INP_DIS
#define D_Sharp_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D_Sharp_6_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D_Sharp_6_Out__LCD_EN CYREG_PRT0_LCD_EN
#define D_Sharp_6_Out__MASK 0x08u
#define D_Sharp_6_Out__PORT 0u
#define D_Sharp_6_Out__PRT CYREG_PRT0_PRT
#define D_Sharp_6_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D_Sharp_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D_Sharp_6_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D_Sharp_6_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D_Sharp_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D_Sharp_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D_Sharp_6_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D_Sharp_6_Out__PS CYREG_PRT0_PS
#define D_Sharp_6_Out__SHIFT 3u
#define D_Sharp_6_Out__SLW CYREG_PRT0_SLW

/* E_6_Out */
#define E_6_Out__0__INTTYPE CYREG_PICU1_INTTYPE7
#define E_6_Out__0__MASK 0x80u
#define E_6_Out__0__PC CYREG_PRT1_PC7
#define E_6_Out__0__PORT 1u
#define E_6_Out__0__SHIFT 7u
#define E_6_Out__AG CYREG_PRT1_AG
#define E_6_Out__AMUX CYREG_PRT1_AMUX
#define E_6_Out__BIE CYREG_PRT1_BIE
#define E_6_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define E_6_Out__BYP CYREG_PRT1_BYP
#define E_6_Out__CTL CYREG_PRT1_CTL
#define E_6_Out__DM0 CYREG_PRT1_DM0
#define E_6_Out__DM1 CYREG_PRT1_DM1
#define E_6_Out__DM2 CYREG_PRT1_DM2
#define E_6_Out__DR CYREG_PRT1_DR
#define E_6_Out__INP_DIS CYREG_PRT1_INP_DIS
#define E_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define E_6_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define E_6_Out__LCD_EN CYREG_PRT1_LCD_EN
#define E_6_Out__MASK 0x80u
#define E_6_Out__PORT 1u
#define E_6_Out__PRT CYREG_PRT1_PRT
#define E_6_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define E_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define E_6_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define E_6_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define E_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define E_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define E_6_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define E_6_Out__PS CYREG_PRT1_PS
#define E_6_Out__SHIFT 7u
#define E_6_Out__SLW CYREG_PRT1_SLW

/* F_6_Out */
#define F_6_Out__0__INTTYPE CYREG_PICU1_INTTYPE5
#define F_6_Out__0__MASK 0x20u
#define F_6_Out__0__PC CYREG_PRT1_PC5
#define F_6_Out__0__PORT 1u
#define F_6_Out__0__SHIFT 5u
#define F_6_Out__AG CYREG_PRT1_AG
#define F_6_Out__AMUX CYREG_PRT1_AMUX
#define F_6_Out__BIE CYREG_PRT1_BIE
#define F_6_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define F_6_Out__BYP CYREG_PRT1_BYP
#define F_6_Out__CTL CYREG_PRT1_CTL
#define F_6_Out__DM0 CYREG_PRT1_DM0
#define F_6_Out__DM1 CYREG_PRT1_DM1
#define F_6_Out__DM2 CYREG_PRT1_DM2
#define F_6_Out__DR CYREG_PRT1_DR
#define F_6_Out__INP_DIS CYREG_PRT1_INP_DIS
#define F_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define F_6_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define F_6_Out__LCD_EN CYREG_PRT1_LCD_EN
#define F_6_Out__MASK 0x20u
#define F_6_Out__PORT 1u
#define F_6_Out__PRT CYREG_PRT1_PRT
#define F_6_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define F_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define F_6_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define F_6_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define F_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define F_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define F_6_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define F_6_Out__PS CYREG_PRT1_PS
#define F_6_Out__SHIFT 5u
#define F_6_Out__SLW CYREG_PRT1_SLW

/* F_Sharp_6_Out */
#define F_Sharp_6_Out__0__INTTYPE CYREG_PICU1_INTTYPE4
#define F_Sharp_6_Out__0__MASK 0x10u
#define F_Sharp_6_Out__0__PC CYREG_PRT1_PC4
#define F_Sharp_6_Out__0__PORT 1u
#define F_Sharp_6_Out__0__SHIFT 4u
#define F_Sharp_6_Out__AG CYREG_PRT1_AG
#define F_Sharp_6_Out__AMUX CYREG_PRT1_AMUX
#define F_Sharp_6_Out__BIE CYREG_PRT1_BIE
#define F_Sharp_6_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define F_Sharp_6_Out__BYP CYREG_PRT1_BYP
#define F_Sharp_6_Out__CTL CYREG_PRT1_CTL
#define F_Sharp_6_Out__DM0 CYREG_PRT1_DM0
#define F_Sharp_6_Out__DM1 CYREG_PRT1_DM1
#define F_Sharp_6_Out__DM2 CYREG_PRT1_DM2
#define F_Sharp_6_Out__DR CYREG_PRT1_DR
#define F_Sharp_6_Out__INP_DIS CYREG_PRT1_INP_DIS
#define F_Sharp_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define F_Sharp_6_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define F_Sharp_6_Out__LCD_EN CYREG_PRT1_LCD_EN
#define F_Sharp_6_Out__MASK 0x10u
#define F_Sharp_6_Out__PORT 1u
#define F_Sharp_6_Out__PRT CYREG_PRT1_PRT
#define F_Sharp_6_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define F_Sharp_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define F_Sharp_6_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define F_Sharp_6_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define F_Sharp_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define F_Sharp_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define F_Sharp_6_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define F_Sharp_6_Out__PS CYREG_PRT1_PS
#define F_Sharp_6_Out__SHIFT 4u
#define F_Sharp_6_Out__SLW CYREG_PRT1_SLW

/* G_6_Out */
#define G_6_Out__0__INTTYPE CYREG_PICU0_INTTYPE5
#define G_6_Out__0__MASK 0x20u
#define G_6_Out__0__PC CYREG_PRT0_PC5
#define G_6_Out__0__PORT 0u
#define G_6_Out__0__SHIFT 5u
#define G_6_Out__AG CYREG_PRT0_AG
#define G_6_Out__AMUX CYREG_PRT0_AMUX
#define G_6_Out__BIE CYREG_PRT0_BIE
#define G_6_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define G_6_Out__BYP CYREG_PRT0_BYP
#define G_6_Out__CTL CYREG_PRT0_CTL
#define G_6_Out__DM0 CYREG_PRT0_DM0
#define G_6_Out__DM1 CYREG_PRT0_DM1
#define G_6_Out__DM2 CYREG_PRT0_DM2
#define G_6_Out__DR CYREG_PRT0_DR
#define G_6_Out__INP_DIS CYREG_PRT0_INP_DIS
#define G_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define G_6_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define G_6_Out__LCD_EN CYREG_PRT0_LCD_EN
#define G_6_Out__MASK 0x20u
#define G_6_Out__PORT 0u
#define G_6_Out__PRT CYREG_PRT0_PRT
#define G_6_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define G_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define G_6_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define G_6_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define G_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define G_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define G_6_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define G_6_Out__PS CYREG_PRT0_PS
#define G_6_Out__SHIFT 5u
#define G_6_Out__SLW CYREG_PRT0_SLW

/* G_Sharp_6_Out */
#define G_Sharp_6_Out__0__INTTYPE CYREG_PICU1_INTTYPE2
#define G_Sharp_6_Out__0__MASK 0x04u
#define G_Sharp_6_Out__0__PC CYREG_PRT1_PC2
#define G_Sharp_6_Out__0__PORT 1u
#define G_Sharp_6_Out__0__SHIFT 2u
#define G_Sharp_6_Out__AG CYREG_PRT1_AG
#define G_Sharp_6_Out__AMUX CYREG_PRT1_AMUX
#define G_Sharp_6_Out__BIE CYREG_PRT1_BIE
#define G_Sharp_6_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define G_Sharp_6_Out__BYP CYREG_PRT1_BYP
#define G_Sharp_6_Out__CTL CYREG_PRT1_CTL
#define G_Sharp_6_Out__DM0 CYREG_PRT1_DM0
#define G_Sharp_6_Out__DM1 CYREG_PRT1_DM1
#define G_Sharp_6_Out__DM2 CYREG_PRT1_DM2
#define G_Sharp_6_Out__DR CYREG_PRT1_DR
#define G_Sharp_6_Out__INP_DIS CYREG_PRT1_INP_DIS
#define G_Sharp_6_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define G_Sharp_6_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define G_Sharp_6_Out__LCD_EN CYREG_PRT1_LCD_EN
#define G_Sharp_6_Out__MASK 0x04u
#define G_Sharp_6_Out__PORT 1u
#define G_Sharp_6_Out__PRT CYREG_PRT1_PRT
#define G_Sharp_6_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define G_Sharp_6_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define G_Sharp_6_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define G_Sharp_6_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define G_Sharp_6_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define G_Sharp_6_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define G_Sharp_6_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define G_Sharp_6_Out__PS CYREG_PRT1_PS
#define G_Sharp_6_Out__SHIFT 2u
#define G_Sharp_6_Out__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Organ_1"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
