
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2023.2-SP1 <build 147282>)
| Date         : Thu Jun 13 17:26:42 2024
| Design       : Main
| Device       : PG2T390H
| Speed Grade  : -6
| Package      : FFBG900
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                                                                               
 Clock                    Period       Waveform            Type                      Loads       Loads  Sources                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 i_clk_50                 20.0000      {0.0000 10.0000}    Declared                      0           1  {i_clk_50}                                                                                                   
   clk_50                 20.0000      {0.0000 10.0000}    Generated (i_clk_50)       1002           3  {Pll_50mhz/u_gpll/gpll_inst/CLKOUT0}                                                                         
 o_p_clk2core_tx_0        6.4000       {0.0000 3.2000}     Declared                    153           4  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC}     
 o_p_clk2core_rx_0        6.4000       {0.0000 3.2000}     Declared                    632           2  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC}     
 Main|QR1_ref_clk_156_p   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_p}                                                                                          
 Main|QR1_ref_clk_156_n   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_n}                                                                                          
 usclk                    6.4000       {0.0000 3.2000}     Declared                   1590           2  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC} 
 i_clk_100_p              10.0000      {0.0000 5.0000}     Declared                      0           1  {i_clk_100_p}                                                                                                
   clk_312_5              3.2000       {0.0000 1.6000}     Generated (i_clk_100_p)    2358           0  {Debug/u_gpll/gpll_inst/CLKOUT0}                                                                             
 i_clk_100_n              10.0000      {0.0000 5.0000}     Declared                      0           0  {i_clk_100_n}                                                                                                
 CORES|SCANCHAIN_CAPTURE  100.0000     {25.0000 75.0000}   Declared                     11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}                                                             
 CORES|SCANCHAIN_JCLK     50.0000      {0.0000 25.0000}    Declared                    544           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}                                                                  
=====================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_50                        asynchronous               clk_50                                    
 p_clk2core_tx                 asynchronous               o_p_clk2core_tx_0                         
 p_clk2core_rx                 asynchronous               o_p_clk2core_rx_0                         
 usclk                         asynchronous               usclk                                     
 Inferred_clock_group_u_GTP_SCANCHAIN_PG_1
                               asynchronous               CORES|SCANCHAIN_JCLK  CORES|SCANCHAIN_CAPTURE
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0         156.2500 MHz    342.4658 MHz         6.4000         2.9200          3.480
 o_p_clk2core_rx_0         156.2500 MHz    249.1281 MHz         6.4000         4.0140          2.386
 usclk                     156.2500 MHz    202.6342 MHz         6.4000         4.9350          1.465
 clk_50                     50.0000 MHz    208.1165 MHz        20.0000         4.8050         15.195
 clk_312_5                 312.5000 MHz    356.3792 MHz         3.2000         2.8060          0.394
 CORES|SCANCHAIN_JCLK       20.0000 MHz    157.5796 MHz        50.0000         6.3460         43.654
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            3.480       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            2.386       0.000              0           1679
 usclk                  usclk                        1.465       0.000              0           6301
 clk_50                 clk_50                      15.195       0.000              0           3115
 clk_312_5              clk_312_5                    0.394       0.000              0           4168
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_CAPTURE
                                                    47.355       0.000              0             16
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_JCLK        23.950       0.000              0           2170
 CORES|SCANCHAIN_CAPTURE
                        CORES|SCANCHAIN_JCLK        20.958       0.000              0            100
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.116       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.136       0.000              0           1679
 usclk                  usclk                        0.110       0.000              0           6301
 clk_50                 clk_50                       0.067       0.000              0           3115
 clk_312_5              clk_312_5                    0.048       0.000              0           4168
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_CAPTURE
                                                     0.151       0.000              0             16
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_JCLK         0.054       0.000              0           2170
 CORES|SCANCHAIN_CAPTURE
                        CORES|SCANCHAIN_JCLK        24.174       0.000              0            100
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            4.312       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            3.815       0.000              0            601
 usclk                  usclk                        4.973       0.000              0             79
 clk_50                 clk_50                      17.904       0.000              0            864
 clk_312_5              clk_312_5                    0.004       0.000              0           1740
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.560       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.397       0.000              0            601
 usclk                  usclk                        0.374       0.000              0             79
 clk_50                 clk_50                       0.354       0.000              0            864
 clk_312_5              clk_312_5                    1.150       0.000              0           1740
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0                                   2.428       0.000              0            139
 o_p_clk2core_rx_0                                   2.428       0.000              0            609
 usclk                                               2.428       0.000              0           1540
 clk_50                                              9.800       0.000              0            889
 clk_312_5                                           0.828       0.000              0           2358
 CORES|SCANCHAIN_CAPTURE                            49.800       0.000              0             11
 CORES|SCANCHAIN_JCLK                               24.228       0.000              0            544
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            4.779       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            4.264       0.000              0           1679
 usclk                  usclk                        3.702       0.000              0           6301
 clk_50                 clk_50                      17.356       0.000              0           3115
 clk_312_5              clk_312_5                    1.644       0.000              0           4168
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_CAPTURE
                                                    48.165       0.000              0             16
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_JCLK        24.446       0.000              0           2170
 CORES|SCANCHAIN_CAPTURE
                        CORES|SCANCHAIN_JCLK        23.112       0.000              0            100
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.073       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.071       0.000              0           1679
 usclk                  usclk                        0.044       0.000              0           6301
 clk_50                 clk_50                       0.026       0.000              0           3115
 clk_312_5              clk_312_5                    0.022       0.000              0           4168
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_CAPTURE
                                                     0.414       0.000              0             16
 CORES|SCANCHAIN_JCLK   CORES|SCANCHAIN_JCLK         0.053       0.000              0           2170
 CORES|SCANCHAIN_CAPTURE
                        CORES|SCANCHAIN_JCLK        24.333       0.000              0            100
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            5.117       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            4.819       0.000              0            601
 usclk                  usclk                        5.593       0.000              0             79
 clk_50                 clk_50                      18.755       0.000              0            864
 clk_312_5              clk_312_5                    1.423       0.000              0           1740
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.337       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.235       0.000              0            601
 usclk                  usclk                        0.223       0.000              0             79
 clk_50                 clk_50                       0.220       0.000              0            864
 clk_312_5              clk_312_5                    0.647       0.000              0           1740
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0                                   2.662       0.000              0            139
 o_p_clk2core_rx_0                                   2.662       0.000              0            609
 usclk                                               2.662       0.000              0           1540
 clk_50                                              9.800       0.000              0            889
 clk_312_5                                           1.062       0.000              0           2358
 CORES|SCANCHAIN_CAPTURE                            49.800       0.000              0             11
 CORES|SCANCHAIN_JCLK                               24.462       0.000              0            544
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.139
  Launch Clock Delay      :  1.320
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.539       1.320         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.191       1.511 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.396       1.907         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.311       2.218 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.219       2.437         L5GND18          
 CLMS_591_1939/COUT                td                    0.192       2.629 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.629         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/COUT                td                    0.087       2.716 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.716         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1838
 CLMS_591_1951/Y1                  td                    0.128       2.844 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.239       3.083         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9]
 CLMA_597_1950/Y2                  td                    0.212       3.295 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.600       3.895         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [9]
 CLMA_597_1944/A0                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0

 Data arrival time                                                   3.895         Logic Levels: 5  
                                                                                   Logic: 1.121ns(43.534%), Route: 1.454ns(56.466%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.474       7.539         LinkMain/txclk   
 CLMA_597_1944/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.159       7.698                          
 clock uncertainty                                      -0.050       7.648                          

 Setup time                                             -0.273       7.375                          

 Data required time                                                  7.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.375                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.480                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.138
  Launch Clock Delay      :  1.320
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.539       1.320         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.191       1.511 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.396       1.907         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.311       2.218 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.219       2.437         L5GND18          
 CLMS_591_1939/COUT                td                    0.192       2.629 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.629         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/Y3                  td                    0.202       2.831 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/Y
                                   net (fanout=4)        0.388       3.219         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMA_597_1950/CR1                 td                    0.199       3.418 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.500       3.918         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [7]
 CLMA_597_1951/M2                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/D

 Data arrival time                                                   3.918         Logic Levels: 4  
                                                                                   Logic: 1.095ns(42.148%), Route: 1.503ns(57.852%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.473       7.538         LinkMain/txclk   
 CLMA_597_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/CLK
 clock pessimism                                         0.159       7.697                          
 clock uncertainty                                      -0.050       7.647                          

 Setup time                                             -0.129       7.518                          

 Data required time                                                  7.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.518                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.600                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.148
  Launch Clock Delay      :  1.320
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.539       1.320         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.191       1.511 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.396       1.907         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.311       2.218 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.219       2.437         L5GND18          
 CLMS_591_1939/COUT                td                    0.192       2.629 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.629         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/Y0                  td                    0.064       2.693 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.522       3.215         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [4]
 CLMA_597_1932/CR0                 td                    0.308       3.523 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.400       3.923         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [3]
 CLMA_603_1914/M2                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/D

 Data arrival time                                                   3.923         Logic Levels: 4  
                                                                                   Logic: 1.066ns(40.953%), Route: 1.537ns(59.047%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.483       7.548         LinkMain/txclk   
 CLMA_603_1914/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/CLK
 clock pessimism                                         0.159       7.707                          
 clock uncertainty                                      -0.050       7.657                          

 Setup time                                             -0.129       7.528                          

 Data required time                                                  7.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.528                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.605                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[7]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.314
  Launch Clock Delay      :  1.137
  Clock Pessimism Removal :  -0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.472       1.137         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q2                  tco                   0.160       1.297 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.184       1.481         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [2]
 DRM_586_1926/ADB0[7]                                                      f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[7]

 Data arrival time                                                   1.481         Logic Levels: 0  
                                                                                   Logic: 0.160ns(46.512%), Route: 0.184ns(53.488%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.533       1.314         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.159       1.155                          
 clock uncertainty                                       0.000       1.155                          

 Hold time                                               0.210       1.365                          

 Data required time                                                  1.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.365                          
 Data arrival time                                                   1.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[8]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.314
  Launch Clock Delay      :  1.137
  Clock Pessimism Removal :  -0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.472       1.137         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q3                  tco                   0.160       1.297 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.185       1.482         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [3]
 DRM_586_1926/ADB0[8]                                                      f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[8]

 Data arrival time                                                   1.482         Logic Levels: 0  
                                                                                   Logic: 0.160ns(46.377%), Route: 0.185ns(53.623%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.533       1.314         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.159       1.155                          
 clock uncertainty                                       0.000       1.155                          

 Hold time                                               0.210       1.365                          

 Data required time                                                  1.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.365                          
 Data arrival time                                                   1.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.314
  Launch Clock Delay      :  1.137
  Clock Pessimism Removal :  -0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.472       1.137         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q1                  tco                   0.160       1.297 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.249       1.546         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [1]
 DRM_586_1926/ADB0[6]                                                      f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]

 Data arrival time                                                   1.546         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.120%), Route: 0.249ns(60.880%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.533       1.314         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.159       1.155                          
 clock uncertainty                                       0.000       1.155                          

 Hold time                                               0.210       1.365                          

 Data required time                                                  1.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.365                          
 Data arrival time                                                   1.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/I5
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.092
  Launch Clock Delay      :  1.280
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.499       1.280         LinkMain/rxclk   
 CLMA_537_1975/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK

 CLMA_537_1975/Q0                  tco                   0.191       1.471 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/Q
                                   net (fanout=11)       0.651       2.122         LinkMain/PCS_10G/u5_rx_decode/rxd_i [2]
 CLMA_525_1969/Y2                  td                    0.212       2.334 r       LinkMain/PCS_10G/u5_rx_decode/N112_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       2.571         LinkMain/PCS_10G/u5_rx_decode/_N26010
 CLMA_525_1974/Y1                  td                    0.070       2.641 r       LinkMain/PCS_10G/u5_rx_decode/N112_4/gateop_perm/L6
                                   net (fanout=9)        0.643       3.284         LinkMain/PCS_10G/u5_rx_decode/N112
 CLMS_507_1963/CR1                 td                    0.270       3.554 r       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.392       3.946         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.198       4.144 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.391       4.535         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_513_1945/Y2                  td                    0.169       4.704 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[0]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.356       5.060         LinkMain/PCS_10G/u5_rx_decode/_N8488
 CLMA_513_1950/C5                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.060         Logic Levels: 5  
                                                                                   Logic: 1.110ns(29.365%), Route: 2.670ns(70.635%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.427       7.492         LinkMain/rxclk   
 CLMA_513_1950/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.608                          
 clock uncertainty                                      -0.050       7.558                          

 Setup time                                             -0.112       7.446                          

 Data required time                                                  7.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.446                          
 Data arrival time                                                   5.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.386                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I4
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.094
  Launch Clock Delay      :  1.280
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.499       1.280         LinkMain/rxclk   
 CLMA_537_1975/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK

 CLMA_537_1975/Q0                  tco                   0.191       1.471 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/Q
                                   net (fanout=11)       0.651       2.122         LinkMain/PCS_10G/u5_rx_decode/rxd_i [2]
 CLMA_525_1969/Y2                  td                    0.212       2.334 r       LinkMain/PCS_10G/u5_rx_decode/N112_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       2.571         LinkMain/PCS_10G/u5_rx_decode/_N26010
 CLMA_525_1974/Y1                  td                    0.070       2.641 r       LinkMain/PCS_10G/u5_rx_decode/N112_4/gateop_perm/L6
                                   net (fanout=9)        0.643       3.284         LinkMain/PCS_10G/u5_rx_decode/N112
 CLMS_507_1963/CR1                 td                    0.270       3.554 r       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.392       3.946         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.198       4.144 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.357       4.501         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMS_519_1951/CR1                 td                    0.199       4.700 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.237       4.937         LinkMain/PCS_10G/u5_rx_decode/_N8491
 CLMA_519_1956/A4                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   4.937         Logic Levels: 5  
                                                                                   Logic: 1.140ns(31.173%), Route: 2.517ns(68.827%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.429       7.494         LinkMain/rxclk   
 CLMA_519_1956/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.610                          
 clock uncertainty                                      -0.050       7.560                          

 Setup time                                             -0.131       7.429                          

 Data required time                                                  7.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.429                          
 Data arrival time                                                   4.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.492                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I1
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.095
  Launch Clock Delay      :  1.280
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.499       1.280         LinkMain/rxclk   
 CLMA_537_1975/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/CLK

 CLMA_537_1975/Q0                  tco                   0.191       1.471 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv/Q
                                   net (fanout=11)       0.651       2.122         LinkMain/PCS_10G/u5_rx_decode/rxd_i [2]
 CLMA_525_1969/Y2                  td                    0.212       2.334 r       LinkMain/PCS_10G/u5_rx_decode/N112_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       2.571         LinkMain/PCS_10G/u5_rx_decode/_N26010
 CLMA_525_1974/Y1                  td                    0.070       2.641 r       LinkMain/PCS_10G/u5_rx_decode/N112_4/gateop_perm/L6
                                   net (fanout=9)        0.643       3.284         LinkMain/PCS_10G/u5_rx_decode/N112
 CLMS_507_1963/CR1                 td                    0.270       3.554 r       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.392       3.946         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.198       4.144 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.357       4.501         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMS_519_1951/Y1                  td                    0.090       4.591 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.216       4.807         LinkMain/PCS_10G/u5_rx_decode/_N8490
 CLMA_519_1950/B1                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.807         Logic Levels: 5  
                                                                                   Logic: 1.031ns(29.232%), Route: 2.496ns(70.768%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.430       7.495         LinkMain/rxclk   
 CLMA_519_1950/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.611                          
 clock uncertainty                                      -0.050       7.561                          

 Setup time                                             -0.248       7.313                          

 Data required time                                                  7.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.313                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.506                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[7]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.269
  Launch Clock Delay      :  1.083
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       1.083         LinkMain/rxclk   
 CLMS_495_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_495_1945/Q2                  tco                   0.160       1.243 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.244       1.487         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [2]
 DRM_502_1926/ADA0[7]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[7]

 Data arrival time                                                   1.487         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.604%), Route: 0.244ns(60.396%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.488       1.269         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.116       1.153                          
 clock uncertainty                                       0.000       1.153                          

 Hold time                                               0.198       1.351                          

 Data required time                                                  1.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.351                          
 Data arrival time                                                   1.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[8]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.269
  Launch Clock Delay      :  1.083
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       1.083         LinkMain/rxclk   
 CLMS_495_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_495_1945/Q3                  tco                   0.160       1.243 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.246       1.489         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [3]
 DRM_502_1926/ADA0[8]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[8]

 Data arrival time                                                   1.489         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.409%), Route: 0.246ns(60.591%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.488       1.269         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.116       1.153                          
 clock uncertainty                                       0.000       1.153                          

 Hold time                                               0.198       1.351                          

 Data required time                                                  1.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.351                          
 Data arrival time                                                   1.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[6]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.269
  Launch Clock Delay      :  1.083
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       1.083         LinkMain/rxclk   
 CLMS_495_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_495_1945/Q1                  tco                   0.160       1.243 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.302       1.545         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [1]
 DRM_502_1926/ADA0[6]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[6]

 Data arrival time                                                   1.545         Logic Levels: 0  
                                                                                   Logic: 0.160ns(34.632%), Route: 0.302ns(65.368%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.488       1.269         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.116       1.153                          
 clock uncertainty                                       0.000       1.153                          

 Hold time                                               0.198       1.351                          

 Data required time                                                  1.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.351                          
 Data arrival time                                                   1.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/I2
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.505       3.616         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.191       3.807 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       1.107       4.914         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.270       5.184 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       0.913       6.097         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMS_495_2059/CR2                 td                    0.317       6.414 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_208/gateop_LUT6DL5_perm/L5
                                   net (fanout=12)       0.458       6.872         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18650
 CLMA_507_2034/CR0                 td                    0.200       7.072 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_86/gateop_LUT6DL5_perm/L5
                                   net (fanout=7)        0.621       7.693         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18893
 CLMS_519_2017/CR1                 td                    0.270       7.963 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.255       8.218         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18768
 CLMA_513_2011/D2                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/I2

 Data arrival time                                                   8.218         Logic Levels: 4  
                                                                                   Logic: 1.248ns(27.119%), Route: 3.354ns(72.881%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.427       9.477         _N50             
 CLMA_513_2011/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.461       9.938                          
 clock uncertainty                                      -0.050       9.888                          

 Setup time                                             -0.205       9.683                          

 Data required time                                                  9.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.683                          
 Data arrival time                                                   8.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.465                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/I1
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.505       3.616         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.191       3.807 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       1.107       4.914         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.270       5.184 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       1.558       6.742         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMA_513_2089/CR0                 td                    0.200       6.942 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[31]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.393       7.335         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18725
 CLMS_519_2077/Y3                  td                    0.090       7.425 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N248_1_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.560       7.985         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25208
 CLMA_525_2029/Y0                  td                    0.070       8.055 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[14]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.105       8.160         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3 [14]
 CLMA_525_2029/C1                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/I1

 Data arrival time                                                   8.160         Logic Levels: 4  
                                                                                   Logic: 0.821ns(18.068%), Route: 3.723ns(81.932%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.437       9.487         _N50             
 CLMA_525_2029/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.504       9.991                          
 clock uncertainty                                      -0.050       9.941                          

 Setup time                                             -0.227       9.714                          

 Data required time                                                  9.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.714                          
 Data arrival time                                                   8.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.554                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/I4
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.505       3.616         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.191       3.807 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       1.107       4.914         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.270       5.184 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       0.913       6.097         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMS_495_2059/CR2                 td                    0.317       6.414 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_208/gateop_LUT6DL5_perm/L5
                                   net (fanout=12)       0.458       6.872         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18650
 CLMA_507_2034/CR0                 td                    0.200       7.072 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_86/gateop_LUT6DL5_perm/L5
                                   net (fanout=7)        0.621       7.693         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18893
 CLMS_519_2017/CR1                 td                    0.270       7.963 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.236       8.199         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18768
 CLMA_519_2022/A4                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/I4

 Data arrival time                                                   8.199         Logic Levels: 4  
                                                                                   Logic: 1.248ns(27.231%), Route: 3.335ns(72.769%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.432       9.482         _N50             
 CLMA_519_2022/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.461       9.943                          
 clock uncertainty                                      -0.050       9.893                          

 Setup time                                             -0.131       9.762                          

 Data required time                                                  9.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.762                          
 Data arrival time                                                   8.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[9]
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  3.064
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.414       3.064         _N50             
 CLMA_483_1933/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/CLK

 CLMA_483_1933/Q0                  tco                   0.160       3.224 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.233       3.457         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [4]
 DRM_502_1926/ADB0[9]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[9]

 Data arrival time                                                   3.457         Logic Levels: 0  
                                                                                   Logic: 0.160ns(40.712%), Route: 0.233ns(59.288%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.487       3.598         _N50             
 DRM_502_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.461       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Hold time                                               0.210       3.347                          

 Data required time                                                  3.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.347                          
 Data arrival time                                                   3.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/WE
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.452       3.102         _N50             
 CLMA_537_2077/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK

 CLMA_537_2077/Q2                  tco                   0.160       3.262 f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/Q
                                   net (fanout=15)       0.241       3.503         LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69]
 CLMS_531_2059/WE                                                          f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/WE

 Data arrival time                                                   3.503         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.900%), Route: 0.241ns(60.100%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.509       3.620         _N50             
 CLMS_531_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/CLK
 clock pessimism                                        -0.461       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                               0.232       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                   3.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/WE
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.452       3.102         _N50             
 CLMA_537_2077/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK

 CLMA_537_2077/Q2                  tco                   0.160       3.262 f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/Q
                                   net (fanout=15)       0.241       3.503         LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69]
 CLMS_531_2059/WE                                                          f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/WE

 Data arrival time                                                   3.503         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.900%), Route: 0.241ns(60.100%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.509       3.620         _N50             
 CLMS_531_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/CLK
 clock pessimism                                        -0.461       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                               0.232       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                   3.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.477
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.570       5.242         _N55             
 CLMS_645_2053/CLK                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/CLK

 CLMS_645_2053/Q3                  tco                   0.191       5.433 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.357       5.790         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [20]
 CLMA_645_2052/Y1                  td                    0.216       6.006 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.235       6.241         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23806
 CLMA_645_2040/Y1                  td                    0.090       6.331 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_16/LUT6_inst_perm/L6
                                   net (fanout=2)        0.354       6.685         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23816
 CLMA_645_2034/Y1                  td                    0.169       6.854 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_19_4/gateop_perm/L6
                                   net (fanout=4)        0.238       7.092         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N19652
 CLMA_651_2034/CR1                 td                    0.298       7.390 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_25_2/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.669       8.059         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23311
 CLMA_651_2022/Y2                  td                    0.102       8.161 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362_11/gateop_perm/L6
                                   net (fanout=2)        0.239       8.400         _N2518           
 CLMS_645_2023/Y3                  td                    0.090       8.490 r       it_13/gateop_perm/L6
                                   net (fanout=27)       0.242       8.732         _N8741           
 CLMS_645_2029/CR0                 td                    0.311       9.043 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm/L5
                                   net (fanout=1)        0.218       9.261         L5GND10          
 CLMS_645_2029/COUT                td                    0.192       9.453 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.453         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1938
 CLMS_645_2035/COUT                td                    0.087       9.540 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.540         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1942
 CLMS_645_2041/COUT                td                    0.087       9.627 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.627         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1946
 CLMS_645_2047/COUT                td                    0.087       9.714 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.714         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1950
 CLMS_645_2053/COUT                td                    0.087       9.801 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.801         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1954
 CLMS_645_2059/COUT                td                    0.073       9.874 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[24]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.874         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1958
 CLMS_645_2065/CIN                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   9.874         Logic Levels: 13 
                                                                                   Logic: 2.080ns(44.905%), Route: 2.552ns(55.095%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.509      24.477         _N55             
 CLMS_645_2065/CLK                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.747      25.224                          
 clock uncertainty                                      -0.050      25.174                          

 Setup time                                             -0.105      25.069                          

 Data required time                                                 25.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.069                          
 Data arrival time                                                   9.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.195                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17]/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/prdata[2]/opit_0_L6Q_perm/I0
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.545       5.217         _N55             
 CLMA_615_2005/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17]/opit_0_inv/CLK

 CLMA_615_2005/Q0                  tco                   0.191       5.408 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17]/opit_0_inv/Q
                                   net (fanout=63)       0.667       6.075         apb_paddr[17]    
 CLMA_633_2023/CR0                 td                    0.200       6.275 r       LinkMain/MAC_10G/xge_cfg_reg/N69_19/gateop_LUT6DL5_perm/L5
                                   net (fanout=31)       0.696       6.971         _N18515          
 CLMS_603_2041/Y2                  td                    0.070       7.041 r       LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[0]/opit_0_L6Q_perm/L6
                                   net (fanout=125)      1.060       8.101         LinkMain/MAC_10G/cfg_paddr [0]
 CLMA_615_2082/Y0                  td                    0.216       8.317 r       LinkMain/MAC_10G/xge_cfg_reg/N534_52[2]/gateop_perm/L6
                                   net (fanout=1)        0.628       8.945         LinkMain/MAC_10G/xge_cfg_reg/_N7272
 CLMS_609_2083/Y1                  td                    0.216       9.161 r       LinkMain/MAC_10G/xge_cfg_reg/N534_54[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.508       9.669         LinkMain/MAC_10G/xge_cfg_reg/_N7336
 CLMA_609_2052/A0                                                          r       LinkMain/MAC_10G/xge_cfg_reg/prdata[2]/opit_0_L6Q_perm/I0

 Data arrival time                                                   9.669         Logic Levels: 4  
                                                                                   Logic: 0.893ns(20.058%), Route: 3.559ns(79.942%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.487      24.455         _N55             
 CLMA_609_2052/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/prdata[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.747      25.202                          
 clock uncertainty                                      -0.050      25.152                          

 Setup time                                             -0.256      24.896                          

 Data required time                                                 24.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.896                          
 Data arrival time                                                   9.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.227                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.456
  Launch Clock Delay      :  5.254
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.582       5.254         _N55             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.662       5.916 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.857       6.773         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMS_651_1999/Y1                  td                    0.090       6.863 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.233       7.096         LinkMain/hsst_pready
 CLMA_639_1998/Y2                  td                    0.216       7.312 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.360       7.672         apb_pready       
 CLMA_627_1998/Y0                  td                    0.216       7.888 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.846       8.734         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_597_2029/Y3                  td                    0.070       8.804 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=21)       0.823       9.627         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_627_2004/CE                                                          r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   9.627         Logic Levels: 4  
                                                                                   Logic: 1.254ns(28.676%), Route: 3.119ns(71.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.488      24.456         _N55             
 CLMA_627_2004/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.704      25.160                          
 clock uncertainty                                      -0.050      25.110                          

 Setup time                                             -0.214      24.896                          

 Data required time                                                 24.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.896                          
 Data arrival time                                                   9.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.269                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  -0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.475       4.443         _N55             
 CLMA_597_2022/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_597_2022/CR2                 tco                   0.176       4.619 f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.147       4.766         uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [6]
 CLMS_603_2023/M0                                                          f       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.766         Logic Levels: 0  
                                                                                   Logic: 0.176ns(54.489%), Route: 0.147ns(45.511%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.542       5.214         _N55             
 CLMS_603_2023/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.747       4.467                          
 clock uncertainty                                       0.000       4.467                          

 Hold time                                               0.232       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   4.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.067                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q/DIL
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  -0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.474       4.442         _N55             
 CLMA_597_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_597_2017/CR0                 tco                   0.176       4.618 f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.147       4.765         uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [4]
 CLMS_603_2017/M2                                                          f       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q/DIL

 Data arrival time                                                   4.765         Logic Levels: 0  
                                                                                   Logic: 0.176ns(54.489%), Route: 0.147ns(45.511%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.540       5.212         _N55             
 CLMS_603_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.747       4.465                          
 clock uncertainty                                       0.000       4.465                          

 Hold time                                               0.232       4.697                          

 Data required time                                                  4.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.697                          
 Data arrival time                                                   4.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.068                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.206
  Launch Clock Delay      :  4.441
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.473       4.441         _N55             
 CLMA_597_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_597_2011/Q3                  tco                   0.160       4.601 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=6)        0.218       4.819         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_591_2017/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]

 Data arrival time                                                   4.819         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.328%), Route: 0.218ns(57.672%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.534       5.206         _N55             
 CLMS_591_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/CLK
 clock pessimism                                        -0.704       4.502                          
 clock uncertainty                                       0.000       4.502                          

 Hold time                                               0.232       4.734                          

 Data required time                                                  4.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.734                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.901
  Launch Clock Delay      :  5.671
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.470       5.671         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.235       5.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      2.135       8.041         u_CORES/u_debug_core_0/data_start_d1
 CLMA_591_1956/C1                                                          r       u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1

 Data arrival time                                                   8.041         Logic Levels: 0  
                                                                                   Logic: 0.235ns(9.916%), Route: 2.135ns(90.084%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.469       8.101         _N51             
 CLMA_591_1956/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.637       8.738                          
 clock uncertainty                                      -0.050       8.688                          

 Setup time                                             -0.253       8.435                          

 Data required time                                                  8.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.435                          
 Data arrival time                                                   8.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.671
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.470       5.671         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.235       5.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      2.029       7.935         u_CORES/u_debug_core_0/data_start_d1
 CLMA_579_1969/A1                                                          r       u_CORES/u_debug_core_0/data_pipe[0][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1

 Data arrival time                                                   7.935         Logic Levels: 0  
                                                                                   Logic: 0.235ns(10.380%), Route: 2.029ns(89.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.460       8.092         _N51             
 CLMA_579_1969/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[0][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.637       8.729                          
 clock uncertainty                                      -0.050       8.679                          

 Setup time                                             -0.252       8.427                          

 Data required time                                                  8.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.427                          
 Data arrival time                                                   7.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.671
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.470       5.671         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.235       5.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      2.029       7.935         u_CORES/u_debug_core_0/data_start_d1
 CLMA_579_1969/B0                                                          r       u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   7.935         Logic Levels: 0  
                                                                                   Logic: 0.235ns(10.380%), Route: 2.029ns(89.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.460       8.092         _N51             
 CLMA_579_1969/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.637       8.729                          
 clock uncertainty                                      -0.050       8.679                          

 Setup time                                             -0.252       8.427                          

 Data required time                                                  8.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.427                          
 Data arrival time                                                   7.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADA0[7]
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.749
  Launch Clock Delay      :  4.901
  Clock Pessimism Removal :  -0.781

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.729       4.177         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.243       4.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.481       4.901         _N52             
 CLMA_579_1801/CLK                                                         r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_579_1801/Q0                  tco                   0.160       5.061 f       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.153       5.214         u_CORES/u_debug_core_0/ram_wadr [2]
 DRM_586_1806/ADA0[7]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADA0[7]

 Data arrival time                                                   5.214         Logic Levels: 0  
                                                                                   Logic: 0.160ns(51.118%), Route: 0.153ns(48.882%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.548       5.749         _N52             
 DRM_586_1806/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.781       4.968                          
 clock uncertainty                                       0.000       4.968                          

 Hold time                                               0.198       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                   5.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[7]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADA0[12]
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.729       4.177         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.243       4.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.480       4.900         _N52             
 CLMA_579_1794/CLK                                                         r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_579_1794/Q1                  tco                   0.160       5.060 f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.349       5.409         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_586_1836/ADA0[12]                                                     f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADA0[12]

 Data arrival time                                                   5.409         Logic Levels: 0  
                                                                                   Logic: 0.160ns(31.434%), Route: 0.349ns(68.566%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.839       4.924         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.286       5.210 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.550       5.760         _N51             
 DRM_586_1836/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.637       5.123                          
 clock uncertainty                                       0.000       5.123                          

 Hold time                                               0.198       5.321                          

 Data required time                                                  5.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.321                          
 Data arrival time                                                   5.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADA0[13]
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.729       4.177         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.243       4.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.480       4.900         _N52             
 CLMA_579_1794/CLK                                                         r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_579_1794/Q0                  tco                   0.160       5.060 f       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.352       5.412         u_CORES/u_debug_core_0/ram_wadr [8]
 DRM_586_1836/ADA0[13]                                                     f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADA0[13]

 Data arrival time                                                   5.412         Logic Levels: 0  
                                                                                   Logic: 0.160ns(31.250%), Route: 0.352ns(68.750%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.839       4.924         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.286       5.210 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.550       5.760         _N51             
 DRM_586_1836/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.637       5.123                          
 clock uncertainty                                       0.000       5.123                          

 Hold time                                               0.198       5.321                          

 Data required time                                                  5.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.321                          
 Data arrival time                                                   5.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  4.656
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.796      76.796         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.210      77.006 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.842      77.848         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.284      78.132 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.681      78.813         _N56             
 CLMA_537_1843/CR3                 td                    0.113      78.926 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.730      79.656         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/Q0                  tco                   0.192      79.848 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.753      80.601         u_CORES/id_o [2] 
 CLMA_549_1801/M2                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  80.601         Logic Levels: 0  
                                                                                   Logic: 0.192ns(20.317%), Route: 0.753ns(79.683%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.135     128.135         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.135                          
 clock uncertainty                                      -0.050     128.085                          

 Setup time                                             -0.129     127.956                          

 Data required time                                                127.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.956                          
 Data arrival time                                                  80.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  4.656
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.796      76.796         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.210      77.006 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.842      77.848         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.284      78.132 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.681      78.813         _N56             
 CLMA_537_1843/CR3                 td                    0.113      78.926 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.730      79.656         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/CR0                 tco                   0.215      79.871 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.635      80.506         u_CORES/id_o [1] 
 CLMA_549_1800/M1                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  80.506         Logic Levels: 0  
                                                                                   Logic: 0.215ns(25.294%), Route: 0.635ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.135     128.135         u_CORES/capt_o   
 CLMA_549_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.135                          
 clock uncertainty                                      -0.050     128.085                          

 Setup time                                             -0.129     127.956                          

 Data required time                                                127.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.956                          
 Data arrival time                                                  80.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  4.656
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.796      76.796         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.210      77.006 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.842      77.848         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.284      78.132 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.681      78.813         _N56             
 CLMA_537_1843/CR3                 td                    0.113      78.926 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.730      79.656         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/CR1                 tco                   0.217      79.873 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.674      80.547         u_CORES/id_o [3] 
 CLMA_555_1800/M3                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  80.547         Logic Levels: 0  
                                                                                   Logic: 0.217ns(24.355%), Route: 0.674ns(75.645%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.125     128.125         u_CORES/capt_o   
 CLMA_555_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.125                          
 clock uncertainty                                      -0.050     128.075                          

 Setup time                                             -0.031     128.044                          

 Data required time                                                128.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.044                          
 Data arrival time                                                  80.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472     126.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156     126.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737     127.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241     127.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581     128.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089     128.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515     128.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_537_1795/Q2                  tco                   0.161     128.952 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.170     129.122         u_CORES/id_o [0] 
 CLMA_549_1795/M0                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.122         Logic Levels: 0  
                                                                                   Logic: 0.161ns(48.640%), Route: 0.170ns(51.360%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.970     128.970         u_CORES/capt_o   
 CLMA_549_1795/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.970                          
 clock uncertainty                                       0.050     129.020                          

 Hold time                                              -0.049     128.971                          

 Data required time                                                128.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.971                          
 Data arrival time                                                 129.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472     126.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156     126.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737     127.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241     127.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581     128.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089     128.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515     128.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_537_1795/Q3                  tco                   0.161     128.952 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.240     129.192         u_CORES/conf_sel [0]
 CLMA_549_1795/CE                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 129.192         Logic Levels: 0  
                                                                                   Logic: 0.161ns(40.150%), Route: 0.240ns(59.850%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.970     128.970         u_CORES/capt_o   
 CLMA_549_1795/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.970                          
 clock uncertainty                                       0.050     129.020                          

 Hold time                                              -0.063     128.957                          

 Data required time                                                128.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.957                          
 Data arrival time                                                 129.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.843
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472     126.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156     126.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737     127.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241     127.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581     128.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089     128.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515     128.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/CR0                 tco                   0.176     128.967 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.304     129.271         u_CORES/id_o [1] 
 CLMA_549_1801/M3                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.271         Logic Levels: 0  
                                                                                   Logic: 0.176ns(36.667%), Route: 0.304ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.843     128.843         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.843                          
 clock uncertainty                                       0.050     128.893                          

 Hold time                                               0.044     128.937                          

 Data required time                                                128.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.937                          
 Data arrival time                                                 129.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I5
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.863
  Clock Pessimism Removal :  0.900

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.809       4.863         _N58             
 CLMA_537_1794/CLK                                                         r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_537_1794/Q1                  tco                   0.191       5.054 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.510       5.564         u_CORES/u_jtag_hub/shift_data [0]
 CLMA_537_1795/C5                                                          r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.564         Logic Levels: 0  
                                                                                   Logic: 0.191ns(27.247%), Route: 0.510ns(72.753%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472      26.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156      26.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737      27.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241      27.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581      28.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089      28.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515      28.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.900      29.691                          
 clock uncertainty                                      -0.050      29.641                          

 Setup time                                             -0.127      29.514                          

 Data required time                                                 29.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.514                          
 Data arrival time                                                   5.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I2
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.778

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.673       4.727         _N58             
 CLMS_531_1783/CLK                                                         r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_531_1783/CR0                 tco                   0.235       4.962 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.379       5.341         u_CORES/u_jtag_hub/data_ctrl
 CLMA_537_1795/C2                                                          r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   5.341         Logic Levels: 0  
                                                                                   Logic: 0.235ns(38.274%), Route: 0.379ns(61.726%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472      26.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156      26.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737      27.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241      27.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581      28.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089      28.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515      28.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.778      29.569                          
 clock uncertainty                                      -0.050      29.519                          

 Setup time                                             -0.226      29.293                          

 Data required time                                                 29.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.293                          
 Data arrival time                                                   5.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.736
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.682       4.736         _N58             
 CLMA_537_1800/CLK                                                         r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK

 CLMA_537_1800/CR0                 tco                   0.235       4.971 r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=2)        0.355       5.326         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_537_1795/A1                                                          r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   5.326         Logic Levels: 0  
                                                                                   Logic: 0.235ns(39.831%), Route: 0.355ns(60.169%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.472      26.472         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.156      26.628 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.737      27.365         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.241      27.606 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.581      28.187         _N56             
 CLMA_537_1843/CR3                 td                    0.089      28.276 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.515      28.791         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.864      29.655                          
 clock uncertainty                                      -0.050      29.605                          

 Setup time                                             -0.267      29.338                          

 Data required time                                                 29.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.338                          
 Data arrival time                                                   5.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  3.151
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556       1.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154       1.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729       2.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243       2.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.469       3.151         _N59             
 CLMS_555_1807/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK

 CLMS_555_1807/Q1                  tco                   0.160       3.311 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=480)      1.038       4.349         u_CORES/u_debug_core_0/conf_rst
 CLMS_639_1831/C0                                                          f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   4.349         Logic Levels: 0  
                                                                                   Logic: 0.160ns(13.356%), Route: 1.038ns(86.644%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.888       4.123         _N56             
 CLMA_645_1842/CR0                 td                    0.208       4.331 r       CLKROUTE_42/CR   
                                   net (fanout=23)       0.480       4.811         _N57             
 CLMS_639_1831/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.400       4.411                          
 clock uncertainty                                       0.000       4.411                          

 Hold time                                              -0.116       4.295                          

 Data required time                                                  4.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.295                          
 Data arrival time                                                   4.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I0
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.682
  Launch Clock Delay      :  3.157
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556       1.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154       1.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729       2.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243       2.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.475       3.157         _N59             
 CLMA_561_1824/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_561_1824/Q0                  tco                   0.160       3.317 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=9)        0.903       4.220         u_CORES/u_debug_core_0/conf_rden [0]
 CLMS_531_1813/B0                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.220         Logic Levels: 0  
                                                                                   Logic: 0.160ns(15.052%), Route: 0.903ns(84.948%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.628       4.682         _N58             
 CLMS_531_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.400       4.282                          
 clock uncertainty                                       0.000       4.282                          

 Hold time                                              -0.117       4.165                          

 Data required time                                                  4.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.165                          
 Data arrival time                                                   4.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I1
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.682
  Launch Clock Delay      :  3.157
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556       1.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154       1.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729       2.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243       2.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.475       3.157         _N59             
 CLMA_561_1824/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_561_1824/Q0                  tco                   0.160       3.317 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=9)        0.903       4.220         u_CORES/u_debug_core_0/conf_rden [0]
 CLMS_531_1813/A1                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.220         Logic Levels: 0  
                                                                                   Logic: 0.160ns(15.052%), Route: 0.903ns(84.948%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.628       4.682         _N58             
 CLMS_531_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.400       4.282                          
 clock uncertainty                                       0.000       4.282                          

 Hold time                                              -0.119       4.163                          

 Data required time                                                  4.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.163                          
 Data arrival time                                                   4.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/I0
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.161
  Launch Clock Delay      :  3.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.849      28.849         u_CORES/capt_o   
 CLMA_555_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_555_1800/Q0                  tco                   0.191      29.040 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=8)        0.628      29.668         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_561_1806/Y1                  td                    0.212      29.880 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1014_1_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.105      29.985         u_CORES/u_debug_core_0/_N7452
 CLMA_561_1806/CR0                 td                    0.273      30.258 r       u_CORES/u_debug_core_0/u_hub_data_decode/N780_4/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.378      30.636         u_CORES/u_debug_core_0/u_rd_addr_gen/N1014
 CLMA_567_1812/Y0                  td                    0.070      30.706 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1017/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.607      31.313         u_CORES/u_debug_core_0/u_rd_addr_gen/N1017
 CLMS_573_1819/Y0                  td                    0.212      31.525 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[1][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.376      31.901         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2876
 CLMS_567_1825/B0                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                  31.901         Logic Levels: 4  
                                                                                   Logic: 0.958ns(31.389%), Route: 2.094ns(68.611%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556      51.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154      51.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729      52.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243      52.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.479      53.161         _N59             
 CLMS_567_1825/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.161                          
 clock uncertainty                                      -0.050      53.111                          

 Setup time                                             -0.252      52.859                          

 Data required time                                                 52.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.859                          
 Data arrival time                                                  31.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I2
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.163
  Launch Clock Delay      :  3.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.849      28.849         u_CORES/capt_o   
 CLMA_555_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_555_1800/Q0                  tco                   0.191      29.040 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=8)        0.628      29.668         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_561_1806/Y1                  td                    0.212      29.880 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1014_1_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.105      29.985         u_CORES/u_debug_core_0/_N7452
 CLMA_561_1806/CR0                 td                    0.273      30.258 r       u_CORES/u_debug_core_0/u_hub_data_decode/N780_4/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.378      30.636         u_CORES/u_debug_core_0/u_rd_addr_gen/N1014
 CLMA_567_1812/Y0                  td                    0.070      30.706 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1017/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.523      31.229         u_CORES/u_debug_core_0/u_rd_addr_gen/N1017
 CLMA_573_1824/Y0                  td                    0.216      31.445 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[3][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.388      31.833         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2884
 CLMA_573_1818/B2                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  31.833         Logic Levels: 4  
                                                                                   Logic: 0.962ns(32.239%), Route: 2.022ns(67.761%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556      51.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154      51.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729      52.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243      52.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.481      53.163         _N59             
 CLMA_573_1818/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.163                          
 clock uncertainty                                      -0.050      53.113                          

 Setup time                                             -0.206      52.907                          

 Data required time                                                 52.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.907                          
 Data arrival time                                                  31.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I1
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.163
  Launch Clock Delay      :  3.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.843      28.843         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_549_1801/Q0                  tco                   0.191      29.034 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=12)       0.948      29.982         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_567_1818/CR0                 td                    0.311      30.293 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1018/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.609      30.902         u_CORES/u_debug_core_0/u_hub_data_decode/N286
 CLMA_573_1818/CR2                 td                    0.185      31.087 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_2_muxf7_perm/L7
                                   net (fanout=1)        0.349      31.436         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2867
 CLMA_573_1812/Y0                  td                    0.070      31.506 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237      31.743         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2868
 CLMA_573_1818/A1                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I1

 Data arrival time                                                  31.743         Logic Levels: 3  
                                                                                   Logic: 0.757ns(26.103%), Route: 2.143ns(73.897%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.556      51.556         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.154      51.710 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.729      52.439         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.243      52.682 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.481      53.163         _N59             
 CLMA_573_1818/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000      53.163                          
 clock uncertainty                                      -0.050      53.113                          

 Setup time                                             -0.252      52.861                          

 Data required time                                                 52.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.861                          
 Data arrival time                                                  31.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.809
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.135      28.135         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.160      28.295 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.307      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.051      28.653 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.350      29.003         u_CORES/u_debug_core_0/_N5886
 CLMA_525_1813/A4                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                  29.003         Logic Levels: 1  
                                                                                   Logic: 0.211ns(24.309%), Route: 0.657ns(75.691%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.755       4.809         _N58             
 CLMA_525_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000       4.809                          
 clock uncertainty                                       0.050       4.859                          

 Hold time                                              -0.030       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                  29.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.809
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.135      28.135         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.160      28.295 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.307      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.051      28.653 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.350      29.003         u_CORES/u_debug_core_0/_N5886
 CLMA_525_1813/B3                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                  29.003         Logic Levels: 1  
                                                                                   Logic: 0.211ns(24.309%), Route: 0.657ns(75.691%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.755       4.809         _N58             
 CLMA_525_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000       4.809                          
 clock uncertainty                                       0.050       4.859                          

 Hold time                                              -0.037       4.822                          

 Data required time                                                  4.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.822                          
 Data arrival time                                                  29.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I4
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.682
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.135      28.135         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.160      28.295 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.307      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.051      28.653 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.270      28.923         u_CORES/u_debug_core_0/_N5886
 CLMS_531_1813/A4                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.923         Logic Levels: 1  
                                                                                   Logic: 0.211ns(26.777%), Route: 0.577ns(73.223%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.902       1.902         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.208       2.110 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.839       2.949         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.286       3.235 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.701       3.936         _N56             
 CLMA_537_1843/CR3                 td                    0.118       4.054 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.628       4.682         _N58             
 CLMS_531_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.682                          
 clock uncertainty                                       0.050       4.732                          

 Hold time                                              -0.039       4.693                          

 Data required time                                                  4.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.693                          
 Data arrival time                                                  28.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.230                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.134
  Launch Clock Delay      :  1.309
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.528       1.309         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.191       1.500 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       1.295       2.795         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.090       2.885 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.885         ntR607           
 CLMS_591_1933/RSCO                td                    0.069       2.954 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.954         ntR608           
 CLMS_591_1939/RSCO                td                    0.069       3.023 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       3.023         ntR609           
 CLMS_591_1945/RSCO                td                    0.069       3.092 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.092         ntR610           
 CLMS_591_1951/RSCO                td                    0.069       3.161 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.161         ntR611           
 CLMS_591_1957/RSCI                                                        f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/RS

 Data arrival time                                                   3.161         Logic Levels: 5  
                                                                                   Logic: 0.557ns(30.076%), Route: 1.295ns(69.924%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.469       7.534         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.650                          
 clock uncertainty                                      -0.050       7.600                          

 Recovery time                                          -0.127       7.473                          

 Data required time                                                  7.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.473                          
 Data arrival time                                                   3.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.312                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.134
  Launch Clock Delay      :  1.309
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.528       1.309         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.191       1.500 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       1.295       2.795         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.090       2.885 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.885         ntR607           
 CLMS_591_1933/RSCO                td                    0.069       2.954 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.954         ntR608           
 CLMS_591_1939/RSCO                td                    0.069       3.023 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       3.023         ntR609           
 CLMS_591_1945/RSCO                td                    0.069       3.092 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.092         ntR610           
 CLMS_591_1951/RSCO                td                    0.069       3.161 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.161         ntR611           
 CLMS_591_1957/RSCI                                                        f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS

 Data arrival time                                                   3.161         Logic Levels: 5  
                                                                                   Logic: 0.557ns(30.076%), Route: 1.295ns(69.924%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.469       7.534         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.650                          
 clock uncertainty                                      -0.050       7.600                          

 Recovery time                                          -0.127       7.473                          

 Data required time                                                  7.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.473                          
 Data arrival time                                                   3.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.312                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.134
  Launch Clock Delay      :  1.309
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.528       1.309         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.191       1.500 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       1.295       2.795         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.090       2.885 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.885         ntR607           
 CLMS_591_1933/RSCO                td                    0.069       2.954 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.954         ntR608           
 CLMS_591_1939/RSCO                td                    0.069       3.023 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       3.023         ntR609           
 CLMS_591_1945/RSCO                td                    0.069       3.092 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.092         ntR610           
 CLMS_591_1951/RSCO                td                    0.069       3.161 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.161         ntR611           
 CLMS_591_1957/RSCI                                                        f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS

 Data arrival time                                                   3.161         Logic Levels: 5  
                                                                                   Logic: 0.557ns(30.076%), Route: 1.295ns(69.924%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.469       7.534         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.650                          
 clock uncertainty                                      -0.050       7.600                          

 Recovery time                                          -0.127       7.473                          

 Data required time                                                  7.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.473                          
 Data arrival time                                                   3.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.312                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.142
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.477       1.142         LinkMain/txclk   
 CLMS_609_1999/CLK                                                         r       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMS_609_1999/Q0                  tco                   0.160       1.302 f       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=129)      0.388       1.690         LinkMain/txlane_done
 CLMA_579_2022/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/RS

 Data arrival time                                                   1.690         Logic Levels: 0  
                                                                                   Logic: 0.160ns(29.197%), Route: 0.388ns(70.803%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.528       1.309         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.193                          
 clock uncertainty                                       0.000       1.193                          

 Removal time                                           -0.063       1.130                          

 Data required time                                                  1.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.130                          
 Data arrival time                                                   1.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.142
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.477       1.142         LinkMain/txclk   
 CLMS_609_1999/CLK                                                         r       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMS_609_1999/Q0                  tco                   0.160       1.302 f       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=129)      0.388       1.690         LinkMain/txlane_done
 CLMA_579_2022/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/RS

 Data arrival time                                                   1.690         Logic Levels: 0  
                                                                                   Logic: 0.160ns(29.197%), Route: 0.388ns(70.803%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.528       1.309         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/CLK
 clock pessimism                                        -0.116       1.193                          
 clock uncertainty                                       0.000       1.193                          

 Removal time                                           -0.063       1.130                          

 Data required time                                                  1.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.130                          
 Data arrival time                                                   1.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.327
  Launch Clock Delay      :  1.130
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.465       1.130         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.160       1.290 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       0.510       1.800         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMA_615_1950/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/RS

 Data arrival time                                                   1.800         Logic Levels: 0  
                                                                                   Logic: 0.160ns(23.881%), Route: 0.510ns(76.119%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.546       1.327         LinkMain/txclk   
 CLMA_615_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.116       1.211                          
 clock uncertainty                                       0.000       1.211                          

 Removal time                                           -0.063       1.148                          

 Data required time                                                  1.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.148                          
 Data arrival time                                                   1.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.652                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.083
  Launch Clock Delay      :  1.327
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.546       1.327         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.191       1.518 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      1.585       3.103         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.090       3.193 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.193         ntR633           
 CLMS_507_1945/RSCO                td                    0.069       3.262 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.262         ntR634           
 CLMS_507_1951/RSCO                td                    0.069       3.331 f       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.331         ntR635           
 CLMS_507_1957/RSCO                td                    0.069       3.400 f       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.400         ntR636           
 CLMS_507_1963/RSCO                td                    0.069       3.469 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.469         ntR637           
 CLMS_507_1969/RSCO                td                    0.069       3.538 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.538         ntR638           
 CLMS_507_1975/RSCO                td                    0.069       3.607 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.607         ntR639           
 CLMS_507_1981/RSCI                                                        f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/RS

 Data arrival time                                                   3.607         Logic Levels: 7  
                                                                                   Logic: 0.695ns(30.482%), Route: 1.585ns(69.518%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       7.483         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/CLK
 clock pessimism                                         0.116       7.599                          
 clock uncertainty                                      -0.050       7.549                          

 Recovery time                                          -0.127       7.422                          

 Data required time                                                  7.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.422                          
 Data arrival time                                                   3.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.815                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.083
  Launch Clock Delay      :  1.327
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.546       1.327         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.191       1.518 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      1.585       3.103         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.090       3.193 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.193         ntR633           
 CLMS_507_1945/RSCO                td                    0.069       3.262 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.262         ntR634           
 CLMS_507_1951/RSCO                td                    0.069       3.331 f       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.331         ntR635           
 CLMS_507_1957/RSCO                td                    0.069       3.400 f       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.400         ntR636           
 CLMS_507_1963/RSCO                td                    0.069       3.469 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.469         ntR637           
 CLMS_507_1969/RSCO                td                    0.069       3.538 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.538         ntR638           
 CLMS_507_1975/RSCO                td                    0.069       3.607 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.607         ntR639           
 CLMS_507_1981/RSCI                                                        f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/RS

 Data arrival time                                                   3.607         Logic Levels: 7  
                                                                                   Logic: 0.695ns(30.482%), Route: 1.585ns(69.518%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       7.483         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/CLK
 clock pessimism                                         0.116       7.599                          
 clock uncertainty                                      -0.050       7.549                          

 Recovery time                                          -0.127       7.422                          

 Data required time                                                  7.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.422                          
 Data arrival time                                                   3.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.815                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.083
  Launch Clock Delay      :  1.327
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.546       1.327         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.191       1.518 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      1.585       3.103         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.090       3.193 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.193         ntR633           
 CLMS_507_1945/RSCO                td                    0.069       3.262 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       3.262         ntR634           
 CLMS_507_1951/RSCO                td                    0.069       3.331 f       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.331         ntR635           
 CLMS_507_1957/RSCO                td                    0.069       3.400 f       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.400         ntR636           
 CLMS_507_1963/RSCO                td                    0.069       3.469 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.469         ntR637           
 CLMS_507_1969/RSCO                td                    0.069       3.538 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.538         ntR638           
 CLMS_507_1975/RSCO                td                    0.069       3.607 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.607         ntR639           
 CLMS_507_1981/RSCI                                                        f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/RS

 Data arrival time                                                   3.607         Logic Levels: 7  
                                                                                   Logic: 0.695ns(30.482%), Route: 1.585ns(69.518%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.418       7.483         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/CLK
 clock pessimism                                         0.116       7.599                          
 clock uncertainty                                      -0.050       7.549                          

 Recovery time                                          -0.127       7.422                          

 Data required time                                                  7.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.422                          
 Data arrival time                                                   3.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.815                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.319
  Launch Clock Delay      :  1.148
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.483       1.148         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.160       1.308 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.229       1.537         LinkMain/rxlane_done
 CLMS_603_2005/RS                                                          f       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/RS

 Data arrival time                                                   1.537         Logic Levels: 0  
                                                                                   Logic: 0.160ns(41.131%), Route: 0.229ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.538       1.319         LinkMain/rxclk   
 CLMS_603_2005/CLK                                                         r       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.116       1.203                          
 clock uncertainty                                       0.000       1.203                          

 Removal time                                           -0.063       1.140                          

 Data required time                                                  1.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.140                          
 Data arrival time                                                   1.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.319
  Launch Clock Delay      :  1.148
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.483       1.148         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.160       1.308 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.229       1.537         LinkMain/rxlane_done
 CLMS_603_2005/RS                                                          f       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/RS

 Data arrival time                                                   1.537         Logic Levels: 0  
                                                                                   Logic: 0.160ns(41.131%), Route: 0.229ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.538       1.319         LinkMain/rxclk   
 CLMS_603_2005/CLK                                                         r       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.116       1.203                          
 clock uncertainty                                       0.000       1.203                          

 Removal time                                           -0.063       1.140                          

 Data required time                                                  1.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.140                          
 Data arrival time                                                   1.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.328
  Launch Clock Delay      :  1.148
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.483       1.148         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.160       1.308 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.372       1.680         LinkMain/rxlane_done
 CLMA_627_1980/RS                                                          f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/RS

 Data arrival time                                                   1.680         Logic Levels: 0  
                                                                                   Logic: 0.160ns(30.075%), Route: 0.372ns(69.925%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.547       1.328         LinkMain/rxclk   
 CLMA_627_1980/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.212                          
 clock uncertainty                                       0.000       1.212                          

 Removal time                                           -0.063       1.149                          

 Data required time                                                  1.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.149                          
 Data arrival time                                                   1.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.531                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.476       3.587         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.191       3.778 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.926       4.704         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_507_1914/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.704         Logic Levels: 0  
                                                                                   Logic: 0.191ns(17.099%), Route: 0.926ns(82.901%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.430       9.480         _N50             
 CLMA_507_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.941                          
 clock uncertainty                                      -0.050       9.891                          

 Recovery time                                          -0.214       9.677                          

 Data required time                                                  9.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.677                          
 Data arrival time                                                   4.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.973                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.476       3.587         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.191       3.778 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.926       4.704         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_507_1914/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.704         Logic Levels: 0  
                                                                                   Logic: 0.191ns(17.099%), Route: 0.926ns(82.901%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.430       9.480         _N50             
 CLMA_507_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.941                          
 clock uncertainty                                      -0.050       9.891                          

 Recovery time                                          -0.214       9.677                          

 Data required time                                                  9.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.677                          
 Data arrival time                                                   4.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.973                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.476       3.587         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.191       3.778 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.926       4.704         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_507_1914/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.704         Logic Levels: 0  
                                                                                   Logic: 0.191ns(17.099%), Route: 0.926ns(82.901%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.430       9.480         _N50             
 CLMA_507_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.941                          
 clock uncertainty                                      -0.050       9.891                          

 Recovery time                                          -0.214       9.677                          

 Data required time                                                  9.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.677                          
 Data arrival time                                                   4.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.973                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.413       3.063         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.160       3.223 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.217       3.440         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/RS

 Data arrival time                                                   3.440         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.440%), Route: 0.217ns(57.560%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.479       3.590         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/CLK
 clock pessimism                                        -0.461       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Removal time                                           -0.063       3.066                          

 Data required time                                                  3.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.066                          
 Data arrival time                                                   3.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.413       3.063         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.160       3.223 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.217       3.440         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS

 Data arrival time                                                   3.440         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.440%), Route: 0.217ns(57.560%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.479       3.590         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                        -0.461       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Removal time                                           -0.063       3.066                          

 Data required time                                                  3.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.066                          
 Data arrival time                                                   3.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.413       3.063         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.160       3.223 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.217       3.440         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/RS

 Data arrival time                                                   3.440         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.440%), Route: 0.217ns(57.560%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.479       3.590         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.461       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Removal time                                           -0.063       3.066                          

 Data required time                                                  3.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.066                          
 Data arrival time                                                   3.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.464
  Launch Clock Delay      :  5.226
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.554       5.226         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.191       5.417 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.781       6.198         LinkMain/MAC_10G/apb_clk_rst
 CLMS_609_2035/RSCO                td                    0.092       6.290 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.290         ntR262           
 CLMS_609_2041/RSCO                td                    0.071       6.361 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.361         ntR263           
 CLMS_609_2047/RSCO                td                    0.071       6.432 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.432         ntR264           
 CLMS_609_2053/RSCO                td                    0.071       6.503 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.503         ntR265           
 CLMS_609_2059/RSCO                td                    0.071       6.574 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.574         ntR266           
 CLMS_609_2065/RSCO                td                    0.071       6.645 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.645         ntR267           
 CLMS_609_2071/RSCO                td                    0.071       6.716 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.716         ntR268           
 CLMS_609_2077/RSCO                td                    0.071       6.787 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.787         ntR269           
 CLMS_609_2083/RSCO                td                    0.071       6.858 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.858         ntR270           
 CLMS_609_2089/RSCO                td                    0.071       6.929 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.929         ntR271           
 CLMS_609_2095/RSCO                td                    0.071       7.000 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=1)        0.000       7.000         ntR272           
 CLMS_609_2101/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/RS

 Data arrival time                                                   7.000         Logic Levels: 11 
                                                                                   Logic: 0.993ns(55.975%), Route: 0.781ns(44.025%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.496      24.464         _N55             
 CLMS_609_2101/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/CLK
 clock pessimism                                         0.704      25.168                          
 clock uncertainty                                      -0.050      25.118                          

 Recovery time                                          -0.214      24.904                          

 Data required time                                                 24.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.904                          
 Data arrival time                                                   7.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.904                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.463
  Launch Clock Delay      :  5.226
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.554       5.226         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.191       5.417 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.781       6.198         LinkMain/MAC_10G/apb_clk_rst
 CLMS_609_2035/RSCO                td                    0.092       6.290 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.290         ntR262           
 CLMS_609_2041/RSCO                td                    0.071       6.361 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.361         ntR263           
 CLMS_609_2047/RSCO                td                    0.071       6.432 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.432         ntR264           
 CLMS_609_2053/RSCO                td                    0.071       6.503 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.503         ntR265           
 CLMS_609_2059/RSCO                td                    0.071       6.574 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.574         ntR266           
 CLMS_609_2065/RSCO                td                    0.071       6.645 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.645         ntR267           
 CLMS_609_2071/RSCO                td                    0.071       6.716 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.716         ntR268           
 CLMS_609_2077/RSCO                td                    0.071       6.787 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.787         ntR269           
 CLMS_609_2083/RSCO                td                    0.071       6.858 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.858         ntR270           
 CLMS_609_2089/RSCO                td                    0.071       6.929 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.929         ntR271           
 CLMS_609_2095/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10]/opit_0/RS

 Data arrival time                                                   6.929         Logic Levels: 10 
                                                                                   Logic: 0.922ns(54.140%), Route: 0.781ns(45.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.495      24.463         _N55             
 CLMS_609_2095/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10]/opit_0/CLK
 clock pessimism                                         0.704      25.167                          
 clock uncertainty                                      -0.050      25.117                          

 Recovery time                                          -0.214      24.903                          

 Data required time                                                 24.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.903                          
 Data arrival time                                                   6.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.463
  Launch Clock Delay      :  5.226
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.554       5.226         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.191       5.417 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.781       6.198         LinkMain/MAC_10G/apb_clk_rst
 CLMS_609_2035/RSCO                td                    0.092       6.290 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.290         ntR262           
 CLMS_609_2041/RSCO                td                    0.071       6.361 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.361         ntR263           
 CLMS_609_2047/RSCO                td                    0.071       6.432 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.432         ntR264           
 CLMS_609_2053/RSCO                td                    0.071       6.503 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.503         ntR265           
 CLMS_609_2059/RSCO                td                    0.071       6.574 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.574         ntR266           
 CLMS_609_2065/RSCO                td                    0.071       6.645 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.645         ntR267           
 CLMS_609_2071/RSCO                td                    0.071       6.716 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.716         ntR268           
 CLMS_609_2077/RSCO                td                    0.071       6.787 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.787         ntR269           
 CLMS_609_2083/RSCO                td                    0.071       6.858 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.858         ntR270           
 CLMS_609_2089/RSCO                td                    0.071       6.929 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.929         ntR271           
 CLMS_609_2095/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11]/opit_0/RS

 Data arrival time                                                   6.929         Logic Levels: 10 
                                                                                   Logic: 0.922ns(54.140%), Route: 0.781ns(45.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704      21.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033      21.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126      22.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154      22.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243      23.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.495      24.463         _N55             
 CLMS_609_2095/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11]/opit_0/CLK
 clock pessimism                                         0.704      25.167                          
 clock uncertainty                                      -0.050      25.117                          

 Recovery time                                          -0.214      24.903                          

 Data required time                                                 24.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.903                          
 Data arrival time                                                   6.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.974                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.211
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  -0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.475       4.443         _N55             
 CLMA_597_2023/CLK                                                         r       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CLK

 CLMA_597_2023/CR0                 tco                   0.176       4.619 f       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CR0
                                   net (fanout=135)      0.136       4.755         uart_ctrl_inst/sync_rst_n
 CLMA_597_2029/RS                                                          f       uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.755         Logic Levels: 0  
                                                                                   Logic: 0.176ns(56.410%), Route: 0.136ns(43.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.539       5.211         _N55             
 CLMA_597_2029/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.747       4.464                          
 clock uncertainty                                       0.000       4.464                          

 Removal time                                           -0.063       4.401                          

 Data required time                                                  4.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.401                          
 Data arrival time                                                   4.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.211
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  -0.747

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.475       4.443         _N55             
 CLMA_597_2023/CLK                                                         r       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CLK

 CLMA_597_2023/CR0                 tco                   0.176       4.619 f       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/CR0
                                   net (fanout=135)      0.136       4.755         uart_ctrl_inst/sync_rst_n
 CLMA_597_2029/RS                                                          f       uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.755         Logic Levels: 0  
                                                                                   Logic: 0.176ns(56.410%), Route: 0.136ns(43.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.539       5.211         _N55             
 CLMA_597_2029/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.747       4.464                          
 clock uncertainty                                       0.000       4.464                          

 Removal time                                           -0.063       4.401                          

 Data required time                                                  4.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.401                          
 Data arrival time                                                   4.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.239
  Launch Clock Delay      :  4.470
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.704       1.671         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.033       1.704 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.126       2.830         clk_50           
 USCM_359_885/CLKOUT               td                    0.154       2.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.725         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.243       3.968 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.502       4.470         _N55             
 CLMS_651_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMS_651_2005/Q0                  tco                   0.160       4.630 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=16)       0.209       4.839         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_1999/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/RS

 Data arrival time                                                   4.839         Logic Levels: 0  
                                                                                   Logic: 0.160ns(43.360%), Route: 0.209ns(56.640%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.567       5.239         _N55             
 CLMA_657_1999/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/CLK
 clock pessimism                                        -0.704       4.535                          
 clock uncertainty                                       0.000       4.535                          

 Removal time                                           -0.063       4.472                          

 Data required time                                                  4.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.472                          
 Data arrival time                                                   4.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][109]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.921
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.833       4.918         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.286       5.204 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.521       5.725         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.235       5.960 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     2.530       8.490         u_CORES/u_debug_core_0/resetn
 CLMA_633_1992/RS                                                          r       u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][109]/opit_0_inv_srl/RS

 Data arrival time                                                   8.490         Logic Levels: 0  
                                                                                   Logic: 0.235ns(8.499%), Route: 2.530ns(91.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.489       8.121         _N51             
 CLMA_633_1992/CLK                                                         r       u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][109]/opit_0_inv_srl/CLK
 clock pessimism                                         0.637       8.758                          
 clock uncertainty                                      -0.050       8.708                          

 Recovery time                                          -0.214       8.494                          

 Data required time                                                  8.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.494                          
 Data arrival time                                                   8.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[115].match_single[115]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.931
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.833       4.918         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.286       5.204 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.521       5.725         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.235       5.960 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     2.537       8.497         u_CORES/u_debug_core_0/resetn
 CLMS_651_1993/RS                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[115].match_single[115]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   8.497         Logic Levels: 0  
                                                                                   Logic: 0.235ns(8.478%), Route: 2.537ns(91.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.499       8.131         _N51             
 CLMS_651_1993/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[115].match_single[115]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.637       8.768                          
 clock uncertainty                                      -0.050       8.718                          

 Recovery time                                          -0.214       8.504                          

 Data required time                                                  8.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.504                          
 Data arrival time                                                   8.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[103]/opit_0_inv/RS
Path Group  : clk_312_5
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.931
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.833       4.918         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.286       5.204 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.521       5.725         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.235       5.960 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     2.537       8.497         u_CORES/u_debug_core_0/resetn
 CLMS_651_1993/RS                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[103]/opit_0_inv/RS

 Data arrival time                                                   8.497         Logic Levels: 0  
                                                                                   Logic: 0.235ns(8.478%), Route: 2.537ns(91.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       4.340 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       4.340         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       4.437 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       5.645         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       5.678 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       6.494         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       6.648 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.741       7.389         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.243       7.632 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.499       8.131         _N51             
 CLMS_651_1993/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[103]/opit_0_inv/CLK
 clock pessimism                                         0.637       8.768                          
 clock uncertainty                                      -0.050       8.718                          

 Recovery time                                          -0.214       8.504                          

 Data required time                                                  8.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.504                          
 Data arrival time                                                   8.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.737       4.185         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.243       4.428 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.458       4.886         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.176       5.062 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.068       6.130         u_CORES/u_debug_core_0/resetn
 CLMS_459_1543/RS                                                          f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/RS

 Data arrival time                                                   6.130         Logic Levels: 0  
                                                                                   Logic: 0.176ns(14.148%), Route: 1.068ns(85.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.479       5.680         _N52             
 CLMS_459_1543/CLK                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.637       5.043                          
 clock uncertainty                                       0.000       5.043                          

 Removal time                                           -0.063       4.980                          

 Data required time                                                  4.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.980                          
 Data arrival time                                                   6.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.737       4.185         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.243       4.428 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.458       4.886         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.176       5.062 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.068       6.130         u_CORES/u_debug_core_0/resetn
 CLMS_459_1543/RS                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   6.130         Logic Levels: 0  
                                                                                   Logic: 0.176ns(14.148%), Route: 1.068ns(85.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.479       5.680         _N52             
 CLMS_459_1543/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.637       5.043                          
 clock uncertainty                                       0.000       5.043                          

 Removal time                                           -0.063       4.980                          

 Data required time                                                  4.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.980                          
 Data arrival time                                                   6.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_312_5
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.023       1.140 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.140         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.097       1.237 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.208       2.445         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.033       2.478 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       3.294         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.154       3.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.737       4.185         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.243       4.428 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.458       4.886         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.176       5.062 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.397       6.459         u_CORES/u_debug_core_0/resetn
 CLMA_651_1824/RS                                                          f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 0  
                                                                                   Logic: 0.176ns(11.189%), Route: 1.397ns(88.811%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    1.197       1.314 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       1.314         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.112       1.426 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.420       2.846         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.069       2.915 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       3.877         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.208       4.085 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.830       4.915         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.286       5.201 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.588       5.789         _N52             
 CLMA_651_1824/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.637       5.152                          
 clock uncertainty                                       0.000       5.152                          

 Removal time                                           -0.063       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.370                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : txd (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.828       1.943         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.069       2.012 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.327       3.339         clk_50           
 USCM_359_885/CLKOUT               td                    0.208       3.547 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       4.386         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.286       4.672 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.526       5.198         _N55             
 CLMA_579_2010/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2010/Q0                  tco                   0.191       5.389 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        4.820      10.209         nt_txd           
 IOLHR_16_948/DO_P                 td                    0.654      10.863 r       txd_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      10.863         txd_obuf/ntO     
 IOBS_0_948/PAD                    td                    3.043      13.906 r       txd_obuf/opit_0/O
                                   net (fanout=1)        0.057      13.963         txd              
 P22                                                                       r       txd (port)       

 Data arrival time                                                  13.963         Logic Levels: 2  
                                                                                   Logic: 3.888ns(44.358%), Route: 4.877ns(55.642%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/packet_gen/tx_data_byte_vaild[0]/opit_0/RS
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.914       1.018 r       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.112       1.130 r       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=14)       5.762       6.892         nt_fpga_rst_n    
 CLMS_573_1999/Y2                  td                    0.090       6.982 r       LinkMain/N26/gateop_perm/L6
                                   net (fanout=22)       1.152       8.134         LinkMain/N26     
 CLMA_537_2076/Y2                  td                    0.212       8.346 r       LinkMain/packet_gen/N151_1/LUT6_inst_perm/L6
                                   net (fanout=7)        0.371       8.717         LinkMain/packet_gen/N125
 CLMA_531_2076/Y0                  td                    0.216       8.933 r       LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or/gateop_perm/L6
                                   net (fanout=3)        0.475       9.408         LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or
 CLMA_525_2083/RS                                                          r       LinkMain/packet_gen/tx_data_byte_vaild[0]/opit_0/RS

 Data arrival time                                                   9.408         Logic Levels: 5  
                                                                                   Logic: 1.544ns(16.412%), Route: 7.864ns(83.588%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/packet_gen/tx_data_byte_vaild[1]/opit_0/RS
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.914       1.018 r       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.112       1.130 r       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=14)       5.762       6.892         nt_fpga_rst_n    
 CLMS_573_1999/Y2                  td                    0.090       6.982 r       LinkMain/N26/gateop_perm/L6
                                   net (fanout=22)       1.152       8.134         LinkMain/N26     
 CLMA_537_2076/Y2                  td                    0.212       8.346 r       LinkMain/packet_gen/N151_1/LUT6_inst_perm/L6
                                   net (fanout=7)        0.371       8.717         LinkMain/packet_gen/N125
 CLMA_531_2076/Y0                  td                    0.216       8.933 r       LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or/gateop_perm/L6
                                   net (fanout=3)        0.475       9.408         LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or
 CLMA_525_2083/RS                                                          r       LinkMain/packet_gen/tx_data_byte_vaild[1]/opit_0/RS

 Data arrival time                                                   9.408         Logic Levels: 5  
                                                                                   Logic: 1.544ns(16.412%), Route: 7.864ns(83.588%)
====================================================================================================

====================================================================================================

Startpoint  : QR1_ref_clk_156_n (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C7                                                      0.000       0.000 r       QR1_ref_clk_156_n (port)
                                   net (fanout=1)        0.075       0.075         QR1_ref_clk_156_n
 SPAD_663_1838/SPAD                td                    0.000       0.075 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn/SPAD
                                   net (fanout=1)        0.000       0.075         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                   td                    2.415       2.490 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.882       3.372         LinkMain/o_p_refck2core_0
 CLMS_591_1885/M2                                                          f       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D

 Data arrival time                                                   3.372         Logic Levels: 2  
                                                                                   Logic: 2.415ns(71.619%), Route: 0.957ns(28.381%)
====================================================================================================

====================================================================================================

Startpoint  : QR1_ref_clk_156_n (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][2]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C7                                                      0.000       0.000 r       QR1_ref_clk_156_n (port)
                                   net (fanout=1)        0.075       0.075         QR1_ref_clk_156_n
 SPAD_663_1838/SPAD                td                    0.000       0.075 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn/SPAD
                                   net (fanout=1)        0.000       0.075         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                   td                    2.415       2.490 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.010       3.500         LinkMain/o_p_refck2core_0
 CLMS_519_1879/M0                                                          f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][2]/opit_0_inv_srl/D

 Data arrival time                                                   3.500         Logic Levels: 2  
                                                                                   Logic: 2.415ns(69.000%), Route: 1.085ns(31.000%)
====================================================================================================

====================================================================================================

Startpoint  : rxd (port)
Endpoint    : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P21                                                     0.000       0.000 f       rxd (port)       
                                   net (fanout=1)        0.056       0.056         rxd              
 IOBD_0_954/DIN                    td                    0.691       0.747 f       rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.747         rxd_ibuf/ntD     
 IOLHR_16_954/DI_TO_CLK            td                    0.097       0.844 f       rxd_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        3.810       4.654         nt_rxd           
 CLMA_579_2016/M2                                                          f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   4.654         Logic Levels: 2  
                                                                                   Logic: 0.788ns(16.932%), Route: 3.866ns(83.068%)
====================================================================================================

{o_p_clk2core_tx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_597_1944/CLK       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
====================================================================================================

{o_p_clk2core_rx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_502_1926/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_502_1926/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_633_2004/CLK       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl/CLK
====================================================================================================

{usclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           High Pulse Width  DRM_502_1926/CLKB[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{clk_50} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
====================================================================================================

{clk_312_5} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.828       1.600           0.772           High Pulse Width  DRM_586_1806/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 0.828       1.600           0.772           Low Pulse Width   DRM_586_1806/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 0.828       1.600           0.772           High Pulse Width  DRM_586_1866/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKA[0]
====================================================================================================

{CORES|SCANCHAIN_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_549_1795/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_549_1795/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_549_1801/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{CORES|SCANCHAIN_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.228      25.000          0.772           High Pulse Width  DRM_586_1806/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.228      25.000          0.772           Low Pulse Width   DRM_586_1806/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.228      25.000          0.772           High Pulse Width  DRM_586_1866/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.747
  Launch Clock Delay      :  0.878
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.348       0.878         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.125       1.003 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.201       1.204         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.185       1.389 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.106       1.495         L5GND18          
 CLMS_591_1939/COUT                td                    0.118       1.613 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.613         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/COUT                td                    0.056       1.669 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.669         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1838
 CLMS_591_1951/Y1                  td                    0.087       1.756 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.113       1.869         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9]
 CLMA_597_1950/Y2                  td                    0.122       1.991 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.282       2.273         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [9]
 CLMA_597_1944/A0                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0

 Data arrival time                                                   2.273         Logic Levels: 5  
                                                                                   Logic: 0.693ns(49.677%), Route: 0.702ns(50.323%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.304       7.147         LinkMain/txclk   
 CLMA_597_1944/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.120       7.267                          
 clock uncertainty                                      -0.050       7.217                          

 Setup time                                             -0.165       7.052                          

 Data required time                                                  7.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.052                          
 Data arrival time                                                   2.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.779                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.746
  Launch Clock Delay      :  0.878
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.348       0.878         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.125       1.003 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.201       1.204         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.185       1.389 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.106       1.495         L5GND18          
 CLMS_591_1939/COUT                td                    0.118       1.613 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.613         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/Y3                  td                    0.140       1.753 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/Y
                                   net (fanout=4)        0.181       1.934         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMA_597_1950/CR1                 td                    0.131       2.065 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.243       2.308         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [7]
 CLMA_597_1951/M2                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/D

 Data arrival time                                                   2.308         Logic Levels: 4  
                                                                                   Logic: 0.699ns(48.881%), Route: 0.731ns(51.119%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.303       7.146         LinkMain/txclk   
 CLMA_597_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv/CLK
 clock pessimism                                         0.120       7.266                          
 clock uncertainty                                      -0.050       7.216                          

 Setup time                                             -0.073       7.143                          

 Data required time                                                  7.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.143                          
 Data arrival time                                                   2.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.835                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.754
  Launch Clock Delay      :  0.878
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.348       0.878         LinkMain/txclk   
 CLMA_603_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMA_603_1950/Q1                  tco                   0.125       1.003 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.201       1.204         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMS_591_1939/CR0                 td                    0.185       1.389 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.106       1.495         L5GND18          
 CLMS_591_1939/COUT                td                    0.118       1.613 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.613         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834
 CLMS_591_1945/Y0                  td                    0.042       1.655 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.251       1.906         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [4]
 CLMA_597_1932/CR0                 td                    0.182       2.088 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.207       2.295         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [3]
 CLMA_603_1914/M2                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/D

 Data arrival time                                                   2.295         Logic Levels: 4  
                                                                                   Logic: 0.652ns(46.013%), Route: 0.765ns(53.987%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.311       7.154         LinkMain/txclk   
 CLMA_603_1914/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv/CLK
 clock pessimism                                         0.120       7.274                          
 clock uncertainty                                      -0.050       7.224                          

 Setup time                                             -0.074       7.150                          

 Data required time                                                  7.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.150                          
 Data arrival time                                                   2.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.855                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[7]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.874
  Launch Clock Delay      :  0.746
  Clock Pessimism Removal :  -0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.303       0.746         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q2                  tco                   0.103       0.849 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.110       0.959         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [2]
 DRM_586_1926/ADB0[7]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[7]

 Data arrival time                                                   0.959         Logic Levels: 0  
                                                                                   Logic: 0.103ns(48.357%), Route: 0.110ns(51.643%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.344       0.874         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.120       0.754                          
 clock uncertainty                                       0.000       0.754                          

 Hold time                                               0.132       0.886                          

 Data required time                                                  0.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.886                          
 Data arrival time                                                   0.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.073                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[8]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.874
  Launch Clock Delay      :  0.746
  Clock Pessimism Removal :  -0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.303       0.746         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q3                  tco                   0.103       0.849 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.111       0.960         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [3]
 DRM_586_1926/ADB0[8]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[8]

 Data arrival time                                                   0.960         Logic Levels: 0  
                                                                                   Logic: 0.103ns(48.131%), Route: 0.111ns(51.869%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.344       0.874         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.120       0.754                          
 clock uncertainty                                       0.000       0.754                          

 Hold time                                               0.132       0.886                          

 Data required time                                                  0.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.886                          
 Data arrival time                                                   0.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.874
  Launch Clock Delay      :  0.746
  Clock Pessimism Removal :  -0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.303       0.746         LinkMain/txclk   
 CLMS_591_1939/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_591_1939/Q1                  tco                   0.103       0.849 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.146       0.995         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [1]
 DRM_586_1926/ADB0[6]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]

 Data arrival time                                                   0.995         Logic Levels: 0  
                                                                                   Logic: 0.103ns(41.365%), Route: 0.146ns(58.635%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.344       0.874         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.120       0.754                          
 clock uncertainty                                       0.000       0.754                          

 Hold time                                               0.132       0.886                          

 Data required time                                                  0.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.886                          
 Data arrival time                                                   0.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/I5
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.716
  Launch Clock Delay      :  0.849
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.319       0.849         LinkMain/rxclk   
 CLMA_537_1980/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK

 CLMA_537_1980/Q0                  tco                   0.119       0.968 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/Q
                                   net (fanout=12)       0.235       1.203         LinkMain/PCS_10G/u5_rx_decode/rxd_i [6]
 CLMA_525_1975/Y0                  td                    0.125       1.328 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.116       1.444         LinkMain/PCS_10G/u5_rx_decode/_N25757
 CLMA_525_1969/CR0                 td                    0.169       1.613 r       LinkMain/PCS_10G/u5_rx_decode/N15_5/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.297       1.910         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMS_507_1963/CR1                 td                    0.135       2.045 f       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.190       2.235         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.132       2.367 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.189       2.556         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_513_1945/Y2                  td                    0.104       2.660 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[0]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.173       2.833         LinkMain/PCS_10G/u5_rx_decode/_N8488
 CLMA_513_1950/C5                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.833         Logic Levels: 5  
                                                                                   Logic: 0.784ns(39.516%), Route: 1.200ns(60.484%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.273       7.116         LinkMain/rxclk   
 CLMA_513_1950/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.203                          
 clock uncertainty                                      -0.050       7.153                          

 Setup time                                             -0.056       7.097                          

 Data required time                                                  7.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.097                          
 Data arrival time                                                   2.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.264                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I4
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.717
  Launch Clock Delay      :  0.849
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.319       0.849         LinkMain/rxclk   
 CLMA_537_1980/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK

 CLMA_537_1980/Q0                  tco                   0.119       0.968 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/Q
                                   net (fanout=12)       0.235       1.203         LinkMain/PCS_10G/u5_rx_decode/rxd_i [6]
 CLMA_525_1975/Y0                  td                    0.125       1.328 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.116       1.444         LinkMain/PCS_10G/u5_rx_decode/_N25757
 CLMA_525_1969/CR0                 td                    0.169       1.613 r       LinkMain/PCS_10G/u5_rx_decode/N15_5/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.297       1.910         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMS_507_1963/CR1                 td                    0.135       2.045 f       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.190       2.235         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.132       2.367 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.165       2.532         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMS_519_1951/CR1                 td                    0.131       2.663 f       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.112       2.775         LinkMain/PCS_10G/u5_rx_decode/_N8491
 CLMA_519_1956/A4                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.775         Logic Levels: 5  
                                                                                   Logic: 0.811ns(42.108%), Route: 1.115ns(57.892%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.274       7.117         LinkMain/rxclk   
 CLMA_519_1956/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.204                          
 clock uncertainty                                      -0.050       7.154                          

 Setup time                                             -0.078       7.076                          

 Data required time                                                  7.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.076                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.301                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I1
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.718
  Launch Clock Delay      :  0.849
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.319       0.849         LinkMain/rxclk   
 CLMA_537_1980/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/CLK

 CLMA_537_1980/Q0                  tco                   0.119       0.968 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv/Q
                                   net (fanout=12)       0.235       1.203         LinkMain/PCS_10G/u5_rx_decode/rxd_i [6]
 CLMA_525_1975/Y0                  td                    0.125       1.328 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.116       1.444         LinkMain/PCS_10G/u5_rx_decode/_N25757
 CLMA_525_1969/CR0                 td                    0.169       1.613 r       LinkMain/PCS_10G/u5_rx_decode/N15_5/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.297       1.910         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMS_507_1963/CR1                 td                    0.135       2.045 f       LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.190       2.235         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMS_519_1957/CR3                 td                    0.132       2.367 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.165       2.532         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMS_519_1951/Y1                  td                    0.055       2.587 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.105       2.692         LinkMain/PCS_10G/u5_rx_decode/_N8490
 CLMA_519_1950/B1                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.692         Logic Levels: 5  
                                                                                   Logic: 0.735ns(39.881%), Route: 1.108ns(60.119%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.275       7.118         LinkMain/rxclk   
 CLMA_519_1950/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.205                          
 clock uncertainty                                      -0.050       7.155                          

 Setup time                                             -0.137       7.018                          

 Data required time                                                  7.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.018                          
 Data arrival time                                                   2.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.326                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[7]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.845
  Launch Clock Delay      :  0.710
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.267       0.710         LinkMain/rxclk   
 CLMS_495_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_495_1945/Q2                  tco                   0.103       0.813 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.140       0.953         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [2]
 DRM_502_1926/ADA0[7]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[7]

 Data arrival time                                                   0.953         Logic Levels: 0  
                                                                                   Logic: 0.103ns(42.387%), Route: 0.140ns(57.613%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.315       0.845         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.758                          
 clock uncertainty                                       0.000       0.758                          

 Hold time                                               0.124       0.882                          

 Data required time                                                  0.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.882                          
 Data arrival time                                                   0.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.071                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[8]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.845
  Launch Clock Delay      :  0.710
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.267       0.710         LinkMain/rxclk   
 CLMS_495_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK

 CLMS_495_1945/Q3                  tco                   0.109       0.819 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.135       0.954         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [3]
 DRM_502_1926/ADA0[8]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[8]

 Data arrival time                                                   0.954         Logic Levels: 0  
                                                                                   Logic: 0.109ns(44.672%), Route: 0.135ns(55.328%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.315       0.845         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.758                          
 clock uncertainty                                       0.000       0.758                          

 Hold time                                               0.124       0.882                          

 Data required time                                                  0.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.882                          
 Data arrival time                                                   0.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.072                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB1[14]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.845
  Launch Clock Delay      :  0.709
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.266       0.709         LinkMain/rxclk   
 CLMA_495_1950/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4]/opit_0_inv_srl/CLK

 CLMA_495_1950/CR1                 tco                   0.124       0.833 f       LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.119       0.952         LinkMain/PCS_10G/u6_rx_ctc/wr_data [68]
 DRM_502_1926/DB1[14]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB1[14]

 Data arrival time                                                   0.952         Logic Levels: 0  
                                                                                   Logic: 0.124ns(51.029%), Route: 0.119ns(48.971%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.315       0.845         LinkMain/rxclk   
 DRM_502_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.758                          
 clock uncertainty                                       0.000       0.758                          

 Hold time                                               0.091       0.849                          

 Data required time                                                  0.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.849                          
 Data arrival time                                                   0.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/I2
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.981
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.328       2.352         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.125       2.477 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       0.601       3.078         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.169       3.247 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       0.437       3.684         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMS_495_2059/CR2                 td                    0.188       3.872 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_208/gateop_LUT6DL5_perm/L5
                                   net (fanout=12)       0.245       4.117         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18650
 CLMA_507_2034/CR0                 td                    0.131       4.248 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_86/gateop_LUT6DL5_perm/L5
                                   net (fanout=7)        0.287       4.535         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18893
 CLMS_519_2017/CR1                 td                    0.169       4.704 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.124       4.828         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18768
 CLMA_513_2011/D2                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/I2

 Data arrival time                                                   4.828         Logic Levels: 4  
                                                                                   Logic: 0.782ns(31.583%), Route: 1.694ns(68.417%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.273       8.381         _N50             
 CLMA_513_2011/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.316       8.697                          
 clock uncertainty                                      -0.050       8.647                          

 Setup time                                             -0.117       8.530                          

 Data required time                                                  8.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.530                          
 Data arrival time                                                   4.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.702                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/I4
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.328       2.352         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.125       2.477 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       0.601       3.078         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.169       3.247 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       0.437       3.684         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMS_495_2059/CR2                 td                    0.188       3.872 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_208/gateop_LUT6DL5_perm/L5
                                   net (fanout=12)       0.245       4.117         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18650
 CLMA_507_2034/CR0                 td                    0.131       4.248 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_86/gateop_LUT6DL5_perm/L5
                                   net (fanout=7)        0.287       4.535         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18893
 CLMS_519_2017/CR1                 td                    0.169       4.704 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.115       4.819         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18768
 CLMA_519_2022/A4                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.819         Logic Levels: 4  
                                                                                   Logic: 0.782ns(31.698%), Route: 1.685ns(68.302%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.277       8.385         _N50             
 CLMA_519_2022/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.316       8.701                          
 clock uncertainty                                      -0.050       8.651                          

 Setup time                                             -0.071       8.580                          

 Data required time                                                  8.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.580                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.761                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/I1
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.988
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.328       2.352         _N50             
 CLMA_525_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/CLK

 CLMA_525_2059/Q3                  tco                   0.125       2.477 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0/Q
                                   net (fanout=27)       0.601       3.078         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8]
 CLMS_495_1999/CR1                 td                    0.169       3.247 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm/L5
                                   net (fanout=26)       0.772       4.019         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606
 CLMA_513_2089/CR0                 td                    0.131       4.150 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[31]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.189       4.339         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18725
 CLMS_519_2077/Y3                  td                    0.066       4.405 f       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N248_1_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.302       4.707         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25208
 CLMA_525_2029/Y0                  td                    0.040       4.747 r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[14]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.050       4.797         LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3 [14]
 CLMA_525_2029/C1                                                          r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/I1

 Data arrival time                                                   4.797         Logic Levels: 4  
                                                                                   Logic: 0.531ns(21.718%), Route: 1.914ns(78.282%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.280       8.388         _N50             
 CLMA_525_2029/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.349       8.737                          
 clock uncertainty                                      -0.050       8.687                          

 Setup time                                             -0.127       8.560                          

 Data required time                                                  8.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.560                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.763                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/WE
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.354
  Launch Clock Delay      :  2.001
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.293       2.001         _N50             
 CLMA_537_2077/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK

 CLMA_537_2077/Q2                  tco                   0.109       2.110 f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/Q
                                   net (fanout=15)       0.133       2.243         LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69]
 CLMS_531_2059/WE                                                          f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/WE

 Data arrival time                                                   2.243         Logic Levels: 0  
                                                                                   Logic: 0.109ns(45.041%), Route: 0.133ns(54.959%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.330       2.354         _N50             
 CLMS_531_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A/CLK
 clock pessimism                                        -0.316       2.038                          
 clock uncertainty                                       0.000       2.038                          

 Hold time                                               0.161       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.044                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/WE
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.354
  Launch Clock Delay      :  2.001
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.293       2.001         _N50             
 CLMA_537_2077/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK

 CLMA_537_2077/Q2                  tco                   0.109       2.110 f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/Q
                                   net (fanout=15)       0.133       2.243         LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69]
 CLMS_531_2059/WE                                                          f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/WE

 Data arrival time                                                   2.243         Logic Levels: 0  
                                                                                   Logic: 0.109ns(45.041%), Route: 0.133ns(54.959%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.330       2.354         _N50             
 CLMS_531_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B/CLK
 clock pessimism                                        -0.316       2.038                          
 clock uncertainty                                       0.000       2.038                          

 Hold time                                               0.161       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.044                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2C/WE
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.354
  Launch Clock Delay      :  2.001
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.293       2.001         _N50             
 CLMA_537_2077/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/CLK

 CLMA_537_2077/Q2                  tco                   0.109       2.110 f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0/Q
                                   net (fanout=15)       0.133       2.243         LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69]
 CLMS_531_2059/WE                                                          f       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2C/WE

 Data arrival time                                                   2.243         Logic Levels: 0  
                                                                                   Logic: 0.109ns(45.041%), Route: 0.133ns(54.959%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.330       2.354         _N50             
 CLMS_531_2059/CLK                                                         r       LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2C/CLK
 clock pessimism                                        -0.316       2.038                          
 clock uncertainty                                       0.000       2.038                          

 Hold time                                               0.161       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.044                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.854
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.370       3.379         _N55             
 CLMS_645_2053/CLK                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/CLK

 CLMS_645_2053/Q3                  tco                   0.119       3.498 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.169       3.667         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [20]
 CLMA_645_2052/Y1                  td                    0.125       3.792 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.115       3.907         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23806
 CLMA_645_2040/Y1                  td                    0.066       3.973 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_16/LUT6_inst_perm/L6
                                   net (fanout=2)        0.167       4.140         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23816
 CLMA_645_2034/Y1                  td                    0.104       4.244 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_19_4/gateop_perm/L6
                                   net (fanout=4)        0.117       4.361         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N19652
 CLMA_651_2034/CR1                 td                    0.186       4.547 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_25_2/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.319       4.866         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23311
 CLMA_651_2022/Y2                  td                    0.070       4.936 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362_11/gateop_perm/L6
                                   net (fanout=2)        0.113       5.049         _N2518           
 CLMS_645_2023/Y3                  td                    0.066       5.115 f       it_13/gateop_perm/L6
                                   net (fanout=27)       0.114       5.229         _N8741           
 CLMS_645_2029/CR0                 td                    0.185       5.414 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm/L5
                                   net (fanout=1)        0.106       5.520         L5GND10          
 CLMS_645_2029/COUT                td                    0.118       5.638 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.638         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1938
 CLMS_645_2035/COUT                td                    0.056       5.694 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.694         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1942
 CLMS_645_2041/COUT                td                    0.056       5.750 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.750         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1946
 CLMS_645_2047/COUT                td                    0.056       5.806 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.806         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1950
 CLMS_645_2053/COUT                td                    0.056       5.862 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.862         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1954
 CLMS_645_2059/COUT                td                    0.046       5.908 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[24]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.908         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1958
 CLMS_645_2065/CIN                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.908         Logic Levels: 13 
                                                                                   Logic: 1.309ns(51.760%), Route: 1.220ns(48.240%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.329      22.854         _N55             
 CLMS_645_2065/CLK                                                         r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.517      23.371                          
 clock uncertainty                                      -0.050      23.321                          

 Setup time                                             -0.057      23.264                          

 Data required time                                                 23.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.264                          
 Data arrival time                                                   5.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.356                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.388
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.379       3.388         _N55             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.387       3.775 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.476       4.251         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMS_651_1999/Y1                  td                    0.066       4.317 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.112       4.429         LinkMain/hsst_pready
 CLMA_639_1998/Y2                  td                    0.125       4.554 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.176       4.730         apb_pready       
 CLMA_627_1998/Y0                  td                    0.125       4.855 f       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.433       5.288         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_597_2029/Y3                  td                    0.040       5.328 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=21)       0.265       5.593         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMS_627_2035/CECO                td                    0.088       5.681 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CECO
                                   net (fanout=2)        0.000       5.681         ntR23            
 CLMS_627_2041/CECO                td                    0.088       5.769 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CECO
                                   net (fanout=2)        0.000       5.769         ntR24            
 CLMS_627_2047/CECI                                                        r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                   5.769         Logic Levels: 6  
                                                                                   Logic: 0.919ns(38.597%), Route: 1.462ns(61.403%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.320      22.845         _N55             
 CLMS_627_2047/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.484      23.329                          
 clock uncertainty                                      -0.050      23.279                          

 Setup time                                             -0.116      23.163                          

 Data required time                                                 23.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.163                          
 Data arrival time                                                   5.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.394                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.388
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.379       3.388         _N55             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.387       3.775 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.476       4.251         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMS_651_1999/Y1                  td                    0.066       4.317 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.112       4.429         LinkMain/hsst_pready
 CLMA_639_1998/Y2                  td                    0.125       4.554 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.176       4.730         apb_pready       
 CLMA_627_1998/Y0                  td                    0.125       4.855 f       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.433       5.288         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_597_2029/Y3                  td                    0.040       5.328 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=21)       0.265       5.593         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMS_627_2035/CECO                td                    0.088       5.681 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CECO
                                   net (fanout=2)        0.000       5.681         ntR23            
 CLMS_627_2041/CECO                td                    0.088       5.769 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CECO
                                   net (fanout=2)        0.000       5.769         ntR24            
 CLMS_627_2047/CECI                                                        r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                   5.769         Logic Levels: 6  
                                                                                   Logic: 0.919ns(38.597%), Route: 1.462ns(61.403%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.320      22.845         _N55             
 CLMS_627_2047/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.484      23.329                          
 clock uncertainty                                      -0.050      23.279                          

 Setup time                                             -0.116      23.163                          

 Data required time                                                 23.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.163                          
 Data arrival time                                                   5.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.394                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  2.828
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.303       2.828         _N55             
 CLMA_597_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_597_2011/Q3                  tco                   0.109       2.937 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=6)        0.119       3.056         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_591_2017/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]

 Data arrival time                                                   3.056         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.807%), Route: 0.119ns(52.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.344       3.353         _N55             
 CLMS_591_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/CLK
 clock pessimism                                        -0.484       2.869                          
 clock uncertainty                                       0.000       2.869                          

 Hold time                                               0.161       3.030                          

 Data required time                                                  3.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.030                          
 Data arrival time                                                   3.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.026                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  2.828
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.303       2.828         _N55             
 CLMA_597_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_597_2011/Q3                  tco                   0.109       2.937 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=6)        0.119       3.056         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_591_2017/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[3]

 Data arrival time                                                   3.056         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.807%), Route: 0.119ns(52.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.344       3.353         _N55             
 CLMS_591_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.484       2.869                          
 clock uncertainty                                       0.000       2.869                          

 Hold time                                               0.161       3.030                          

 Data required time                                                  3.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.030                          
 Data arrival time                                                   3.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.026                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  2.828
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.303       2.828         _N55             
 CLMA_597_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_597_2011/Q3                  tco                   0.109       2.937 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=6)        0.119       3.056         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_591_2017/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[3]

 Data arrival time                                                   3.056         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.807%), Route: 0.119ns(52.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.344       3.353         _N55             
 CLMS_591_2017/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.484       2.869                          
 clock uncertainty                                       0.000       2.869                          

 Hold time                                               0.161       3.030                          

 Data required time                                                  3.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.030                          
 Data arrival time                                                   3.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  3.726
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.306       3.726         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.141       3.867 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      1.138       5.005         u_CORES/u_debug_core_0/data_start_d1
 CLMA_591_1956/C1                                                          f       u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1

 Data arrival time                                                   5.005         Logic Levels: 0  
                                                                                   Logic: 0.141ns(11.024%), Route: 1.138ns(88.976%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       5.882         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       6.077 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.299       6.376         _N51             
 CLMA_591_1956/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.457       6.833                          
 clock uncertainty                                      -0.050       6.783                          

 Setup time                                             -0.134       6.649                          

 Data required time                                                  6.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.649                          
 Data arrival time                                                   5.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  3.726
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.306       3.726         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.141       3.867 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      1.138       5.005         u_CORES/u_debug_core_0/data_start_d1
 CLMA_591_1956/D3                                                          f       u_CORES/u_debug_core_0/data_pipe[3][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   5.005         Logic Levels: 0  
                                                                                   Logic: 0.141ns(11.024%), Route: 1.138ns(88.976%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       5.882         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       6.077 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.299       6.376         _N51             
 CLMA_591_1956/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[3][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.457       6.833                          
 clock uncertainty                                      -0.050       6.783                          

 Setup time                                             -0.080       6.703                          

 Data required time                                                  6.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.703                          
 Data arrival time                                                   5.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  3.726
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.306       3.726         _N52             
 CLMA_459_1758/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CLK

 CLMA_459_1758/CR0                 tco                   0.141       3.867 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl/CR0
                                   net (fanout=755)      1.060       4.927         u_CORES/u_debug_core_0/data_start_d1
 CLMA_579_1969/B0                                                          f       u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.141ns(11.740%), Route: 1.060ns(88.260%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       5.882         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       6.077 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.293       6.370         _N51             
 CLMA_579_1969/CLK                                                         r       u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.457       6.827                          
 clock uncertainty                                      -0.050       6.777                          

 Setup time                                             -0.134       6.643                          

 Data required time                                                  6.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.643                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADA0[7]
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.444       2.676         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.195       2.871 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.313       3.184         _N52             
 CLMA_579_1801/CLK                                                         r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_579_1801/Q0                  tco                   0.103       3.287 r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.089       3.376         u_CORES/u_debug_core_0/ram_wadr [2]
 DRM_586_1806/ADA0[7]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADA0[7]

 Data arrival time                                                   3.376         Logic Levels: 0  
                                                                                   Logic: 0.103ns(53.646%), Route: 0.089ns(46.354%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.359       3.779         _N52             
 DRM_586_1806/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.549       3.230                          
 clock uncertainty                                       0.000       3.230                          

 Hold time                                               0.124       3.354                          

 Data required time                                                  3.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.354                          
 Data arrival time                                                   3.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][40]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/DA1[10]
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       2.682         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       2.877 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.312       3.189         _N51             
 CLMS_567_1837/CLK                                                         r       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][40]/opit_0/CLK

 CLMS_567_1837/Q2                  tco                   0.109       3.298 f       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][40]/opit_0/Q
                                   net (fanout=1)        0.134       3.432         u_CORES/u_debug_core_0/DATA_ff[0] [40]
 DRM_586_1806/DA1[10]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/DA1[10]

 Data arrival time                                                   3.432         Logic Levels: 0  
                                                                                   Logic: 0.109ns(44.856%), Route: 0.134ns(55.144%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.359       3.779         _N52             
 DRM_586_1806/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.457       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                               0.086       3.408                          

 Data required time                                                  3.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.408                          
 Data arrival time                                                   3.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][32]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/DA1[1]
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       2.682         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       2.877 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.310       3.187         _N51             
 CLMA_561_1836/CLK                                                         r       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][32]/opit_0/CLK

 CLMA_561_1836/Q1                  tco                   0.109       3.296 f       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][32]/opit_0/Q
                                   net (fanout=1)        0.139       3.435         u_CORES/u_debug_core_0/DATA_ff[0] [32]
 DRM_586_1806/DA1[1]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/DA1[1]

 Data arrival time                                                   3.435         Logic Levels: 0  
                                                                                   Logic: 0.109ns(43.952%), Route: 0.139ns(56.048%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.359       3.779         _N52             
 DRM_586_1806/CLKA[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.457       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                               0.086       3.408                          

 Data required time                                                  3.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.408                          
 Data arrival time                                                   3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.593
  Launch Clock Delay      :  2.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.038      76.038         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126      76.164 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505      76.669         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233      76.902 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.429      77.331         _N56             
 CLMA_537_1843/CR3                 td                    0.068      77.399 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.423      77.822         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/Q0                  tco                   0.125      77.947 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.357      78.304         u_CORES/id_o [2] 
 CLMA_549_1801/M2                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.304         Logic Levels: 0  
                                                                                   Logic: 0.125ns(25.934%), Route: 0.357ns(74.066%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593     126.593         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.593                          
 clock uncertainty                                      -0.050     126.543                          

 Setup time                                             -0.074     126.469                          

 Data required time                                                126.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.469                          
 Data arrival time                                                  78.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.593
  Launch Clock Delay      :  2.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.038      76.038         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126      76.164 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505      76.669         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233      76.902 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.429      77.331         _N56             
 CLMA_537_1843/CR3                 td                    0.068      77.399 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.423      77.822         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/CR0                 tco                   0.140      77.962 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.304      78.266         u_CORES/id_o [1] 
 CLMA_549_1800/M1                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  78.266         Logic Levels: 0  
                                                                                   Logic: 0.140ns(31.532%), Route: 0.304ns(68.468%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593     126.593         u_CORES/capt_o   
 CLMA_549_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.593                          
 clock uncertainty                                      -0.050     126.543                          

 Setup time                                             -0.074     126.469                          

 Data required time                                                126.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.469                          
 Data arrival time                                                  78.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.593
  Launch Clock Delay      :  2.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.038      76.038         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126      76.164 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505      76.669         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233      76.902 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.429      77.331         _N56             
 CLMA_537_1843/CR3                 td                    0.068      77.399 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.423      77.822         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_537_1795/Q3                  tco                   0.120      77.942 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.176      78.118         u_CORES/conf_sel [0]
 CLMA_549_1795/CECO                td                    0.088      78.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CECO
                                   net (fanout=4)        0.000      78.206         ntR132           
 CLMA_549_1801/CECI                                                        r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.206         Logic Levels: 1  
                                                                                   Logic: 0.208ns(54.167%), Route: 0.176ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593     126.593         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.593                          
 clock uncertainty                                      -0.050     126.543                          

 Setup time                                             -0.116     126.427                          

 Data required time                                                126.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.427                          
 Data arrival time                                                  78.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844     125.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091     125.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450     126.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195     126.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351     126.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058     126.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293     127.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_537_1795/Q2                  tco                   0.104     127.386 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.096     127.482         u_CORES/id_o [0] 
 CLMA_549_1795/M0                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.482         Logic Levels: 0  
                                                                                   Logic: 0.104ns(52.000%), Route: 0.096ns(48.000%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.043     127.043         u_CORES/capt_o   
 CLMA_549_1795/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.043                          
 clock uncertainty                                       0.050     127.093                          

 Hold time                                              -0.025     127.068                          

 Data required time                                                127.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.068                          
 Data arrival time                                                 127.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844     125.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091     125.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450     126.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195     126.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351     126.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058     126.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293     127.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_537_1795/Q3                  tco                   0.110     127.392 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.132     127.524         u_CORES/conf_sel [0]
 CLMA_549_1795/CE                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 127.524         Logic Levels: 0  
                                                                                   Logic: 0.110ns(45.455%), Route: 0.132ns(54.545%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.043     127.043         u_CORES/capt_o   
 CLMA_549_1795/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.043                          
 clock uncertainty                                       0.050     127.093                          

 Hold time                                              -0.038     127.055                          

 Data required time                                                127.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.055                          
 Data arrival time                                                 127.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : CORES|SCANCHAIN_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.983
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844     125.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091     125.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450     126.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195     126.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351     126.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058     126.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293     127.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_537_1795/CR0                 tco                   0.122     127.404 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.170     127.574         u_CORES/id_o [1] 
 CLMA_549_1801/M3                                                          f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.574         Logic Levels: 0  
                                                                                   Logic: 0.122ns(41.781%), Route: 0.170ns(58.219%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.983     126.983         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.983                          
 clock uncertainty                                       0.050     127.033                          

 Hold time                                               0.027     127.060                          

 Data required time                                                127.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.060                          
 Data arrival time                                                 127.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I2
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.340       2.715         _N58             
 CLMS_531_1783/CLK                                                         r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_531_1783/CR0                 tco                   0.140       2.855 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.182       3.037         u_CORES/u_jtag_hub/data_ctrl
 CLMA_537_1795/C2                                                          r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.037         Logic Levels: 0  
                                                                                   Logic: 0.140ns(43.478%), Route: 0.182ns(56.522%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844      25.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      25.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450      26.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195      26.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351      26.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058      26.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293      27.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.386      27.668                          
 clock uncertainty                                      -0.050      27.618                          

 Setup time                                             -0.135      27.483                          

 Data required time                                                 27.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.483                          
 Data arrival time                                                   3.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.340       2.715         _N58             
 CLMS_531_1783/CLK                                                         r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_531_1783/CR0                 tco                   0.141       2.856 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.178       3.034         u_CORES/u_jtag_hub/data_ctrl
 CLMA_537_1795/B3                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.034         Logic Levels: 0  
                                                                                   Logic: 0.141ns(44.201%), Route: 0.178ns(55.799%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844      25.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      25.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450      26.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195      26.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351      26.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058      26.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293      27.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.386      27.668                          
 clock uncertainty                                      -0.050      27.618                          

 Setup time                                             -0.095      27.523                          

 Data required time                                                 27.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.523                          
 Data arrival time                                                   3.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.340       2.715         _N58             
 CLMS_531_1783/CLK                                                         r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_531_1783/CR0                 tco                   0.141       2.856 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.178       3.034         u_CORES/u_jtag_hub/data_ctrl
 CLMA_537_1795/A4                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.034         Logic Levels: 0  
                                                                                   Logic: 0.141ns(44.201%), Route: 0.178ns(55.799%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_618/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.844      25.844         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      25.935 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.450      26.385         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.195      26.580 f       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.351      26.931         _N56             
 CLMA_537_1843/CR3                 td                    0.058      26.989 f       CLKROUTE_43/CR   
                                   net (fanout=47)       0.293      27.282         _N58             
 CLMA_537_1795/CLK                                                         f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.386      27.668                          
 clock uncertainty                                      -0.050      27.618                          

 Setup time                                             -0.093      27.525                          

 Data required time                                                 27.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.525                          
 Data arrival time                                                   3.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[13]
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  1.870
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824       0.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444       1.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195       1.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.316       1.870         _N59             
 CLMA_579_1819/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_579_1819/Q0                  tco                   0.109       1.979 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.119       2.098         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_586_1806/ADB0[13]                                                     f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[13]

 Data arrival time                                                   2.098         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.807%), Route: 0.119ns(52.193%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.498       1.641         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.233       1.874 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.360       2.234         _N59             
 DRM_586_1806/CLKB[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.320       1.914                          
 clock uncertainty                                       0.000       1.914                          

 Hold time                                               0.131       2.045                          

 Data required time                                                  2.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.045                          
 Data arrival time                                                   2.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADB0[5]
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.241
  Launch Clock Delay      :  1.870
  Clock Pessimism Removal :  -0.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824       0.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444       1.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195       1.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.316       1.870         _N59             
 CLMA_579_1819/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMA_579_1819/CR2                 tco                   0.123       1.993 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=9)        0.209       2.202         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_586_1836/ADB0[5]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/ADB0[5]

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.123ns(37.048%), Route: 0.209ns(62.952%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.360       2.241         _N56             
 DRM_586_1836/CLKB[0]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.228       2.013                          
 clock uncertainty                                       0.000       2.013                          

 Hold time                                               0.131       2.144                          

 Data required time                                                  2.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.144                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  1.860
  Clock Pessimism Removal :  -0.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824       0.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444       1.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195       1.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.306       1.860         _N59             
 CLMS_555_1807/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK

 CLMS_555_1807/Q1                  tco                   0.103       1.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=480)      0.574       2.537         u_CORES/u_debug_core_0/conf_rst
 CLMS_639_1831/C0                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   2.537         Logic Levels: 0  
                                                                                   Logic: 0.103ns(15.214%), Route: 0.574ns(84.786%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.528       2.409         _N56             
 CLMA_645_1842/CR0                 td                    0.131       2.540 r       CLKROUTE_42/CR   
                                   net (fanout=23)       0.234       2.774         _N57             
 CLMS_639_1831/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.228       2.546                          
 clock uncertainty                                       0.000       2.546                          

 Hold time                                              -0.069       2.477                          

 Data required time                                                  2.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.477                          
 Data arrival time                                                   2.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/I0
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.867
  Launch Clock Delay      :  1.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.983      26.983         u_CORES/capt_o   
 CLMA_555_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_555_1800/Q0                  tco                   0.125      27.108 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=8)        0.297      27.405         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_561_1806/Y1                  td                    0.123      27.528 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1014_1_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.050      27.578         u_CORES/u_debug_core_0/_N7452
 CLMA_561_1806/CR0                 td                    0.169      27.747 r       u_CORES/u_debug_core_0/u_hub_data_decode/N780_4/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.182      27.929         u_CORES/u_debug_core_0/u_rd_addr_gen/N1014
 CLMA_567_1812/Y0                  td                    0.040      27.969 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1017/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.294      28.263         u_CORES/u_debug_core_0/u_rd_addr_gen/N1017
 CLMS_573_1819/Y0                  td                    0.123      28.386 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[1][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.180      28.566         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2876
 CLMS_567_1825/B0                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                  28.566         Logic Levels: 4  
                                                                                   Logic: 0.580ns(36.639%), Route: 1.003ns(63.361%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824      50.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      50.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444      51.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195      51.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.313      51.867         _N59             
 CLMS_567_1825/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.867                          
 clock uncertainty                                      -0.050      51.817                          

 Setup time                                             -0.139      51.678                          

 Data required time                                                 51.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.678                          
 Data arrival time                                                  28.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I2
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  1.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.983      26.983         u_CORES/capt_o   
 CLMA_555_1800/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_555_1800/Q0                  tco                   0.125      27.108 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=8)        0.297      27.405         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_561_1806/Y1                  td                    0.123      27.528 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1014_1_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.050      27.578         u_CORES/u_debug_core_0/_N7452
 CLMA_561_1806/CR0                 td                    0.169      27.747 r       u_CORES/u_debug_core_0/u_hub_data_decode/N780_4/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.182      27.929         u_CORES/u_debug_core_0/u_rd_addr_gen/N1014
 CLMA_567_1812/Y0                  td                    0.039      27.968 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N1017/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.260      28.228         u_CORES/u_debug_core_0/u_rd_addr_gen/N1017
 CLMA_573_1824/Y0                  td                    0.125      28.353 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[3][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.189      28.542         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2884
 CLMA_573_1818/B2                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  28.542         Logic Levels: 4  
                                                                                   Logic: 0.581ns(37.267%), Route: 0.978ns(62.733%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824      50.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      50.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444      51.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195      51.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.314      51.868         _N59             
 CLMA_573_1818/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.868                          
 clock uncertainty                                      -0.050      51.818                          

 Setup time                                             -0.118      51.700                          

 Data required time                                                 51.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.700                          
 Data arrival time                                                  28.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I1
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  1.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.983      26.983         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_549_1801/Q0                  tco                   0.125      27.108 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=12)       0.454      27.562         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_567_1818/CR0                 td                    0.185      27.747 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N1018/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.337      28.084         u_CORES/u_debug_core_0/u_hub_data_decode/N286
 CLMA_573_1818/CR2                 td                    0.117      28.201 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_2_muxf7_perm/L7
                                   net (fanout=1)        0.164      28.365         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2867
 CLMA_573_1812/Y0                  td                    0.040      28.405 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.116      28.521         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2868
 CLMA_573_1818/A1                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I1

 Data arrival time                                                  28.521         Logic Levels: 3  
                                                                                   Logic: 0.467ns(30.364%), Route: 1.071ns(69.636%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.824      50.824         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.091      50.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.444      51.359         ntclkbufg_2      
 HCKB_357_1719/CLKOUT              td                    0.195      51.554 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=84)       0.314      51.868         _N59             
 CLMA_573_1818/CLK                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000      51.868                          
 clock uncertainty                                      -0.050      51.818                          

 Setup time                                             -0.139      51.679                          

 Data required time                                                 51.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.679                          
 Data arrival time                                                  28.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  1.593
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593      26.593         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.109      26.702 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.171      26.873         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.035      26.908 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.197      27.105         u_CORES/u_debug_core_0/_N5886
 CLMA_525_1813/A4                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                  27.105         Logic Levels: 1  
                                                                                   Logic: 0.144ns(28.125%), Route: 0.368ns(71.875%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.362       2.737         _N58             
 CLMA_525_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000       2.737                          
 clock uncertainty                                       0.050       2.787                          

 Hold time                                              -0.015       2.772                          

 Data required time                                                  2.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.772                          
 Data arrival time                                                  27.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  1.593
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593      26.593         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.109      26.702 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.171      26.873         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.035      26.908 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.197      27.105         u_CORES/u_debug_core_0/_N5886
 CLMA_525_1813/B3                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                  27.105         Logic Levels: 1  
                                                                                   Logic: 0.144ns(28.125%), Route: 0.368ns(71.875%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.362       2.737         _N58             
 CLMA_525_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000       2.737                          
 clock uncertainty                                       0.050       2.787                          

 Hold time                                              -0.021       2.766                          

 Data required time                                                  2.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.766                          
 Data arrival time                                                  27.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I4
Path Group  : CORES|SCANCHAIN_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  1.593
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_618/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.593      26.593         u_CORES/capt_o   
 CLMA_549_1801/CLK                                                         r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_549_1801/Q2                  tco                   0.109      26.702 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=12)       0.171      26.873         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_561_1807/Y3                  td                    0.035      26.908 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm/L6
                                   net (fanout=18)       0.152      27.060         u_CORES/u_debug_core_0/_N5886
 CLMS_531_1813/A4                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.060         Logic Levels: 1  
                                                                                   Logic: 0.144ns(30.835%), Route: 0.323ns(69.165%)
----------------------------------------------------------------------------------------------------

 Clock CORES|SCANCHAIN_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_618/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.017       1.017         u_CORES/drck_o   
 USCM_359_888/CLKOUT               td                    0.126       1.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.505       1.648         ntclkbufg_2      
 HCKB_357_2018/CLKOUT              td                    0.233       1.881 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=392)      0.428       2.309         _N56             
 CLMA_537_1843/CR3                 td                    0.066       2.375 r       CLKROUTE_43/CR   
                                   net (fanout=47)       0.302       2.677         _N58             
 CLMS_531_1813/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.677                          
 clock uncertainty                                       0.050       2.727                          

 Hold time                                              -0.024       2.703                          

 Data required time                                                  2.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.703                          
 Data arrival time                                                  27.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.357                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.742
  Launch Clock Delay      :  0.871
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.341       0.871         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.125       0.996 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       0.702       1.698         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.052       1.750 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.750         ntR607           
 CLMS_591_1933/RSCO                td                    0.049       1.799 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       1.799         ntR608           
 CLMS_591_1939/RSCO                td                    0.049       1.848 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       1.848         ntR609           
 CLMS_591_1945/RSCO                td                    0.049       1.897 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       1.897         ntR610           
 CLMS_591_1951/RSCO                td                    0.049       1.946 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.946         ntR611           
 CLMS_591_1957/RSCI                                                        r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/RS

 Data arrival time                                                   1.946         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.698%), Route: 0.702ns(65.302%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.299       7.142         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.229                          
 clock uncertainty                                      -0.050       7.179                          

 Recovery time                                          -0.116       7.063                          

 Data required time                                                  7.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.063                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.117                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.742
  Launch Clock Delay      :  0.871
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.341       0.871         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.125       0.996 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       0.702       1.698         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.052       1.750 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.750         ntR607           
 CLMS_591_1933/RSCO                td                    0.049       1.799 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       1.799         ntR608           
 CLMS_591_1939/RSCO                td                    0.049       1.848 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       1.848         ntR609           
 CLMS_591_1945/RSCO                td                    0.049       1.897 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       1.897         ntR610           
 CLMS_591_1951/RSCO                td                    0.049       1.946 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.946         ntR611           
 CLMS_591_1957/RSCI                                                        r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS

 Data arrival time                                                   1.946         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.698%), Route: 0.702ns(65.302%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.299       7.142         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.229                          
 clock uncertainty                                      -0.050       7.179                          

 Recovery time                                          -0.116       7.063                          

 Data required time                                                  7.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.063                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.117                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.742
  Launch Clock Delay      :  0.871
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.341       0.871         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.125       0.996 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       0.702       1.698         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1927/RSCO                td                    0.052       1.750 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.750         ntR607           
 CLMS_591_1933/RSCO                td                    0.049       1.799 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       1.799         ntR608           
 CLMS_591_1939/RSCO                td                    0.049       1.848 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       1.848         ntR609           
 CLMS_591_1945/RSCO                td                    0.049       1.897 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       1.897         ntR610           
 CLMS_591_1951/RSCO                td                    0.049       1.946 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.946         ntR611           
 CLMS_591_1957/RSCI                                                        r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS

 Data arrival time                                                   1.946         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.698%), Route: 0.702ns(65.302%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.299       7.142         LinkMain/txclk   
 CLMS_591_1957/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.229                          
 clock uncertainty                                      -0.050       7.179                          

 Recovery time                                          -0.116       7.063                          

 Data required time                                                  7.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.063                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.117                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.871
  Launch Clock Delay      :  0.748
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.305       0.748         LinkMain/txclk   
 CLMS_609_1999/CLK                                                         r       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMS_609_1999/Q0                  tco                   0.109       0.857 f       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=129)      0.226       1.083         LinkMain/txlane_done
 CLMA_579_2022/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/RS

 Data arrival time                                                   1.083         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.537%), Route: 0.226ns(67.463%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.341       0.871         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.784                          
 clock uncertainty                                       0.000       0.784                          

 Removal time                                           -0.038       0.746                          

 Data required time                                                  0.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.746                          
 Data arrival time                                                   1.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.871
  Launch Clock Delay      :  0.748
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.305       0.748         LinkMain/txclk   
 CLMS_609_1999/CLK                                                         r       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMS_609_1999/Q0                  tco                   0.109       0.857 f       LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=129)      0.226       1.083         LinkMain/txlane_done
 CLMA_579_2022/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/RS

 Data arrival time                                                   1.083         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.537%), Route: 0.226ns(67.463%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.341       0.871         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl/CLK
 clock pessimism                                        -0.087       0.784                          
 clock uncertainty                                       0.000       0.784                          

 Removal time                                           -0.038       0.746                          

 Data required time                                                  0.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.746                          
 Data arrival time                                                   1.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.882
  Launch Clock Delay      :  0.741
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.298       0.741         LinkMain/txclk   
 CLMA_579_2022/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_2022/Q0                  tco                   0.109       0.850 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=67)       0.301       1.151         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMA_615_1950/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/RS

 Data arrival time                                                   1.151         Logic Levels: 0  
                                                                                   Logic: 0.109ns(26.585%), Route: 0.301ns(73.415%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=155)      0.352       0.882         LinkMain/txclk   
 CLMA_615_1950/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.087       0.795                          
 clock uncertainty                                       0.000       0.795                          

 Removal time                                           -0.038       0.757                          

 Data required time                                                  0.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.757                          
 Data arrival time                                                   1.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.708
  Launch Clock Delay      :  0.882
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.352       0.882         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.125       1.007 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.857       1.864         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.052       1.916 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.916         ntR633           
 CLMS_507_1945/RSCO                td                    0.049       1.965 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.965         ntR634           
 CLMS_507_1951/RSCO                td                    0.049       2.014 r       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.014         ntR635           
 CLMS_507_1957/RSCO                td                    0.049       2.063 r       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.063         ntR636           
 CLMS_507_1963/RSCO                td                    0.049       2.112 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.112         ntR637           
 CLMS_507_1969/RSCO                td                    0.049       2.161 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       2.161         ntR638           
 CLMS_507_1975/RSCO                td                    0.049       2.210 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.210         ntR639           
 CLMS_507_1981/RSCI                                                        r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/RS

 Data arrival time                                                   2.210         Logic Levels: 7  
                                                                                   Logic: 0.471ns(35.467%), Route: 0.857ns(64.533%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.265       7.108         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl/CLK
 clock pessimism                                         0.087       7.195                          
 clock uncertainty                                      -0.050       7.145                          

 Recovery time                                          -0.116       7.029                          

 Data required time                                                  7.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.029                          
 Data arrival time                                                   2.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.708
  Launch Clock Delay      :  0.882
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.352       0.882         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.125       1.007 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.857       1.864         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.052       1.916 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.916         ntR633           
 CLMS_507_1945/RSCO                td                    0.049       1.965 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.965         ntR634           
 CLMS_507_1951/RSCO                td                    0.049       2.014 r       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.014         ntR635           
 CLMS_507_1957/RSCO                td                    0.049       2.063 r       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.063         ntR636           
 CLMS_507_1963/RSCO                td                    0.049       2.112 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.112         ntR637           
 CLMS_507_1969/RSCO                td                    0.049       2.161 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       2.161         ntR638           
 CLMS_507_1975/RSCO                td                    0.049       2.210 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.210         ntR639           
 CLMS_507_1981/RSCI                                                        r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/RS

 Data arrival time                                                   2.210         Logic Levels: 7  
                                                                                   Logic: 0.471ns(35.467%), Route: 0.857ns(64.533%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.265       7.108         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl/CLK
 clock pessimism                                         0.087       7.195                          
 clock uncertainty                                      -0.050       7.145                          

 Recovery time                                          -0.116       7.029                          

 Data required time                                                  7.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.029                          
 Data arrival time                                                   2.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.708
  Launch Clock Delay      :  0.882
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.352       0.882         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.125       1.007 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.857       1.864         LinkMain/rxlane_done
 CLMS_507_1939/RSCO                td                    0.052       1.916 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.916         ntR633           
 CLMS_507_1945/RSCO                td                    0.049       1.965 r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       1.965         ntR634           
 CLMS_507_1951/RSCO                td                    0.049       2.014 r       LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.014         ntR635           
 CLMS_507_1957/RSCO                td                    0.049       2.063 r       LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.063         ntR636           
 CLMS_507_1963/RSCO                td                    0.049       2.112 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.112         ntR637           
 CLMS_507_1969/RSCO                td                    0.049       2.161 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RSCO
                                   net (fanout=1)        0.000       2.161         ntR638           
 CLMS_507_1975/RSCO                td                    0.049       2.210 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.210         ntR639           
 CLMS_507_1981/RSCI                                                        r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/RS

 Data arrival time                                                   2.210         Logic Levels: 7  
                                                                                   Logic: 0.471ns(35.467%), Route: 0.857ns(64.533%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.265       7.108         LinkMain/rxclk   
 CLMS_507_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl/CLK
 clock pessimism                                         0.087       7.195                          
 clock uncertainty                                      -0.050       7.145                          

 Recovery time                                          -0.116       7.029                          

 Data required time                                                  7.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.029                          
 Data arrival time                                                   2.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.819                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.876
  Launch Clock Delay      :  0.752
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.309       0.752         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.109       0.861 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.125       0.986         LinkMain/rxlane_done
 CLMS_603_2005/RS                                                          f       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/RS

 Data arrival time                                                   0.986         Logic Levels: 0  
                                                                                   Logic: 0.109ns(46.581%), Route: 0.125ns(53.419%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.346       0.876         LinkMain/rxclk   
 CLMS_603_2005/CLK                                                         r       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.087       0.789                          
 clock uncertainty                                       0.000       0.789                          

 Removal time                                           -0.038       0.751                          

 Data required time                                                  0.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.751                          
 Data arrival time                                                   0.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.876
  Launch Clock Delay      :  0.752
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.309       0.752         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.109       0.861 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.125       0.986         LinkMain/rxlane_done
 CLMS_603_2005/RS                                                          f       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/RS

 Data arrival time                                                   0.986         Logic Levels: 0  
                                                                                   Logic: 0.109ns(46.581%), Route: 0.125ns(53.419%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.346       0.876         LinkMain/rxclk   
 CLMS_603_2005/CLK                                                         r       LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.087       0.789                          
 clock uncertainty                                       0.000       0.789                          

 Removal time                                           -0.038       0.751                          

 Data required time                                                  0.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.751                          
 Data arrival time                                                   0.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.881
  Launch Clock Delay      :  0.752
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.309       0.752         LinkMain/rxclk   
 CLMA_615_2010/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_615_2010/Q0                  tco                   0.109       0.861 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=192)      0.222       1.083         LinkMain/rxlane_done
 CLMA_627_1980/RS                                                          f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/RS

 Data arrival time                                                   1.083         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.931%), Route: 0.222ns(67.069%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=3)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=632)      0.351       0.881         LinkMain/rxclk   
 CLMA_627_1980/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.794                          
 clock uncertainty                                       0.000       0.794                          

 Removal time                                           -0.038       0.756                          

 Data required time                                                  0.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.756                          
 Data arrival time                                                   1.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3/opit_0_inv/RS
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.307       2.331         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.125       2.456 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.425       2.881         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_495_1932/RSCO                td                    0.052       2.933 r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.933         ntR619           
 CLMA_495_1938/RSCI                                                        r       LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3/opit_0_inv/RS

 Data arrival time                                                   2.933         Logic Levels: 1  
                                                                                   Logic: 0.177ns(29.402%), Route: 0.425ns(70.598%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.268       8.376         _N50             
 CLMA_495_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3/opit_0_inv/CLK
 clock pessimism                                         0.316       8.692                          
 clock uncertainty                                      -0.050       8.642                          

 Recovery time                                          -0.116       8.526                          

 Data required time                                                  8.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.526                          
 Data arrival time                                                   2.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.593                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.307       2.331         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.119       2.450 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.469       2.919         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_507_1914/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   2.919         Logic Levels: 0  
                                                                                   Logic: 0.119ns(20.238%), Route: 0.469ns(79.762%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.277       8.385         _N50             
 CLMA_507_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.316       8.701                          
 clock uncertainty                                      -0.050       8.651                          

 Recovery time                                          -0.116       8.535                          

 Data required time                                                  8.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.535                          
 Data arrival time                                                   2.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.616                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.307       2.331         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.119       2.450 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.469       2.919         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_507_1914/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   2.919         Logic Levels: 0  
                                                                                   Logic: 0.119ns(20.238%), Route: 0.469ns(79.762%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.277       8.385         _N50             
 CLMA_507_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.316       8.701                          
 clock uncertainty                                      -0.050       8.651                          

 Recovery time                                          -0.116       8.535                          

 Data required time                                                  8.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.535                          
 Data arrival time                                                   2.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.616                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.972
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.264       1.972         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.109       2.081 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.121       2.202         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/RS

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.391%), Route: 0.121ns(52.609%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.309       2.333         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv/CLK
 clock pessimism                                        -0.316       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Removal time                                           -0.038       1.979                          

 Data required time                                                  1.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.979                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.972
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.264       1.972         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.109       2.081 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.121       2.202         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.391%), Route: 0.121ns(52.609%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.309       2.333         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                        -0.316       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Removal time                                           -0.038       1.979                          

 Data required time                                                  1.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.979                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.972
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.264       1.972         _N50             
 CLMA_483_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_483_1938/Q0                  tco                   0.109       2.081 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=66)       0.121       2.202         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_489_1938/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/RS

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.391%), Route: 0.121ns(52.609%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/usclk   
 HCKB_357_2020/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1590)     0.309       2.333         _N50             
 CLMA_489_1938/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.316       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Removal time                                           -0.038       1.979                          

 Data required time                                                  1.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.979                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.848
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.357       3.366         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.119       3.485 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.380       3.865         LinkMain/MAC_10G/apb_clk_rst
 CLMS_609_2035/RSCO                td                    0.056       3.921 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.921         ntR262           
 CLMS_609_2041/RSCO                td                    0.049       3.970 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.970         ntR263           
 CLMS_609_2047/RSCO                td                    0.049       4.019 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.019         ntR264           
 CLMS_609_2053/RSCO                td                    0.049       4.068 r       LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.068         ntR265           
 CLMS_609_2059/RSCO                td                    0.049       4.117 r       LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.117         ntR266           
 CLMS_609_2065/RSCO                td                    0.049       4.166 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.166         ntR267           
 CLMS_609_2071/RSCO                td                    0.049       4.215 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.215         ntR268           
 CLMS_609_2077/RSCO                td                    0.049       4.264 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.264         ntR269           
 CLMS_609_2083/RSCO                td                    0.049       4.313 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.313         ntR270           
 CLMS_609_2089/RSCO                td                    0.049       4.362 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.362         ntR271           
 CLMS_609_2095/RSCO                td                    0.049       4.411 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=1)        0.000       4.411         ntR272           
 CLMS_609_2101/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/RS

 Data arrival time                                                   4.411         Logic Levels: 11 
                                                                                   Logic: 0.665ns(63.636%), Route: 0.380ns(36.364%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.323      22.848         _N55             
 CLMS_609_2101/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0/CLK
 clock pessimism                                         0.484      23.332                          
 clock uncertainty                                      -0.050      23.282                          

 Recovery time                                          -0.116      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   4.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.755                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.844
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.357       3.366         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.119       3.485 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.355       3.840         LinkMain/MAC_10G/apb_clk_rst
 CLMA_597_2035/RSCO                td                    0.056       3.896 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[0]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.896         ntR324           
 CLMA_597_2041/RSCO                td                    0.049       3.945 r       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.945         ntR325           
 CLMA_597_2047/RSCO                td                    0.049       3.994 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.994         ntR326           
 CLMA_597_2053/RSCO                td                    0.049       4.043 r       LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.043         ntR327           
 CLMA_597_2059/RSCO                td                    0.049       4.092 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.092         ntR328           
 CLMA_597_2065/RSCO                td                    0.049       4.141 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[15]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.141         ntR329           
 CLMA_597_2071/RSCO                td                    0.049       4.190 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.190         ntR330           
 CLMA_597_2077/RSCO                td                    0.049       4.239 r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.239         ntR331           
 CLMA_597_2083/RSCO                td                    0.049       4.288 r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.288         ntR332           
 CLMA_597_2089/RSCO                td                    0.049       4.337 r       LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.337         ntR333           
 CLMA_597_2095/RSCO                td                    0.049       4.386 r       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.386         ntR334           
 CLMA_597_2101/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10]/opit_0/RS

 Data arrival time                                                   4.386         Logic Levels: 11 
                                                                                   Logic: 0.665ns(65.196%), Route: 0.355ns(34.804%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.319      22.844         _N55             
 CLMA_597_2101/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10]/opit_0/CLK
 clock pessimism                                         0.484      23.328                          
 clock uncertainty                                      -0.050      23.278                          

 Recovery time                                          -0.116      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   4.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.776                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.844
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.357       3.366         _N55             
 CLMA_627_2016/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_627_2016/Q0                  tco                   0.119       3.485 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=88)       0.355       3.840         LinkMain/MAC_10G/apb_clk_rst
 CLMA_597_2035/RSCO                td                    0.056       3.896 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[0]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.896         ntR324           
 CLMA_597_2041/RSCO                td                    0.049       3.945 r       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.945         ntR325           
 CLMA_597_2047/RSCO                td                    0.049       3.994 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.994         ntR326           
 CLMA_597_2053/RSCO                td                    0.049       4.043 r       LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.043         ntR327           
 CLMA_597_2059/RSCO                td                    0.049       4.092 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.092         ntR328           
 CLMA_597_2065/RSCO                td                    0.049       4.141 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[15]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.141         ntR329           
 CLMA_597_2071/RSCO                td                    0.049       4.190 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.190         ntR330           
 CLMA_597_2077/RSCO                td                    0.049       4.239 r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.239         ntR331           
 CLMA_597_2083/RSCO                td                    0.049       4.288 r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.288         ntR332           
 CLMA_597_2089/RSCO                td                    0.049       4.337 r       LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.337         ntR333           
 CLMA_597_2095/RSCO                td                    0.049       4.386 r       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       4.386         ntR334           
 CLMA_597_2101/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11]/opit_0/RS

 Data arrival time                                                   4.386         Logic Levels: 11 
                                                                                   Logic: 0.665ns(65.196%), Route: 0.355ns(34.804%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481      21.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029      21.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672      21.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091      21.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      22.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195      22.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.319      22.844         _N55             
 CLMA_597_2101/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11]/opit_0/CLK
 clock pessimism                                         0.484      23.328                          
 clock uncertainty                                      -0.050      23.278                          

 Recovery time                                          -0.116      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   4.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.776                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  2.846
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.321       2.846         _N55             
 CLMS_651_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMS_651_2005/Q0                  tco                   0.109       2.955 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=16)       0.117       3.072         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_1999/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/RS

 Data arrival time                                                   3.072         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.365       3.374         _N55             
 CLMA_657_1999/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv/CLK
 clock pessimism                                        -0.484       2.890                          
 clock uncertainty                                       0.000       2.890                          

 Removal time                                           -0.038       2.852                          

 Data required time                                                  2.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.852                          
 Data arrival time                                                   3.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  2.846
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.321       2.846         _N55             
 CLMS_651_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMS_651_2005/Q0                  tco                   0.109       2.955 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=16)       0.117       3.072         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_1999/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS

 Data arrival time                                                   3.072         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.365       3.374         _N55             
 CLMA_657_1999/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/CLK
 clock pessimism                                        -0.484       2.890                          
 clock uncertainty                                       0.000       2.890                          

 Removal time                                           -0.038       2.852                          

 Data required time                                                  2.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.852                          
 Data arrival time                                                   3.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  2.846
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.481       1.088         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.029       1.117 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.672       1.789         clk_50           
 USCM_359_885/CLKOUT               td                    0.091       1.880 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       2.330         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.195       2.525 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.321       2.846         _N55             
 CLMS_651_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMS_651_2005/Q0                  tco                   0.109       2.955 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=16)       0.117       3.072         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_1999/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6]/opit_0_inv/RS

 Data arrival time                                                   3.072         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.365       3.374         _N55             
 CLMA_657_1999/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6]/opit_0_inv/CLK
 clock pessimism                                        -0.484       2.890                          
 clock uncertainty                                       0.000       2.890                          

 Removal time                                           -0.038       2.852                          

 Data required time                                                  2.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.852                          
 Data arrival time                                                   3.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][21]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.504       3.193         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.233       3.426 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.335       3.761         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.141       3.902 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.224       5.126         u_CORES/u_debug_core_0/resetn
 CLMS_495_1813/RSCO                td                    0.052       5.178 r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][18]/opit_0_inv_srl/RSCO
                                   net (fanout=6)        0.000       5.178         ntR770           
 CLMS_495_1819/RSCO                td                    0.049       5.227 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.227         ntR771           
 CLMS_495_1825/RSCI                                                        r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][21]/opit_0_inv_srl/RS

 Data arrival time                                                   5.227         Logic Levels: 2  
                                                                                   Logic: 0.242ns(16.508%), Route: 1.224ns(83.492%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.444       5.876         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.195       6.071 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.288       6.359         _N52             
 CLMS_495_1825/CLK                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][21]/opit_0_inv_srl/CLK
 clock pessimism                                         0.457       6.816                          
 clock uncertainty                                      -0.050       6.766                          

 Recovery time                                          -0.116       6.650                          

 Data required time                                                  6.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.650                          
 Data arrival time                                                   5.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][59]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.504       3.193         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.233       3.426 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.335       3.761         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.141       3.902 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.224       5.126         u_CORES/u_debug_core_0/resetn
 CLMS_495_1813/RSCO                td                    0.052       5.178 r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][18]/opit_0_inv_srl/RSCO
                                   net (fanout=6)        0.000       5.178         ntR770           
 CLMS_495_1819/RSCO                td                    0.049       5.227 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.227         ntR771           
 CLMS_495_1825/RSCI                                                        r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][59]/opit_0_inv_srl/RS

 Data arrival time                                                   5.227         Logic Levels: 2  
                                                                                   Logic: 0.242ns(16.508%), Route: 1.224ns(83.492%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.444       5.876         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.195       6.071 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.288       6.359         _N52             
 CLMS_495_1825/CLK                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][59]/opit_0_inv_srl/CLK
 clock pessimism                                         0.457       6.816                          
 clock uncertainty                                      -0.050       6.766                          

 Recovery time                                          -0.116       6.650                          

 Data required time                                                  6.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.650                          
 Data arrival time                                                   5.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][73]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.152
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.504       3.193         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.233       3.426 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.335       3.761         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.140       3.901 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     1.287       5.188         u_CORES/u_debug_core_0/resetn
 CLMS_507_1927/RS                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][73]/opit_0_inv_srl/RS

 Data arrival time                                                   5.188         Logic Levels: 0  
                                                                                   Logic: 0.140ns(9.811%), Route: 1.287ns(90.189%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           3.200       3.200 r                        
 F20                                                     0.000       3.200 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       3.317         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       3.929 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       3.929         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       4.002 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       4.856         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       4.885 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       5.341         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       5.432 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.450       5.882         ntclkbufg_0      
 HCKB_357_2019/CLKOUT              td                    0.195       6.077 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1878)     0.275       6.352         _N51             
 CLMS_507_1927/CLK                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][73]/opit_0_inv_srl/CLK
 clock pessimism                                         0.457       6.809                          
 clock uncertainty                                      -0.050       6.759                          

 Recovery time                                          -0.116       6.643                          

 Data required time                                                  6.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.643                          
 Data arrival time                                                   5.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/RS
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.448       2.680         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.195       2.875 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.292       3.167         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.123       3.290 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     0.596       3.886         u_CORES/u_debug_core_0/resetn
 CLMS_459_1543/RS                                                          f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/RS

 Data arrival time                                                   3.886         Logic Levels: 0  
                                                                                   Logic: 0.123ns(17.107%), Route: 0.596ns(82.893%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.314       3.734         _N52             
 CLMS_459_1543/CLK                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.457       3.277                          
 clock uncertainty                                       0.000       3.277                          

 Removal time                                           -0.038       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                   3.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.448       2.680         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.195       2.875 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.292       3.167         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.123       3.290 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     0.596       3.886         u_CORES/u_debug_core_0/resetn
 CLMS_459_1543/RS                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.886         Logic Levels: 0  
                                                                                   Logic: 0.123ns(17.107%), Route: 0.596ns(82.893%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.314       3.734         _N52             
 CLMS_459_1543/CLK                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.457       3.277                          
 clock uncertainty                                       0.000       3.277                          

 Removal time                                           -0.038       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                   3.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_312_5
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.806
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.612       0.729 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.729         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.073       0.802 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.854       1.656         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.029       1.685 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       2.141         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.091       2.232 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.448       2.680         ntclkbufg_0      
 HCKB_357_1409/CLKOUT              td                    0.195       2.875 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=3)        0.292       3.167         _N53             
 CLMA_573_1350/CLK                                                         r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_573_1350/CR0                 tco                   0.123       3.290 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=1713)     0.752       4.042         u_CORES/u_debug_core_0/resetn
 CLMA_651_1824/RS                                                          f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.123ns(14.057%), Route: 0.752ns(85.943%)
----------------------------------------------------------------------------------------------------

 Clock clk_312_5 (rising edge)                           0.000       0.000 r                        
 F20                                                     0.000       0.000 r       i_clk_100_p (port)
                                   net (fanout=1)        0.117       0.117         i_clk_100_p      
 IOBD_0_1692/DIN                   td                    0.716       0.833 r       Debug/u_buf1/opit_0/O
                                   net (fanout=1)        0.000       0.833         Debug/u_buf1/ntD 
 IOLHR_16_1692/DI_TO_CLK           td                    0.087       0.920 r       Debug/u_buf1/opit_2/DI_TO_CLK
                                   net (fanout=1)        1.039       1.959         Debug/clkin1_tmp 
 GPLL_7_769/CLKOUT0                td                    0.063       2.022 r       Debug/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       2.563         clk_312_5        
 USCM_359_882/CLKOUT               td                    0.126       2.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.498       3.187         ntclkbufg_0      
 HCKB_357_1715/CLKOUT              td                    0.233       3.420 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=476)      0.386       3.806         _N52             
 CLMA_651_1824/CLK                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.457       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Removal time                                           -0.038       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.731                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : txd (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.585       1.282         nt_i_clk_50      
 GPLL_7_463/CLKOUT0                td                    0.063       1.345 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.800       2.145         clk_50           
 USCM_359_885/CLKOUT               td                    0.126       2.271 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.776         ntclkbufg_1      
 HCKB_357_2021/CLKOUT              td                    0.233       3.009 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=1003)     0.339       3.348         _N55             
 CLMA_579_2010/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2010/Q0                  tco                   0.119       3.467 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        2.497       5.964         nt_txd           
 IOLHR_16_948/DO_P                 td                    0.353       6.317 r       txd_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.317         txd_obuf/ntO     
 IOBS_0_948/PAD                    td                    2.370       8.687 r       txd_obuf/opit_0/O
                                   net (fanout=1)        0.057       8.744         txd              
 P22                                                                       r       txd (port)       

 Data arrival time                                                   8.744         Logic Levels: 2  
                                                                                   Logic: 2.842ns(52.669%), Route: 2.554ns(47.331%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/packet_gen/tx_data_byte_vaild[0]/opit_0/RS
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.515       0.619 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.619         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.087       0.706 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=14)       3.050       3.756         nt_fpga_rst_n    
 CLMS_573_1999/Y2                  td                    0.066       3.822 f       LinkMain/N26/gateop_perm/L6
                                   net (fanout=22)       0.605       4.427         LinkMain/N26     
 CLMA_537_2076/Y2                  td                    0.123       4.550 r       LinkMain/packet_gen/N151_1/LUT6_inst_perm/L6
                                   net (fanout=7)        0.184       4.734         LinkMain/packet_gen/N125
 CLMA_531_2076/Y0                  td                    0.125       4.859 r       LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or/gateop_perm/L6
                                   net (fanout=3)        0.228       5.087         LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or
 CLMA_525_2083/RS                                                          r       LinkMain/packet_gen/tx_data_byte_vaild[0]/opit_0/RS

 Data arrival time                                                   5.087         Logic Levels: 5  
                                                                                   Logic: 0.916ns(18.007%), Route: 4.171ns(81.993%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/packet_gen/tx_data_byte_vaild[1]/opit_0/RS
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.515       0.619 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.619         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.087       0.706 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=14)       3.050       3.756         nt_fpga_rst_n    
 CLMS_573_1999/Y2                  td                    0.066       3.822 f       LinkMain/N26/gateop_perm/L6
                                   net (fanout=22)       0.605       4.427         LinkMain/N26     
 CLMA_537_2076/Y2                  td                    0.123       4.550 r       LinkMain/packet_gen/N151_1/LUT6_inst_perm/L6
                                   net (fanout=7)        0.184       4.734         LinkMain/packet_gen/N125
 CLMA_531_2076/Y0                  td                    0.125       4.859 r       LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or/gateop_perm/L6
                                   net (fanout=3)        0.228       5.087         LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or
 CLMA_525_2083/RS                                                          r       LinkMain/packet_gen/tx_data_byte_vaild[1]/opit_0/RS

 Data arrival time                                                   5.087         Logic Levels: 5  
                                                                                   Logic: 0.916ns(18.007%), Route: 4.171ns(81.993%)
====================================================================================================

====================================================================================================

Startpoint  : QR1_ref_clk_156_n (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C7                                                      0.000       0.000 f       QR1_ref_clk_156_n (port)
                                   net (fanout=1)        0.075       0.075         QR1_ref_clk_156_n
 SPAD_663_1838/SPAD                td                    0.000       0.075 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn/SPAD
                                   net (fanout=1)        0.000       0.075         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                   td                    0.965       1.040 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.508       1.548         LinkMain/o_p_refck2core_0
 CLMS_591_1885/M2                                                          r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D

 Data arrival time                                                   1.548         Logic Levels: 2  
                                                                                   Logic: 0.965ns(62.339%), Route: 0.583ns(37.661%)
====================================================================================================

====================================================================================================

Startpoint  : QR1_ref_clk_156_n (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][2]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C7                                                      0.000       0.000 f       QR1_ref_clk_156_n (port)
                                   net (fanout=1)        0.075       0.075         QR1_ref_clk_156_n
 SPAD_663_1838/SPAD                td                    0.000       0.075 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn/SPAD
                                   net (fanout=1)        0.000       0.075         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                   td                    0.965       1.040 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=3)        0.572       1.612         LinkMain/o_p_refck2core_0
 CLMS_519_1879/M0                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][2]/opit_0_inv_srl/D

 Data arrival time                                                   1.612         Logic Levels: 2  
                                                                                   Logic: 0.965ns(59.864%), Route: 0.647ns(40.136%)
====================================================================================================

====================================================================================================

Startpoint  : rxd (port)
Endpoint    : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P21                                                     0.000       0.000 r       rxd (port)       
                                   net (fanout=1)        0.056       0.056         rxd              
 IOBD_0_954/DIN                    td                    0.445       0.501 r       rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.501         rxd_ibuf/ntD     
 IOLHR_16_954/DI_TO_CLK            td                    0.073       0.574 r       rxd_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        2.081       2.655         nt_rxd           
 CLMA_579_2016/M2                                                          r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   2.655         Logic Levels: 2  
                                                                                   Logic: 0.518ns(19.510%), Route: 2.137ns(80.490%)
====================================================================================================

{o_p_clk2core_tx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_597_1944/CLK       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
====================================================================================================

{o_p_clk2core_rx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_502_1926/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_502_1926/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_633_2004/CLK       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl/CLK
====================================================================================================

{usclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           High Pulse Width  DRM_502_1926/CLKB[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{clk_50} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_627_2016/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
====================================================================================================

{clk_312_5} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.062       1.600           0.538           High Pulse Width  DRM_586_1806/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 1.062       1.600           0.538           Low Pulse Width   DRM_586_1806/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 1.062       1.600           0.538           High Pulse Width  DRM_586_1866/CLKA[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKA[0]
====================================================================================================

{CORES|SCANCHAIN_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_549_1795/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_549_1795/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_549_1801/CLK       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{CORES|SCANCHAIN_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.462      25.000          0.538           High Pulse Width  DRM_586_1806/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.462      25.000          0.538           Low Pulse Width   DRM_586_1806/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.462      25.000          0.538           High Pulse Width  DRM_586_1866/CLKB[0]    u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | G:/Current_Pango/TenGigTest/place_route/Main_pnr.adf             
| Output     | G:/Current_Pango/TenGigTest/report_timing/Main_rtp.adf           
|            | G:/Current_Pango/TenGigTest/report_timing/Main_exception.rtr     
|            | G:/Current_Pango/TenGigTest/report_timing/Main.rtr               
|            | G:/Current_Pango/TenGigTest/report_timing/rtr.db                 
+--------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,955 MB
Total CPU time to report_timing completion : 0h:0m:1s
Process Total CPU time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:11s
