#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x562a972295f0 .scope module, "shiftReg1" "shiftReg1" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "q";
L_0x562a97249240 .functor BUFZ 4, v0x562a97247630_0, C4<0000>, C4<0000>, C4<0000>;
o0x7f0b00327018 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a9722cc50_0 .net "clk", 0 0, o0x7f0b00327018;  0 drivers
o0x7f0b00327048 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a9722ed80_0 .net "din", 0 0, o0x7f0b00327048;  0 drivers
v0x562a971ec2f0_0 .net "q", 3 0, L_0x562a97249240;  1 drivers
o0x7f0b003270a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247570_0 .net "rst", 0 0, o0x7f0b003270a8;  0 drivers
v0x562a97247630_0 .var "shiftReg", 3 0;
E_0x562a97230c60 .event posedge, v0x562a9722cc50_0;
S_0x562a97229780 .scope module, "shiftReg2" "shiftReg2" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "q";
L_0x562a97249310 .functor BUFZ 4, v0x562a97247b40_0, C4<0000>, C4<0000>, C4<0000>;
o0x7f0b003271c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247820_0 .net "clk", 0 0, o0x7f0b003271c8;  0 drivers
o0x7f0b003271f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247900_0 .net "din", 0 0, o0x7f0b003271f8;  0 drivers
v0x562a972479c0_0 .net "q", 3 0, L_0x562a97249310;  1 drivers
o0x7f0b00327258 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247a80_0 .net "rst", 0 0, o0x7f0b00327258;  0 drivers
v0x562a97247b40_0 .var "shiftReg", 3 0;
E_0x562a97231080 .event posedge, v0x562a97247820_0;
S_0x562a97229910 .scope module, "shiftReg3" "shiftReg3" 2 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "q";
L_0x562a972493e0 .functor BUFZ 4, v0x562a97248050_0, C4<0000>, C4<0000>, C4<0000>;
o0x7f0b00327378 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247d30_0 .net "clk", 0 0, o0x7f0b00327378;  0 drivers
o0x7f0b003273a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247e10_0 .net "din", 0 0, o0x7f0b003273a8;  0 drivers
v0x562a97247ed0_0 .net "q", 3 0, L_0x562a972493e0;  1 drivers
o0x7f0b00327408 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97247f90_0 .net "rst", 0 0, o0x7f0b00327408;  0 drivers
v0x562a97248050_0 .var "shiftReg", 3 0;
E_0x562a97230a10 .event posedge, v0x562a97247d30_0;
S_0x562a9722b950 .scope module, "shiftReg4" "shiftReg4" 2 51;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "q";
L_0x562a972494b0 .functor BUFZ 4, v0x562a97248560_0, C4<0000>, C4<0000>, C4<0000>;
o0x7f0b00327528 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97248240_0 .net "clk", 0 0, o0x7f0b00327528;  0 drivers
o0x7f0b00327558 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a97248320_0 .net "din", 0 0, o0x7f0b00327558;  0 drivers
v0x562a972483e0_0 .net "q", 3 0, L_0x562a972494b0;  1 drivers
o0x7f0b003275b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x562a972484a0_0 .net "rst", 0 0, o0x7f0b003275b8;  0 drivers
v0x562a97248560_0 .var "shiftReg", 3 0;
E_0x562a97231480 .event posedge, v0x562a97248240_0;
S_0x562a9722bb70 .scope module, "tb_shift_reg" "tb_shift_reg" 3 1;
 .timescale 0 0;
v0x562a97248ee0_0 .var "clk", 0 0;
v0x562a97248fa0_0 .var "din", 0 0;
v0x562a97249070_0 .net "q", 3 0, L_0x562a97249580;  1 drivers
v0x562a97249170_0 .var "rst", 0 0;
S_0x562a97248710 .scope module, "uut" "shiftReg" 3 5, 2 68 0, S_0x562a9722bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "q";
L_0x562a97249580 .functor BUFZ 4, v0x562a97248d30_0, C4<0000>, C4<0000>, C4<0000>;
v0x562a972489e0_0 .net "clk", 0 0, v0x562a97248ee0_0;  1 drivers
v0x562a97248ac0_0 .net "din", 0 0, v0x562a97248fa0_0;  1 drivers
v0x562a97248b80_0 .net "q", 3 0, L_0x562a97249580;  alias, 1 drivers
v0x562a97248c70_0 .net "rst", 0 0, v0x562a97249170_0;  1 drivers
v0x562a97248d30_0 .var "shiftReg", 3 0;
E_0x562a9720f980 .event posedge, v0x562a972489e0_0;
    .scope S_0x562a972295f0;
T_0 ;
    %wait E_0x562a97230c60;
    %load/vec4 v0x562a97247570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562a97247630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562a97247630_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x562a9722ed80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562a97247630_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562a97229780;
T_1 ;
    %wait E_0x562a97231080;
    %load/vec4 v0x562a97247a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562a97247b40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562a97247900_0;
    %load/vec4 v0x562a97247b40_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562a97247b40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562a97229910;
T_2 ;
    %wait E_0x562a97230a10;
    %load/vec4 v0x562a97247f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x562a97248050_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x562a97247e10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x562a97248050_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562a9722b950;
T_3 ;
    %wait E_0x562a97231480;
    %load/vec4 v0x562a972484a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562a97248560_0, 0;
T_3.0 ;
    %load/vec4 v0x562a97248560_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x562a97248320_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562a97248560_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562a97248710;
T_4 ;
    %wait E_0x562a9720f980;
    %load/vec4 v0x562a97248c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x562a97248d30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x562a97248ac0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x562a97248d30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562a9722bb70;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x562a97248ee0_0;
    %inv;
    %store/vec4 v0x562a97248ee0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562a9722bb70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a97248ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a97249170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %vpi_call 3 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562a9722bb70 {0 0 0};
    %vpi_call 3 13 "$monitor", "Time: %0t, clk: %b, rst: %b, din: %b, q: %b", $time, v0x562a97248ee0_0, v0x562a97249170_0, v0x562a97248fa0_0, v0x562a97249070_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a97249170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a97248fa0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 3 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "buggy_modules.v";
    "testbench.v";
