library ieee;
use ieee.std_logic_1164.all;

entity top is
	port
	(
		clk 	: in std_logic;
		reset : in std_logic
	);
end entity;

architecture arch of top is

	component nios2 is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			input_export  : in  std_logic_vector(10 downto 0) := (others => 'X'); -- export
			output_export : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n : in  std_logic                     := 'X'              -- reset_n
		);
	end component nios2;
	
begin


end architecture;