# ğŸ§© Step 1 â€” Lightweight Handshake Integration  
**(Prefetch Handshake + DMA Read Trigger Migration)**  

---

## ğŸ¯ ëª©ì 
ê¸°ì¡´ ì‹œìŠ¤í…œì€ `sa_core` ëª¨ë“ˆì´ ì§ì ‘ `axi_dma_ctrl`ì— **Read/Write íŠ¸ë¦¬ê±°(`start_rd_wr`)** ë¥¼ ì „ë‹¬í•˜ì—¬  
ë°ì´í„° ì „ì†¡ì„ ìˆœì°¨ì ìœ¼ë¡œ ìˆ˜í–‰í•˜ê³  ìˆì—ˆë‹¤.  

**Step 1** ì˜ ëª©í‘œëŠ” ì´í›„ ë‹¨ê³„ì—ì„œ â€œì—°ì‚°â€“ì „ì†¡ ë³‘ë ¬í™” (Pipelining)â€ë¥¼ êµ¬í˜„í•˜ê¸° ìœ„í•œ ì‚¬ì „ì‘ì—…ìœ¼ë¡œ,  
ì—°ì‚° ëª¨ë“ˆê³¼ DMA ì œì–´ë¶€ ê°„ì— **ê²½ëŸ‰ í•¸ë“œì…°ì´í¬ ì‹ í˜¸ (prefetch / compute)** ë¥¼ ìƒˆë¡œ ì¶”ê°€í•˜ê³ ,  
DMA Read FSMì˜ **ì‹œì‘ íŠ¸ë¦¬ê±°ë¥¼ prefetch ìš”ì²­ ì‹ í˜¸ë¡œ êµì²´**í•˜ëŠ” ê²ƒì´ë‹¤.  

ì´ ë‹¨ê³„ì—ì„œëŠ” **ê¸°ëŠ¥ ë³€í™” ì—†ì´** ê¸°ì¡´ ë™ì‘ê³¼ ë™ì¼í•˜ê²Œ ë™ì‘í•˜ë„ë¡ ë°°ì„ ë§Œ êµ¬ì„±í•˜ë©°,  
ì¶”í›„ ë‹¨ê³„(ìŠ¤ì¼€ì¤„ëŸ¬ FSM ë° ì˜¤ë²„ë© êµ¬í˜„)ë¥¼ ìœ„í•œ êµ¬ì¡°ì  ê¸°ë°˜ì„ ë§ˆë ¨í•œë‹¤.

---

## âš™ï¸ ìˆ˜ì • ë‚´ì—­

### ğŸ”¹ `sa_core_pipeline.sv`
- **ì‹ ê·œ ë‚´ë¶€ ì‹ í˜¸ ì¶”ê°€**
  - `prefetch_req` : DMA Read ìš”ì²­ (pipeline â†’ DMA)
  - `prefetch_done` : DMA Read ì™„ë£Œ (DMA â†’ pipeline)
  - `compute_req` : ì—°ì‚° ì‹œì‘ (pipeline â†’ sa_core)
  - `compute_done` : ì—°ì‚° ì™„ë£Œ (sa_core â†’ pipeline)
- **ì„ì‹œ ë§¤í•‘ (ê¸°ëŠ¥ ë™ì¼ ìœ ì§€)**  
  ê¸°ì¡´ ì‹ í˜¸ë¥¼ ê·¸ëŒ€ë¡œ ì¬ì‚¬ìš©í•˜ì—¬ ë™ì‘ ë³€í™” ì—†ìŒ:
  ```verilog
  assign compute_req   = ap_start;
  assign compute_done  = done_core;
  assign prefetch_req  = (start_rd_wr == 2'b10);
  // prefetch_doneì€ ì»¨íŠ¸ë¡¤ëŸ¬ì—ì„œ ì˜¬ë¼ì˜¤ëŠ” ì™„ë£Œ ì‹ í˜¸ì™€ ë§µí•‘
  // assign prefetch_done = read_done; // ë˜ëŠ” u_dma_ctrl.o_prefetch_done

# ğŸ§© Step 2 â€” ì£¼ì†Œ ë”ë¸”ë§(Address Double-Buffering) + buf_idx í† ê¸€

---

## ğŸ¯ ëª©ì 

**Step 2**ì˜ ëª©í‘œëŠ” **DMA Read ê²½ë¡œì—ì„œ ì£¼ì†Œ ë”ë¸”ë²„í¼ êµ¬ì¡°ë¥¼ ë„ì…**í•˜ì—¬  
ê° íƒ€ì¼ì˜ ë°ì´í„° ë¡œë“œê°€ ëë‚˜ìë§ˆì ë‹¤ìŒ íƒ€ì¼ì˜ ë©”ëª¨ë¦¬ ì£¼ì†Œë¡œ ìë™ ì „í™˜ë˜ë„ë¡ ë§Œë“œëŠ” ê²ƒì´ë‹¤.  
ì´ë•Œ ì¶”ê°€ì ì¸ DMA ì±„ë„ì€ ë§Œë“¤ì§€ ì•Šìœ¼ë©°, ê¸°ì¡´ FSMì„ ìœ ì§€í•œ ì±„ **ì£¼ì†Œ ê´€ë¦¬ë§Œ í™•ì¥**í•œë‹¤.

---

## âš™ï¸ ìˆ˜ì • ë‚´ì—­

### ğŸ”¹ ëŒ€ìƒ íŒŒì¼
`axi_dma_ctrl.sv` (DMA ì œì–´ë¶€)

---

### ğŸ”¹ ë³€ê²½ ê°œìš”

| êµ¬ë¶„ | ë‚´ìš© |
|------|------|
| ì‹ ê·œ ì‹ í˜¸ | `base_addr_current`, `base_addr_next`, `tile_current_index`, `buf_idx`, `tile_stride_rd` |
| í•µì‹¬ ê°œë… | íƒ€ì¼ ë‹¨ìœ„ ì£¼ì†Œ ë”ë¸”ë§ (í•œ íƒ€ì¼ ì¢…ë£Œ ì‹œ `base_addr_current` â† `base_addr_next`) |
| ì˜í–¥ ë²”ìœ„ | DMA Read ê²½ë¡œ (Write FSMì€ ë³€ê²½ ì—†ìŒ) |
| ê¸°ì¡´ FSM | ìœ ì§€ (`ST_IDLE`, `ST_DMA`, `ST_DMA_WAIT`, `ST_DMA_SYNC`, `ST_DMA_DONE`) |

---

### ğŸ”¹ ìˆ˜ì • ìƒì„¸

#### â‘  ë‚´ë¶€ ì‹ í˜¸ ì¶”ê°€
```verilog
logic        buf_idx;                   // 0/1 í† ê¸€
logic [31:0] base_addr_current;         // í˜„ì¬ íƒ€ì¼ base ì£¼ì†Œ
logic [31:0] base_addr_next;            // ë‹¤ìŒ íƒ€ì¼ base ì£¼ì†Œ(ì˜ˆì¸¡)
logic [15:0] tile_current_index;        // í˜„ì¬ íƒ€ì¼ ì¸ë±ìŠ¤
wire [31:0]  tile_stride_rd = {max_req_blk_idx, 6'b0}; // ë¸”ë¡ ìˆ˜ * 64B

#### â‘¡ ë‹¨ì¼ always ë¸”ë¡ì—ì„œ ë¦¬ì…‹/ì˜ˆì¸¡/ë¡¤ì˜¤ë²„ í†µí•©
```verilog
wire last_read_of_tile = (req_blk_idx_rd == max_req_blk_idx - 16'd1);
wire tile_read_done    = (read_done && last_read_of_tile);

always_ff @(posedge clk or negedge rstn) begin
  if(~rstn) begin
    buf_idx            <= 1'b0;
    tile_current_index <= '0;
    base_addr_current  <= dram_base_addr_rd;
    base_addr_next     <= dram_base_addr_rd + tile_stride_rd;
  end else begin
    // í”„ë¦¬íŒ¨ì¹˜ ë“¤ì–´ì˜¬ ë•Œ ë‹¤ìŒ íƒ€ì¼ base ì˜ˆì¸¡
    if (i_prefetch_req)
      base_addr_next <= base_addr_current + tile_stride_rd;

    // íƒ€ì¼ ê²½ê³„ì—ì„œ ë¡¤ì˜¤ë²„ ë° buf_idx í† ê¸€
    if (tile_read_done) begin
      buf_idx            <= ~buf_idx;
      base_addr_current  <= base_addr_next;
      tile_current_index <= tile_current_index + 16'd1;
    end
  end
end

#### â‘¢ Read ì£¼ì†Œ ìƒì„±ë¶€ ì¹˜í™˜

Read ì£¼ì†Œ ìƒì„±ë¶€ì˜ base ì£¼ì†Œë¥¼ ê¸°ì¡´ì˜ `dram_base_addr_rd` ëŒ€ì‹   
`base_addr_current`ë¡œ ë³€ê²½í•˜ì—¬, íƒ€ì¼ ê²½ê³„ ì‹œ ìë™ìœ¼ë¡œ ìƒˆë¡œìš´ base ì£¼ì†Œì—ì„œ  
ë°ì´í„°ë¥¼ ì½ì–´ì˜¬ ìˆ˜ ìˆë„ë¡ ìˆ˜ì •í•œë‹¤.

```verilog
// ê¸°ì¡´ ì½”ë“œ
assign read_addr = dram_base_addr_rd + {req_blk_idx_rd, 6'b0};

// ë³€ê²½ ì½”ë“œ (Step 2 ì ìš©)
assign read_addr = base_addr_current + {req_blk_idx_rd, 6'b0};

## ğŸ§  ë™ì‘ ê°œë… ìš”ì•½

| íƒ€ì´ë° | ë™ì‘ |
|--------|------|
| **Reset í›„** | `base_addr_current` = ì‹œì‘ ì£¼ì†Œ, `base_addr_next` = base + stride |
| **i_prefetch_req â†‘** | ë‹¤ìŒ íƒ€ì¼ baseë¥¼ ì˜ˆì¸¡ (`base_addr_next = base_addr_current + stride`) |
| **íƒ€ì¼ ë‚´ë¶€** | `req_blk_idx_rd`ê°€ 0 â†’ `max_req_blk_idx-1`ê¹Œì§€ ì¦ê°€í•˜ë©° ë¸”ë¡ ë‹¨ìœ„ Read ìˆ˜í–‰ |
| **íƒ€ì¼ ê²½ê³„ (tile_read_done)** | `base_addr_current â† base_addr_next`, `buf_idx` í† ê¸€, `tile_current_index++` |
| **ì´í›„ Read** | ìƒˆë¡œìš´ base ì£¼ì†Œì—ì„œ ë‹¤ì‹œ ì‹œì‘ (`o_read_addr` base ë³€ê²½) |

ğŸ“˜ **ìš”ì•½ ì„¤ëª…:**  
- Step 2ëŠ” ê¸°ì¡´ DMA FSMì„ ë³€ê²½í•˜ì§€ ì•Šê³ , **ì£¼ì†Œ ê³„ì‚° êµ¬ì¡°ë§Œ ì´ì¤‘í™”(double buffering)** í–ˆë‹¤.  
- í•œ íƒ€ì¼ì˜ Readê°€ ëë‚˜ëŠ” ì‹œì (`tile_read_done`)ë§ˆë‹¤ ìë™ìœ¼ë¡œ **ë‹¤ìŒ íƒ€ì¼ base ì£¼ì†Œë¡œ ì „í™˜**ëœë‹¤.  
- `buf_idx`ëŠ” ë‹¨ìˆœíˆ í˜„ì¬/ë‹¤ìŒ ë²„í¼ì˜ êµëŒ€ ì—¬ë¶€ë¥¼ í‘œì‹œí•˜ë©°, ì´í›„ ë‹¨ê³„(ë²„í¼ë§ ìµœì í™”)ì— ì‚¬ìš©ëœë‹¤.

## âœ… ê²€ì¦ í¬ì¸íŠ¸ (ì‹œë®¬ë ˆì´ì…˜ ê¸°ì¤€)

| í•­ëª© | ê¸°ëŒ€ ê²°ê³¼ |
|------|------------|
| **â‘  i_prefetch_req** | í”„ë¦¬íŒ¨ì¹˜ ìš”ì²­ ì‹œì ë§ˆë‹¤ `base_addr_next`ê°€ ê°±ì‹  (`current + stride`) |
| **â‘¡ tile_read_done** | `req_blk_idx_rd == max_req_blk_idx-1` & `i_read_done` ì‹œì ì—ì„œ í„ìŠ¤ ë°œìƒ |
| **â‘¢ base_addr_current** | íƒ€ì¼ ê²½ê³„ ì§í›„ `base_addr_next` ê°’ìœ¼ë¡œ ë¡¤ì˜¤ë²„ |
| **â‘£ buf_idx** | íƒ€ì¼ ê²½ê³„ë§ˆë‹¤ 0â†”1 í† ê¸€ |
| **â‘¤ tile_current_index** | íƒ€ì¼ ê²½ê³„ë§ˆë‹¤ +1 ì¦ê°€ |
| **â‘¥ o_read_addr** | ìƒˆ base ì£¼ì†Œ(ì˜ˆ: 0x00000000 â†’ 0x00000080)ì—ì„œ ë‹¤ì‹œ ì‹œì‘ |
| **â‘¦ o_prefetch_done** | `i_read_done` ì‹¸ì´í´ê³¼ ë™ì¼í•˜ê²Œ 1í´ëŸ­ í„ìŠ¤ ë°œìƒ |

ğŸ§© **ê²€ì¦ ì¡°ê±´:**  
- ìµœì†Œ 2íƒ€ì¼ ì´ìƒì˜ ì‹œë‚˜ë¦¬ì˜¤ì—ì„œ ì‹œë®¬ë ˆì´ì…˜ ìˆ˜í–‰.  
- íŒŒí˜•ì— `base_addr_current`, `base_addr_next`, `buf_idx`, `tile_current_index`ë¥¼ í¬í•¨.  
- íƒ€ì¼ ê²½ê³„ ì‹œì (`tile_read_done`)ì—ì„œ ìœ„ ì¡°ê±´ë“¤ì´ ë™ì‹œì— ì¶©ì¡±ë˜ë©´ **Step 2 ì™„ë£Œ**ë¡œ ê°„ì£¼.

## ğŸ§© í˜„ì¬ ê²€ì¦ ìƒíƒœ

âœ… **Step 2 ì‹œë®¬ë ˆì´ì…˜ ì™„ë£Œ (ì •ìƒ ë™ì‘)**  

| ì‹ í˜¸ | ê´€ì°° ê²°ê³¼ | ì„¤ëª… |
|------|------------|------|
| `base_addr_current` | íƒ€ì¼ ê²½ê³„ì—ì„œ `0x00 â†’ 0x80` ë¡¤ì˜¤ë²„ | stride(0x80)ë§Œí¼ ì£¼ì†Œ ì „í™˜ |
| `base_addr_next` | 0x80ìœ¼ë¡œ ìœ ì§€ (2íƒ€ì¼ ì‹œë‚˜ë¦¬ì˜¤ ê¸°ì¤€) | ë‹¤ìŒ íƒ€ì¼ ì£¼ì†Œ ì˜ˆì¸¡ ì •ìƒ |
| `buf_idx` | ê²½ê³„ë§ˆë‹¤ 0â†”1 í† ê¸€ | ë²„í¼ êµëŒ€ í”Œë˜ê·¸ ì •ìƒ |
| `tile_current_index` | íƒ€ì¼ë§ˆë‹¤ +1 ì¦ê°€ | íƒ€ì¼ ì¸ë±ìŠ¤ ì •ìƒ ì¦ê°€ |
| `o_read_addr` | ìƒˆ base ì£¼ì†Œì—ì„œ ì¬ì‹œì‘ | ì£¼ì†Œ ë”ë¸”ë²„í¼ë§ ë™ì‘ í™•ì¸ |

ğŸ“˜ **ìš”ì•½:**  
- 2íƒ€ì¼ ê¸°ì¤€ìœ¼ë¡œ Step 2ì˜ ì£¼ì†Œ ì „í™˜ ë° í† ê¸€ ë™ì‘ì´ ì •ìƒ í™•ì¸ë˜ì—ˆë‹¤.  
- ë‹¤ìŒ ë‹¨ê³„(Step 3)ì—ì„œ ë‹¤ì¤‘ í”„ë¦¬íŒ¨ì¹˜(`base_addr_next` = 0x100, 0x180 â€¦) ë¡œì§ì´ ì¶”ê°€ë  ì˜ˆì •ì´ë©°,  
  ì´ë¥¼ í†µí•´ ì—°ì‚°â€“ì „ì†¡ ì˜¤ë²„ë©ì´ êµ¬í˜„ëœë‹¤.
