{
  "module_name": "mpi30_transport.h",
  "hash_id": "78c5face77b7aa0798b10f65577bf1aeef34dea9bbb0d906e4886dcc5fc40e80",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mpi3mr/mpi/mpi30_transport.h",
  "human_readable_source": " \n \n#ifndef MPI30_TRANSPORT_H\n#define MPI30_TRANSPORT_H     1\nstruct mpi3_version_struct {\n\tu8         dev;\n\tu8         unit;\n\tu8         minor;\n\tu8         major;\n};\n\nunion mpi3_version_union {\n\tstruct mpi3_version_struct     mpi3_version;\n\t__le32                     word;\n};\n\n#define MPI3_VERSION_MAJOR                                              (3)\n#define MPI3_VERSION_MINOR                                              (0)\n#define MPI3_VERSION_UNIT                                               (28)\n#define MPI3_VERSION_DEV                                                (0)\n#define MPI3_DEVHANDLE_INVALID                                          (0xffff)\nstruct mpi3_sysif_oper_queue_indexes {\n\t__le16         producer_index;\n\t__le16         reserved02;\n\t__le16         consumer_index;\n\t__le16         reserved06;\n};\n\nstruct mpi3_sysif_registers {\n\t__le64                             ioc_information;\n\tunion mpi3_version_union              version;\n\t__le32                             reserved0c[2];\n\t__le32                             ioc_configuration;\n\t__le32                             reserved18;\n\t__le32                             ioc_status;\n\t__le32                             reserved20;\n\t__le32                             admin_queue_num_entries;\n\t__le64                             admin_request_queue_address;\n\t__le64                             admin_reply_queue_address;\n\t__le32                             reserved38[2];\n\t__le32                             coalesce_control;\n\t__le32                             reserved44[1007];\n\t__le16                             admin_request_queue_pi;\n\t__le16                             reserved1002;\n\t__le16                             admin_reply_queue_ci;\n\t__le16                             reserved1006;\n\tstruct mpi3_sysif_oper_queue_indexes   oper_queue_indexes[383];\n\t__le32                             reserved1c00;\n\t__le32                             write_sequence;\n\t__le32                             host_diagnostic;\n\t__le32                             reserved1c0c;\n\t__le32                             fault;\n\t__le32                             fault_info[3];\n\t__le32                             reserved1c20[4];\n\t__le64                             hcb_address;\n\t__le32                             hcb_size;\n\t__le32                             reserved1c3c;\n\t__le32                             reply_free_host_index;\n\t__le32                             sense_buffer_free_host_index;\n\t__le32                             reserved1c48[2];\n\t__le64                             diag_rw_data;\n\t__le64                             diag_rw_address;\n\t__le16                             diag_rw_control;\n\t__le16                             diag_rw_status;\n\t__le32                             reserved1c64[35];\n\t__le32                             scratchpad[4];\n\t__le32                             reserved1d00[192];\n\t__le32                             device_assigned_registers[2048];\n};\n\n#define MPI3_SYSIF_IOC_INFO_LOW_OFFSET                                  (0x00000000)\n#define MPI3_SYSIF_IOC_INFO_HIGH_OFFSET                                 (0x00000004)\n#define MPI3_SYSIF_IOC_INFO_LOW_TIMEOUT_MASK                            (0xff000000)\n#define MPI3_SYSIF_IOC_INFO_LOW_TIMEOUT_SHIFT                           (24)\n#define MPI3_SYSIF_IOC_INFO_LOW_HCB_DISABLED                            (0x00000001)\n#define MPI3_SYSIF_IOC_CONFIG_OFFSET                                    (0x00000014)\n#define MPI3_SYSIF_IOC_CONFIG_OPER_RPY_ENT_SZ                           (0x00f00000)\n#define MPI3_SYSIF_IOC_CONFIG_OPER_RPY_ENT_SZ_SHIFT                     (20)\n#define MPI3_SYSIF_IOC_CONFIG_OPER_REQ_ENT_SZ                           (0x000f0000)\n#define MPI3_SYSIF_IOC_CONFIG_OPER_REQ_ENT_SZ_SHIFT                     (16)\n#define MPI3_SYSIF_IOC_CONFIG_SHUTDOWN_MASK                             (0x0000c000)\n#define MPI3_SYSIF_IOC_CONFIG_SHUTDOWN_NO                               (0x00000000)\n#define MPI3_SYSIF_IOC_CONFIG_SHUTDOWN_NORMAL                           (0x00004000)\n#define MPI3_SYSIF_IOC_CONFIG_DEVICE_SHUTDOWN_SEND_REQ                  (0x00002000)\n#define MPI3_SYSIF_IOC_CONFIG_DIAG_SAVE                                 (0x00000010)\n#define MPI3_SYSIF_IOC_CONFIG_ENABLE_IOC                                (0x00000001)\n#define MPI3_SYSIF_IOC_STATUS_OFFSET                                    (0x0000001c)\n#define MPI3_SYSIF_IOC_STATUS_RESET_HISTORY                             (0x00000010)\n#define MPI3_SYSIF_IOC_STATUS_SHUTDOWN_MASK                             (0x0000000c)\n#define MPI3_SYSIF_IOC_STATUS_SHUTDOWN_SHIFT                            (0x00000002)\n#define MPI3_SYSIF_IOC_STATUS_SHUTDOWN_NONE                             (0x00000000)\n#define MPI3_SYSIF_IOC_STATUS_SHUTDOWN_IN_PROGRESS                      (0x00000004)\n#define MPI3_SYSIF_IOC_STATUS_SHUTDOWN_COMPLETE                         (0x00000008)\n#define MPI3_SYSIF_IOC_STATUS_FAULT                                     (0x00000002)\n#define MPI3_SYSIF_IOC_STATUS_READY                                     (0x00000001)\n#define MPI3_SYSIF_ADMIN_Q_NUM_ENTRIES_OFFSET                           (0x00000024)\n#define MPI3_SYSIF_ADMIN_Q_NUM_ENTRIES_REQ_MASK                         (0x0fff)\n#define MPI3_SYSIF_ADMIN_Q_NUM_ENTRIES_REPLY_OFFSET                     (0x00000026)\n#define MPI3_SYSIF_ADMIN_Q_NUM_ENTRIES_REPLY_MASK                       (0x0fff0000)\n#define MPI3_SYSIF_ADMIN_Q_NUM_ENTRIES_REPLY_SHIFT                      (16)\n#define MPI3_SYSIF_ADMIN_REQ_Q_ADDR_LOW_OFFSET                          (0x00000028)\n#define MPI3_SYSIF_ADMIN_REQ_Q_ADDR_HIGH_OFFSET                         (0x0000002c)\n#define MPI3_SYSIF_ADMIN_REPLY_Q_ADDR_LOW_OFFSET                        (0x00000030)\n#define MPI3_SYSIF_ADMIN_REPLY_Q_ADDR_HIGH_OFFSET                       (0x00000034)\n#define MPI3_SYSIF_COALESCE_CONTROL_OFFSET                              (0x00000040)\n#define MPI3_SYSIF_COALESCE_CONTROL_ENABLE_MASK                         (0xc0000000)\n#define MPI3_SYSIF_COALESCE_CONTROL_ENABLE_NO_CHANGE                    (0x00000000)\n#define MPI3_SYSIF_COALESCE_CONTROL_ENABLE_DISABLE                      (0x40000000)\n#define MPI3_SYSIF_COALESCE_CONTROL_ENABLE_ENABLE                       (0xc0000000)\n#define MPI3_SYSIF_COALESCE_CONTROL_VALID                               (0x20000000)\n#define MPI3_SYSIF_COALESCE_CONTROL_MSIX_IDX_MASK                       (0x01ff0000)\n#define MPI3_SYSIF_COALESCE_CONTROL_MSIX_IDX_SHIFT                      (16)\n#define MPI3_SYSIF_COALESCE_CONTROL_TIMEOUT_MASK                        (0x0000ff00)\n#define MPI3_SYSIF_COALESCE_CONTROL_TIMEOUT_SHIFT                       (8)\n#define MPI3_SYSIF_COALESCE_CONTROL_DEPTH_MASK                          (0x000000ff)\n#define MPI3_SYSIF_COALESCE_CONTROL_DEPTH_SHIFT                         (0)\n#define MPI3_SYSIF_ADMIN_REQ_Q_PI_OFFSET                                (0x00001000)\n#define MPI3_SYSIF_ADMIN_REPLY_Q_CI_OFFSET                              (0x00001004)\n#define MPI3_SYSIF_OPER_REQ_Q_PI_OFFSET                                 (0x00001008)\n#define MPI3_SYSIF_OPER_REQ_Q_N_PI_OFFSET(N)                            (MPI3_SYSIF_OPER_REQ_Q_PI_OFFSET + (((N) - 1) * 8))\n#define MPI3_SYSIF_OPER_REPLY_Q_CI_OFFSET                               (0x0000100c)\n#define MPI3_SYSIF_OPER_REPLY_Q_N_CI_OFFSET(N)                          (MPI3_SYSIF_OPER_REPLY_Q_CI_OFFSET + (((N) - 1) * 8))\n#define MPI3_SYSIF_WRITE_SEQUENCE_OFFSET                                (0x00001c04)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_MASK                        (0x0000000f)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_FLUSH                       (0x0)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_1ST                         (0xf)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_2ND                         (0x4)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_3RD                         (0xb)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_4TH                         (0x2)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_5TH                         (0x7)\n#define MPI3_SYSIF_WRITE_SEQUENCE_KEY_VALUE_6TH                         (0xd)\n#define MPI3_SYSIF_HOST_DIAG_OFFSET                                     (0x00001c08)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_MASK                          (0x00000700)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_NO_RESET                      (0x00000000)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_SOFT_RESET                    (0x00000100)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_HOST_CONTROL_BOOT_RESET       (0x00000200)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_COMPLETE_RESET                (0x00000300)\n#define MPI3_SYSIF_HOST_DIAG_RESET_ACTION_DIAG_FAULT                    (0x00000700)\n#define MPI3_SYSIF_HOST_DIAG_SAVE_IN_PROGRESS                           (0x00000080)\n#define MPI3_SYSIF_HOST_DIAG_SECURE_BOOT                                (0x00000040)\n#define MPI3_SYSIF_HOST_DIAG_CLEAR_INVALID_FW_IMAGE                     (0x00000020)\n#define MPI3_SYSIF_HOST_DIAG_INVALID_FW_IMAGE                           (0x00000010)\n#define MPI3_SYSIF_HOST_DIAG_HCBENABLE                                  (0x00000008)\n#define MPI3_SYSIF_HOST_DIAG_HCBMODE                                    (0x00000004)\n#define MPI3_SYSIF_HOST_DIAG_DIAG_RW_ENABLE                             (0x00000002)\n#define MPI3_SYSIF_HOST_DIAG_DIAG_WRITE_ENABLE                          (0x00000001)\n#define MPI3_SYSIF_FAULT_OFFSET                                         (0x00001c10)\n#define MPI3_SYSIF_FAULT_FUNC_AREA_MASK                                 (0xff000000)\n#define MPI3_SYSIF_FAULT_FUNC_AREA_SHIFT                                (24)\n#define MPI3_SYSIF_FAULT_FUNC_AREA_MPI_DEFINED                          (0x00000000)\n#define MPI3_SYSIF_FAULT_CODE_MASK                                      (0x0000ffff)\n#define MPI3_SYSIF_FAULT_CODE_DIAG_FAULT_RESET                          (0x0000f000)\n#define MPI3_SYSIF_FAULT_CODE_CI_ACTIVATION_RESET                       (0x0000f001)\n#define MPI3_SYSIF_FAULT_CODE_SOFT_RESET_IN_PROGRESS                    (0x0000f002)\n#define MPI3_SYSIF_FAULT_CODE_COMPLETE_RESET_NEEDED                     (0x0000f003)\n#define MPI3_SYSIF_FAULT_CODE_SOFT_RESET_NEEDED                         (0x0000f004)\n#define MPI3_SYSIF_FAULT_CODE_POWER_CYCLE_REQUIRED                      (0x0000f005)\n#define MPI3_SYSIF_FAULT_CODE_TEMP_THRESHOLD_EXCEEDED                   (0x0000f006)\n#define MPI3_SYSIF_FAULT_INFO0_OFFSET                                   (0x00001c14)\n#define MPI3_SYSIF_FAULT_INFO1_OFFSET                                   (0x00001c18)\n#define MPI3_SYSIF_FAULT_INFO2_OFFSET                                   (0x00001c1c)\n#define MPI3_SYSIF_HCB_ADDRESS_LOW_OFFSET                               (0x00001c30)\n#define MPI3_SYSIF_HCB_ADDRESS_HIGH_OFFSET                              (0x00001c34)\n#define MPI3_SYSIF_HCB_SIZE_OFFSET                                      (0x00001c38)\n#define MPI3_SYSIF_HCB_SIZE_SIZE_MASK                                   (0xfffff000)\n#define MPI3_SYSIF_HCB_SIZE_SIZE_SHIFT                                  (12)\n#define MPI3_SYSIF_HCB_SIZE_HCDW_ENABLE                                 (0x00000001)\n#define MPI3_SYSIF_REPLY_FREE_HOST_INDEX_OFFSET                         (0x00001c40)\n#define MPI3_SYSIF_SENSE_BUF_FREE_HOST_INDEX_OFFSET                     (0x00001c44)\n#define MPI3_SYSIF_DIAG_RW_DATA_LOW_OFFSET                              (0x00001c50)\n#define MPI3_SYSIF_DIAG_RW_DATA_HIGH_OFFSET                             (0x00001c54)\n#define MPI3_SYSIF_DIAG_RW_ADDRESS_LOW_OFFSET                           (0x00001c58)\n#define MPI3_SYSIF_DIAG_RW_ADDRESS_HIGH_OFFSET                          (0x00001c5c)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_OFFSET                               (0x00001c60)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_LEN_MASK                             (0x00000030)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_LEN_1BYTE                            (0x00000000)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_LEN_2BYTES                           (0x00000010)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_LEN_4BYTES                           (0x00000020)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_LEN_8BYTES                           (0x00000030)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_RESET                                (0x00000004)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_DIR_MASK                             (0x00000002)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_DIR_READ                             (0x00000000)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_DIR_WRITE                            (0x00000002)\n#define MPI3_SYSIF_DIAG_RW_CONTROL_START                                (0x00000001)\n#define MPI3_SYSIF_DIAG_RW_STATUS_OFFSET                                (0x00001c62)\n#define MPI3_SYSIF_DIAG_RW_STATUS_STATUS_MASK                           (0x0000000e)\n#define MPI3_SYSIF_DIAG_RW_STATUS_STATUS_SUCCESS                        (0x00000000)\n#define MPI3_SYSIF_DIAG_RW_STATUS_STATUS_INV_ADDR                       (0x00000002)\n#define MPI3_SYSIF_DIAG_RW_STATUS_STATUS_ACC_ERR                        (0x00000004)\n#define MPI3_SYSIF_DIAG_RW_STATUS_STATUS_PAR_ERR                        (0x00000006)\n#define MPI3_SYSIF_DIAG_RW_STATUS_BUSY                                  (0x00000001)\n#define MPI3_SYSIF_SCRATCHPAD0_OFFSET                                   (0x00001cf0)\n#define MPI3_SYSIF_SCRATCHPAD1_OFFSET                                   (0x00001cf4)\n#define MPI3_SYSIF_SCRATCHPAD2_OFFSET                                   (0x00001cf8)\n#define MPI3_SYSIF_SCRATCHPAD3_OFFSET                                   (0x00001cfc)\n#define MPI3_SYSIF_DEVICE_ASSIGNED_REGS_OFFSET                          (0x00002000)\n#define MPI3_SYSIF_DIAG_SAVE_TIMEOUT                                    (60)\nstruct mpi3_default_reply_descriptor {\n\t__le32             descriptor_type_dependent1[2];\n\t__le16             request_queue_ci;\n\t__le16             request_queue_id;\n\t__le16             descriptor_type_dependent2;\n\t__le16             reply_flags;\n};\n\n#define MPI3_REPLY_DESCRIPT_FLAGS_PHASE_MASK                       (0x0001)\n#define MPI3_REPLY_DESCRIPT_FLAGS_TYPE_MASK                        (0xf000)\n#define MPI3_REPLY_DESCRIPT_FLAGS_TYPE_ADDRESS_REPLY               (0x0000)\n#define MPI3_REPLY_DESCRIPT_FLAGS_TYPE_SUCCESS                     (0x1000)\n#define MPI3_REPLY_DESCRIPT_FLAGS_TYPE_TARGET_COMMAND_BUFFER       (0x2000)\n#define MPI3_REPLY_DESCRIPT_FLAGS_TYPE_STATUS                      (0x3000)\n#define MPI3_REPLY_DESCRIPT_REQUEST_QUEUE_ID_INVALID               (0xffff)\nstruct mpi3_address_reply_descriptor {\n\t__le64             reply_frame_address;\n\t__le16             request_queue_ci;\n\t__le16             request_queue_id;\n\t__le16             reserved0c;\n\t__le16             reply_flags;\n};\n\nstruct mpi3_success_reply_descriptor {\n\t__le32             reserved00[2];\n\t__le16             request_queue_ci;\n\t__le16             request_queue_id;\n\t__le16             host_tag;\n\t__le16             reply_flags;\n};\n\nstruct mpi3_target_command_buffer_reply_descriptor {\n\t__le32             reserved00;\n\t__le16             initiator_dev_handle;\n\tu8                 phy_num;\n\tu8                 reserved07;\n\t__le16             request_queue_ci;\n\t__le16             request_queue_id;\n\t__le16             io_index;\n\t__le16             reply_flags;\n};\n\nstruct mpi3_status_reply_descriptor {\n\t__le16             ioc_status;\n\t__le16             reserved02;\n\t__le32             ioc_log_info;\n\t__le16             request_queue_ci;\n\t__le16             request_queue_id;\n\t__le16             host_tag;\n\t__le16             reply_flags;\n};\n\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCSTATUS_LOGINFOAVAIL               (0x8000)\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCSTATUS_STATUS_MASK                (0x7fff)\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCLOGINFO_TYPE_MASK                 (0xf0000000)\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCLOGINFO_TYPE_NO_INFO              (0x00000000)\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCLOGINFO_TYPE_SAS                  (0x30000000)\n#define MPI3_REPLY_DESCRIPT_STATUS_IOCLOGINFO_DATA_MASK                 (0x0fffffff)\nunion mpi3_reply_descriptors_union {\n\tstruct mpi3_default_reply_descriptor               default_reply;\n\tstruct mpi3_address_reply_descriptor               address_reply;\n\tstruct mpi3_success_reply_descriptor               success;\n\tstruct mpi3_target_command_buffer_reply_descriptor target_command_buffer;\n\tstruct mpi3_status_reply_descriptor                status;\n\t__le32                                         words[4];\n};\n\nstruct mpi3_sge_common {\n\t__le64             address;\n\t__le32             length;\n\tu8                 reserved0c[3];\n\tu8                 flags;\n};\n\nstruct mpi3_sge_bit_bucket {\n\t__le64             reserved00;\n\t__le32             length;\n\tu8                 reserved0c[3];\n\tu8                 flags;\n};\n\nstruct mpi3_sge_extended_eedp {\n\tu8                 user_data_size;\n\tu8                 reserved01;\n\t__le16             eedp_flags;\n\t__le32             secondary_reference_tag;\n\t__le16             secondary_application_tag;\n\t__le16             application_tag_translation_mask;\n\t__le16             reserved0c;\n\tu8                 extended_operation;\n\tu8                 flags;\n};\n\nunion mpi3_sge_union {\n\tstruct mpi3_sge_common                 simple;\n\tstruct mpi3_sge_common                  chain;\n\tstruct mpi3_sge_common             last_chain;\n\tstruct mpi3_sge_bit_bucket             bit_bucket;\n\tstruct mpi3_sge_extended_eedp          eedp;\n\t__le32                             words[4];\n};\n\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_MASK        (0xf0)\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_SIMPLE      (0x00)\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_BIT_BUCKET  (0x10)\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_CHAIN       (0x20)\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_LAST_CHAIN  (0x30)\n#define MPI3_SGE_FLAGS_ELEMENT_TYPE_EXTENDED    (0xf0)\n#define MPI3_SGE_FLAGS_END_OF_LIST              (0x08)\n#define MPI3_SGE_FLAGS_END_OF_BUFFER            (0x04)\n#define MPI3_SGE_FLAGS_DLAS_MASK                (0x03)\n#define MPI3_SGE_FLAGS_DLAS_SYSTEM              (0x00)\n#define MPI3_SGE_FLAGS_DLAS_IOC_UDP             (0x01)\n#define MPI3_SGE_FLAGS_DLAS_IOC_CTL             (0x02)\n#define MPI3_SGE_EXT_OPER_EEDP                  (0x00)\n#define MPI3_EEDPFLAGS_INCR_PRI_REF_TAG             (0x8000)\n#define MPI3_EEDPFLAGS_INCR_SEC_REF_TAG             (0x4000)\n#define MPI3_EEDPFLAGS_INCR_PRI_APP_TAG             (0x2000)\n#define MPI3_EEDPFLAGS_INCR_SEC_APP_TAG             (0x1000)\n#define MPI3_EEDPFLAGS_ESC_PASSTHROUGH              (0x0800)\n#define MPI3_EEDPFLAGS_CHK_REF_TAG                  (0x0400)\n#define MPI3_EEDPFLAGS_CHK_APP_TAG                  (0x0200)\n#define MPI3_EEDPFLAGS_CHK_GUARD                    (0x0100)\n#define MPI3_EEDPFLAGS_ESC_MODE_MASK                (0x00c0)\n#define MPI3_EEDPFLAGS_ESC_MODE_DO_NOT_DISABLE      (0x0040)\n#define MPI3_EEDPFLAGS_ESC_MODE_APPTAG_DISABLE      (0x0080)\n#define MPI3_EEDPFLAGS_ESC_MODE_APPTAG_REFTAG_DISABLE   (0x00c0)\n#define MPI3_EEDPFLAGS_HOST_GUARD_MASK              (0x0030)\n#define MPI3_EEDPFLAGS_HOST_GUARD_T10_CRC           (0x0000)\n#define MPI3_EEDPFLAGS_HOST_GUARD_IP_CHKSUM         (0x0010)\n#define MPI3_EEDPFLAGS_HOST_GUARD_OEM_SPECIFIC      (0x0020)\n#define MPI3_EEDPFLAGS_PT_REF_TAG                   (0x0008)\n#define MPI3_EEDPFLAGS_EEDP_OP_MASK                 (0x0007)\n#define MPI3_EEDPFLAGS_EEDP_OP_CHECK                (0x0001)\n#define MPI3_EEDPFLAGS_EEDP_OP_STRIP                (0x0002)\n#define MPI3_EEDPFLAGS_EEDP_OP_CHECK_REMOVE         (0x0003)\n#define MPI3_EEDPFLAGS_EEDP_OP_INSERT               (0x0004)\n#define MPI3_EEDPFLAGS_EEDP_OP_REPLACE              (0x0006)\n#define MPI3_EEDPFLAGS_EEDP_OP_CHECK_REGEN          (0x0007)\n#define MPI3_EEDP_UDS_512                           (0x01)\n#define MPI3_EEDP_UDS_520                           (0x02)\n#define MPI3_EEDP_UDS_4080                          (0x03)\n#define MPI3_EEDP_UDS_4088                          (0x04)\n#define MPI3_EEDP_UDS_4096                          (0x05)\n#define MPI3_EEDP_UDS_4104                          (0x06)\n#define MPI3_EEDP_UDS_4160                          (0x07)\nstruct mpi3_request_header {\n\t__le16             host_tag;\n\tu8                 ioc_use_only02;\n\tu8                 function;\n\t__le16             ioc_use_only04;\n\tu8                 ioc_use_only06;\n\tu8                 msg_flags;\n\t__le16             change_count;\n\t__le16             function_dependent;\n};\n\nstruct mpi3_default_reply {\n\t__le16             host_tag;\n\tu8                 ioc_use_only02;\n\tu8                 function;\n\t__le16             ioc_use_only04;\n\tu8                 ioc_use_only06;\n\tu8                 msg_flags;\n\t__le16             ioc_use_only08;\n\t__le16             ioc_status;\n\t__le32             ioc_log_info;\n};\n\n#define MPI3_HOST_TAG_INVALID                       (0xffff)\n#define MPI3_FUNCTION_IOC_FACTS                     (0x01)\n#define MPI3_FUNCTION_IOC_INIT                      (0x02)\n#define MPI3_FUNCTION_PORT_ENABLE                   (0x03)\n#define MPI3_FUNCTION_EVENT_NOTIFICATION            (0x04)\n#define MPI3_FUNCTION_EVENT_ACK                     (0x05)\n#define MPI3_FUNCTION_CI_DOWNLOAD                   (0x06)\n#define MPI3_FUNCTION_CI_UPLOAD                     (0x07)\n#define MPI3_FUNCTION_IO_UNIT_CONTROL               (0x08)\n#define MPI3_FUNCTION_PERSISTENT_EVENT_LOG          (0x09)\n#define MPI3_FUNCTION_MGMT_PASSTHROUGH              (0x0a)\n#define MPI3_FUNCTION_CONFIG                        (0x10)\n#define MPI3_FUNCTION_SCSI_IO                       (0x20)\n#define MPI3_FUNCTION_SCSI_TASK_MGMT                (0x21)\n#define MPI3_FUNCTION_SMP_PASSTHROUGH               (0x22)\n#define MPI3_FUNCTION_NVME_ENCAPSULATED             (0x24)\n#define MPI3_FUNCTION_TARGET_ASSIST                 (0x30)\n#define MPI3_FUNCTION_TARGET_STATUS_SEND            (0x31)\n#define MPI3_FUNCTION_TARGET_MODE_ABORT             (0x32)\n#define MPI3_FUNCTION_TARGET_CMD_BUF_POST_BASE      (0x33)\n#define MPI3_FUNCTION_TARGET_CMD_BUF_POST_LIST      (0x34)\n#define MPI3_FUNCTION_CREATE_REQUEST_QUEUE          (0x70)\n#define MPI3_FUNCTION_DELETE_REQUEST_QUEUE          (0x71)\n#define MPI3_FUNCTION_CREATE_REPLY_QUEUE            (0x72)\n#define MPI3_FUNCTION_DELETE_REPLY_QUEUE            (0x73)\n#define MPI3_FUNCTION_TOOLBOX                       (0x80)\n#define MPI3_FUNCTION_DIAG_BUFFER_POST              (0x81)\n#define MPI3_FUNCTION_DIAG_BUFFER_MANAGE            (0x82)\n#define MPI3_FUNCTION_DIAG_BUFFER_UPLOAD            (0x83)\n#define MPI3_FUNCTION_MIN_IOC_USE_ONLY              (0xc0)\n#define MPI3_FUNCTION_MAX_IOC_USE_ONLY              (0xef)\n#define MPI3_FUNCTION_MIN_PRODUCT_SPECIFIC          (0xf0)\n#define MPI3_FUNCTION_MAX_PRODUCT_SPECIFIC          (0xff)\n#define MPI3_IOCSTATUS_LOG_INFO_AVAIL_MASK          (0x8000)\n#define MPI3_IOCSTATUS_LOG_INFO_AVAILABLE           (0x8000)\n#define MPI3_IOCSTATUS_STATUS_MASK                  (0x7fff)\n#define MPI3_IOCSTATUS_SUCCESS                      (0x0000)\n#define MPI3_IOCSTATUS_INVALID_FUNCTION             (0x0001)\n#define MPI3_IOCSTATUS_BUSY                         (0x0002)\n#define MPI3_IOCSTATUS_INVALID_SGL                  (0x0003)\n#define MPI3_IOCSTATUS_INTERNAL_ERROR               (0x0004)\n#define MPI3_IOCSTATUS_INSUFFICIENT_RESOURCES       (0x0006)\n#define MPI3_IOCSTATUS_INVALID_FIELD                (0x0007)\n#define MPI3_IOCSTATUS_INVALID_STATE                (0x0008)\n#define MPI3_IOCSTATUS_INSUFFICIENT_POWER           (0x000a)\n#define MPI3_IOCSTATUS_INVALID_CHANGE_COUNT         (0x000b)\n#define MPI3_IOCSTATUS_ALLOWED_CMD_BLOCK            (0x000c)\n#define MPI3_IOCSTATUS_SUPERVISOR_ONLY              (0x000d)\n#define MPI3_IOCSTATUS_FAILURE                      (0x001f)\n#define MPI3_IOCSTATUS_CONFIG_INVALID_ACTION        (0x0020)\n#define MPI3_IOCSTATUS_CONFIG_INVALID_TYPE          (0x0021)\n#define MPI3_IOCSTATUS_CONFIG_INVALID_PAGE          (0x0022)\n#define MPI3_IOCSTATUS_CONFIG_INVALID_DATA          (0x0023)\n#define MPI3_IOCSTATUS_CONFIG_NO_DEFAULTS           (0x0024)\n#define MPI3_IOCSTATUS_CONFIG_CANT_COMMIT           (0x0025)\n#define MPI3_IOCSTATUS_SCSI_RECOVERED_ERROR         (0x0040)\n#define MPI3_IOCSTATUS_SCSI_TM_NOT_SUPPORTED        (0x0041)\n#define MPI3_IOCSTATUS_SCSI_INVALID_DEVHANDLE       (0x0042)\n#define MPI3_IOCSTATUS_SCSI_DEVICE_NOT_THERE        (0x0043)\n#define MPI3_IOCSTATUS_SCSI_DATA_OVERRUN            (0x0044)\n#define MPI3_IOCSTATUS_SCSI_DATA_UNDERRUN           (0x0045)\n#define MPI3_IOCSTATUS_SCSI_IO_DATA_ERROR           (0x0046)\n#define MPI3_IOCSTATUS_SCSI_PROTOCOL_ERROR          (0x0047)\n#define MPI3_IOCSTATUS_SCSI_TASK_TERMINATED         (0x0048)\n#define MPI3_IOCSTATUS_SCSI_RESIDUAL_MISMATCH       (0x0049)\n#define MPI3_IOCSTATUS_SCSI_TASK_MGMT_FAILED        (0x004a)\n#define MPI3_IOCSTATUS_SCSI_IOC_TERMINATED          (0x004b)\n#define MPI3_IOCSTATUS_SCSI_EXT_TERMINATED          (0x004c)\n#define MPI3_IOCSTATUS_EEDP_GUARD_ERROR             (0x004d)\n#define MPI3_IOCSTATUS_EEDP_REF_TAG_ERROR           (0x004e)\n#define MPI3_IOCSTATUS_EEDP_APP_TAG_ERROR           (0x004f)\n#define MPI3_IOCSTATUS_TARGET_INVALID_IO_INDEX      (0x0062)\n#define MPI3_IOCSTATUS_TARGET_ABORTED               (0x0063)\n#define MPI3_IOCSTATUS_TARGET_NO_CONN_RETRYABLE     (0x0064)\n#define MPI3_IOCSTATUS_TARGET_NO_CONNECTION         (0x0065)\n#define MPI3_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH   (0x006a)\n#define MPI3_IOCSTATUS_TARGET_DATA_OFFSET_ERROR     (0x006d)\n#define MPI3_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA   (0x006e)\n#define MPI3_IOCSTATUS_TARGET_IU_TOO_SHORT          (0x006f)\n#define MPI3_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT       (0x0070)\n#define MPI3_IOCSTATUS_TARGET_NAK_RECEIVED          (0x0071)\n#define MPI3_IOCSTATUS_SAS_SMP_REQUEST_FAILED       (0x0090)\n#define MPI3_IOCSTATUS_SAS_SMP_DATA_OVERRUN         (0x0091)\n#define MPI3_IOCSTATUS_DIAGNOSTIC_RELEASED          (0x00a0)\n#define MPI3_IOCSTATUS_CI_UNSUPPORTED               (0x00b0)\n#define MPI3_IOCSTATUS_CI_UPDATE_SEQUENCE           (0x00b1)\n#define MPI3_IOCSTATUS_CI_VALIDATION_FAILED         (0x00b2)\n#define MPI3_IOCSTATUS_CI_KEY_UPDATE_PENDING        (0x00b3)\n#define MPI3_IOCSTATUS_CI_KEY_UPDATE_NOT_POSSIBLE   (0x00b4)\n#define MPI3_IOCSTATUS_SECURITY_KEY_REQUIRED        (0x00c0)\n#define MPI3_IOCSTATUS_SECURITY_VIOLATION           (0x00c1)\n#define MPI3_IOCSTATUS_INVALID_QUEUE_ID             (0x0f00)\n#define MPI3_IOCSTATUS_INVALID_QUEUE_SIZE           (0x0f01)\n#define MPI3_IOCSTATUS_INVALID_MSIX_VECTOR          (0x0f02)\n#define MPI3_IOCSTATUS_INVALID_REPLY_QUEUE_ID       (0x0f03)\n#define MPI3_IOCSTATUS_INVALID_QUEUE_DELETION       (0x0f04)\n#define MPI3_IOCLOGINFO_TYPE_MASK               (0xf0000000)\n#define MPI3_IOCLOGINFO_TYPE_SHIFT              (28)\n#define MPI3_IOCLOGINFO_TYPE_NONE               (0x0)\n#define MPI3_IOCLOGINFO_TYPE_SAS                (0x3)\n#define MPI3_IOCLOGINFO_LOG_DATA_MASK           (0x0fffffff)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}