module top_module(input clk,input [7:0] d,input [1:0] s,output [7:0] q);
	wire [7:0] w1,w2,w3;
	my_dff8 inst1(clk,d,w1);
	my_dff8 inst2(clk,w1,w2);
	my_dff8 inst3(clk,w2,w3);
	my_dff8 inst4(d,w1,w2,w3,s,q);
endmodule