

================================================================
== Vitis HLS Report for 'pool1_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 19:55:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      750|      750|  7.500 us|  7.500 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |      748|      748|        21|          1|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.55>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 24 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 25 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%line_buffer_2D_31 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 27 'alloca' 'line_buffer_2D_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%line_buffer_2D_32 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 28 'alloca' 'line_buffer_2D_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%line_buffer_2D_30 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 29 'alloca' 'line_buffer_2D_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_99 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_100 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_101 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul20"   --->   Operation 33 'read' 'phi_mul20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul18_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %phi_mul18"   --->   Operation 34 'read' 'phi_mul18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_90 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 35 'read' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_91 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_29"   --->   Operation 36 'read' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_92 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_28"   --->   Operation 37 'read' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_114_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114_reload"   --->   Operation 38 'read' 'mux_case_114_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_321_reload"   --->   Operation 39 'read' 'mux_case_321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_528_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_528_reload"   --->   Operation 40 'read' 'mux_case_528_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_735_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_735_reload"   --->   Operation 41 'read' 'mux_case_735_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_942_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_942_reload"   --->   Operation 42 'read' 'mux_case_942_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_1149_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1149_reload"   --->   Operation 43 'read' 'mux_case_1149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_1356_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1356_reload"   --->   Operation 44 'read' 'mux_case_1356_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_1563_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1563_reload"   --->   Operation 45 'read' 'mux_case_1563_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_1770_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1770_reload"   --->   Operation 46 'read' 'mux_case_1770_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_1977_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1977_reload"   --->   Operation 47 'read' 'mux_case_1977_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_2184_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2184_reload"   --->   Operation 48 'read' 'mux_case_2184_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_2391_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2391_reload"   --->   Operation 49 'read' 'mux_case_2391_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_2598_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2598_reload"   --->   Operation 50 'read' 'mux_case_2598_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_27105_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_27105_reload"   --->   Operation 51 'read' 'mux_case_27105_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_29112_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_29112_reload"   --->   Operation 52 'read' 'mux_case_29112_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_31119_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_31119_reload"   --->   Operation 53 'read' 'mux_case_31119_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_33126_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_33126_reload"   --->   Operation 54 'read' 'mux_case_33126_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_35133_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35133_reload"   --->   Operation 55 'read' 'mux_case_35133_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_37140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_37140_reload"   --->   Operation 56 'read' 'mux_case_37140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_39147_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_39147_reload"   --->   Operation 57 'read' 'mux_case_39147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_41154_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_41154_reload"   --->   Operation 58 'read' 'mux_case_41154_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_43161_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_43161_reload"   --->   Operation 59 'read' 'mux_case_43161_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_45168_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45168_reload"   --->   Operation 60 'read' 'mux_case_45168_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_47175_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_47175_reload"   --->   Operation 61 'read' 'mux_case_47175_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_49182_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_49182_reload"   --->   Operation 62 'read' 'mux_case_49182_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_51189_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_51189_reload"   --->   Operation 63 'read' 'mux_case_51189_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_53196_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_53196_reload"   --->   Operation 64 'read' 'mux_case_53196_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_2203_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2203_reload"   --->   Operation 65 'read' 'mux_case_2203_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_4210_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4210_reload"   --->   Operation 66 'read' 'mux_case_4210_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_6217_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6217_reload"   --->   Operation 67 'read' 'mux_case_6217_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_8224_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8224_reload"   --->   Operation 68 'read' 'mux_case_8224_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_10231_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10231_reload"   --->   Operation 69 'read' 'mux_case_10231_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_12238_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12238_reload"   --->   Operation 70 'read' 'mux_case_12238_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_14245_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14245_reload"   --->   Operation 71 'read' 'mux_case_14245_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_16252_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16252_reload"   --->   Operation 72 'read' 'mux_case_16252_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_18259_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_18259_reload"   --->   Operation 73 'read' 'mux_case_18259_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_20266_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_20266_reload"   --->   Operation 74 'read' 'mux_case_20266_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_22273_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_22273_reload"   --->   Operation 75 'read' 'mux_case_22273_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_24280_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24280_reload"   --->   Operation 76 'read' 'mux_case_24280_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_26287_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26287_reload"   --->   Operation 77 'read' 'mux_case_26287_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_28294_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_28294_reload"   --->   Operation 78 'read' 'mux_case_28294_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_30301_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_30301_reload"   --->   Operation 79 'read' 'mux_case_30301_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_32308_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_32308_reload"   --->   Operation 80 'read' 'mux_case_32308_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_34315_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34315_reload"   --->   Operation 81 'read' 'mux_case_34315_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_36322_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36322_reload"   --->   Operation 82 'read' 'mux_case_36322_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_38329_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_38329_reload"   --->   Operation 83 'read' 'mux_case_38329_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_40336_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_40336_reload"   --->   Operation 84 'read' 'mux_case_40336_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_42343_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_42343_reload"   --->   Operation 85 'read' 'mux_case_42343_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_44350_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44350_reload"   --->   Operation 86 'read' 'mux_case_44350_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_46357_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46357_reload"   --->   Operation 87 'read' 'mux_case_46357_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_48364_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_48364_reload"   --->   Operation 88 'read' 'mux_case_48364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_50371_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_50371_reload"   --->   Operation 89 'read' 'mux_case_50371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_52378_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_52378_reload"   --->   Operation 90 'read' 'mux_case_52378_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_54385_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54385_reload"   --->   Operation 91 'read' 'mux_case_54385_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 92 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_54385_reload_read, i32 %mux_case_54_out"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_52378_reload_read, i32 %mux_case_52_out"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_50371_reload_read, i32 %mux_case_50_out"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_48364_reload_read, i32 %mux_case_48_out"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_46357_reload_read, i32 %mux_case_46_out"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_44350_reload_read, i32 %mux_case_44_out"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_42343_reload_read, i32 %mux_case_42_out"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_40336_reload_read, i32 %mux_case_40_out"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_38329_reload_read, i32 %mux_case_38_out"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_36322_reload_read, i32 %mux_case_36_out"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_34315_reload_read, i32 %mux_case_34_out"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_32308_reload_read, i32 %mux_case_32_out"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_30301_reload_read, i32 %mux_case_30_out"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_28294_reload_read, i32 %mux_case_28_out"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_26287_reload_read, i32 %mux_case_26_out"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_24280_reload_read, i32 %mux_case_24_out"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_22273_reload_read, i32 %mux_case_22_out"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_20266_reload_read, i32 %mux_case_20_out"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_18259_reload_read, i32 %mux_case_18_out"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_16252_reload_read, i32 %mux_case_16_out"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_14245_reload_read, i32 %mux_case_14_out"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_12238_reload_read, i32 %mux_case_12_out"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_10231_reload_read, i32 %mux_case_10_out"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_8224_reload_read, i32 %mux_case_8_out"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_6217_reload_read, i32 %mux_case_6_out"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_4210_reload_read, i32 %mux_case_4_out"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_53196_reload_read, i32 %mux_case_53_out"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_51189_reload_read, i32 %mux_case_51_out"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_49182_reload_read, i32 %mux_case_49_out"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_47175_reload_read, i32 %mux_case_47_out"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_45168_reload_read, i32 %mux_case_45_out"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_43161_reload_read, i32 %mux_case_43_out"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_41154_reload_read, i32 %mux_case_41_out"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_39147_reload_read, i32 %mux_case_39_out"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_37140_reload_read, i32 %mux_case_37_out"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_35133_reload_read, i32 %mux_case_35_out"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_33126_reload_read, i32 %mux_case_33_out"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_31119_reload_read, i32 %mux_case_31_out"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_29112_reload_read, i32 %mux_case_29_out"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_27105_reload_read, i32 %mux_case_27_out"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2598_reload_read, i32 %mux_case_25_out"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2391_reload_read, i32 %mux_case_23_out"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2184_reload_read, i32 %mux_case_21_out"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1977_reload_read, i32 %mux_case_19_out"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1770_reload_read, i32 %mux_case_17_out"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1563_reload_read, i32 %mux_case_15_out"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1356_reload_read, i32 %mux_case_13_out"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1149_reload_read, i32 %mux_case_11_out"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_942_reload_read, i32 %mux_case_9_out"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_735_reload_read, i32 %mux_case_7_out"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_528_reload_read, i32 %mux_case_5_out"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_321_reload_read, i32 %mux_case_3_out"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_92, i32 %empty_101"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_91, i32 %empty_100"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_90, i32 %empty_99"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %p_reload_read, i32 %line_buffer_2D_30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 148 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_2203_reload_read, i32 %line_buffer_2D_32" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 149 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_114_reload_read, i32 %line_buffer_2D_31" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 150 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 2, i6 %row" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 152 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln71 = store i6 2, i6 %col" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 153 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 155 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns)   --->   "%icmp_ln68 = icmp_eq  i10 %indvar_flatten_load, i10 729" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 156 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln68_3 = add i10 %indvar_flatten_load, i10 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 157 'add' 'add_ln68_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc265, void %for.inc268.exitStub" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 158 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%col_load = load i6 %col" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 159 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%row_load = load i6 %row" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 160 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.78ns)   --->   "%add_ln68 = add i6 %row_load, i6 2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 161 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.78ns)   --->   "%icmp_ln71 = icmp_ult  i6 %col_load, i6 55" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 162 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.38ns)   --->   "%select_ln68 = select i1 %icmp_ln71, i6 %col_load, i6 2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 163 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.38ns)   --->   "%select_ln68_3 = select i1 %icmp_ln71, i6 %row_load, i6 %add_ln68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 164 'select' 'select_ln68_3' <Predicate = (!icmp_ln68)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %select_ln68_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 165 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.78ns)   --->   "%empty_102 = add i6 %select_ln68_3, i6 62" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 166 'add' 'empty_102' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %empty_102, i32 1, i32 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 167 'partselect' 'tmp_93' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.23ns)   --->   "%empty_104 = mul i10 %zext_ln68, i10 11" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 168 'mul' 'empty_104' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty_104" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 169 'zext' 'p_cast4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.78ns)   --->   "%tmp1 = add i10 %empty_104, i10 1013" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 170 'add' 'tmp1' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i10 %tmp1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 171 'zext' 'tmp1_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.85ns)   --->   "%empty_105 = add i16 %tmp1_cast, i16 %phi_mul20_read" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 172 'add' 'empty_105' <Predicate = (!icmp_ln68)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast6 = zext i16 %empty_105" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 173 'zext' 'p_cast6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 174 'getelementptr' 'inp_img_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 175 'getelementptr' 'inp_img_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 176 'getelementptr' 'inp_img_2_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.85ns)   --->   "%empty_106 = add i16 %p_cast4, i16 %phi_mul20_read" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 177 'add' 'empty_106' <Predicate = (!icmp_ln68)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast7 = zext i16 %empty_106" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 178 'zext' 'p_cast7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%inp_img_0_addr_3 = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 179 'getelementptr' 'inp_img_0_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%inp_img_1_addr_3 = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 180 'getelementptr' 'inp_img_1_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%inp_img_2_addr_3 = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 181 'getelementptr' 'inp_img_2_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (1.23ns)   --->   "%line_buffer_2D_54 = load i16 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 182 'load' 'line_buffer_2D_54' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 183 [2/2] (1.23ns)   --->   "%line_buffer_2D_55 = load i16 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 183 'load' 'line_buffer_2D_55' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 184 [2/2] (1.23ns)   --->   "%line_buffer_2D_56 = load i16 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 184 'load' 'line_buffer_2D_56' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 185 [2/2] (1.23ns)   --->   "%line_buffer_2D_57 = load i16 %inp_img_0_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 185 'load' 'line_buffer_2D_57' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 186 [2/2] (1.23ns)   --->   "%line_buffer_2D_58 = load i16 %inp_img_1_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 186 'load' 'line_buffer_2D_58' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 187 [2/2] (1.23ns)   --->   "%line_buffer_2D_59 = load i16 %inp_img_2_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 187 'load' 'line_buffer_2D_59' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 188 [1/1] (0.78ns)   --->   "%icmp_ln76 = icmp_eq  i6 %select_ln68, i6 2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:76]   --->   Operation 188 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln25 = icmp_eq  i6 %select_ln68, i6 52" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 189 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.78ns)   --->   "%icmp_ln25_11 = icmp_eq  i6 %select_ln68, i6 50" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 190 'icmp' 'icmp_ln25_11' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.78ns)   --->   "%icmp_ln25_12 = icmp_eq  i6 %select_ln68, i6 48" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 191 'icmp' 'icmp_ln25_12' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.78ns)   --->   "%icmp_ln25_13 = icmp_eq  i6 %select_ln68, i6 46" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 192 'icmp' 'icmp_ln25_13' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.78ns)   --->   "%icmp_ln25_14 = icmp_eq  i6 %select_ln68, i6 44" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 193 'icmp' 'icmp_ln25_14' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.78ns)   --->   "%icmp_ln25_15 = icmp_eq  i6 %select_ln68, i6 42" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 194 'icmp' 'icmp_ln25_15' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.78ns)   --->   "%icmp_ln25_16 = icmp_eq  i6 %select_ln68, i6 40" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 195 'icmp' 'icmp_ln25_16' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.78ns)   --->   "%icmp_ln25_17 = icmp_eq  i6 %select_ln68, i6 38" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 196 'icmp' 'icmp_ln25_17' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.78ns)   --->   "%icmp_ln25_18 = icmp_eq  i6 %select_ln68, i6 36" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 197 'icmp' 'icmp_ln25_18' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.78ns)   --->   "%icmp_ln25_19 = icmp_eq  i6 %select_ln68, i6 34" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 198 'icmp' 'icmp_ln25_19' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.78ns)   --->   "%icmp_ln25_20 = icmp_eq  i6 %select_ln68, i6 32" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 199 'icmp' 'icmp_ln25_20' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.78ns)   --->   "%icmp_ln25_21 = icmp_eq  i6 %select_ln68, i6 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 200 'icmp' 'icmp_ln25_21' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln25_22 = icmp_eq  i6 %select_ln68, i6 28" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 201 'icmp' 'icmp_ln25_22' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.78ns)   --->   "%icmp_ln25_23 = icmp_eq  i6 %select_ln68, i6 26" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 202 'icmp' 'icmp_ln25_23' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.78ns)   --->   "%icmp_ln25_24 = icmp_eq  i6 %select_ln68, i6 24" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 203 'icmp' 'icmp_ln25_24' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.78ns)   --->   "%icmp_ln25_25 = icmp_eq  i6 %select_ln68, i6 22" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 204 'icmp' 'icmp_ln25_25' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.78ns)   --->   "%icmp_ln25_26 = icmp_eq  i6 %select_ln68, i6 20" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 205 'icmp' 'icmp_ln25_26' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.78ns)   --->   "%icmp_ln25_27 = icmp_eq  i6 %select_ln68, i6 18" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 206 'icmp' 'icmp_ln25_27' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln25_28 = icmp_eq  i6 %select_ln68, i6 16" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 207 'icmp' 'icmp_ln25_28' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.78ns)   --->   "%icmp_ln25_29 = icmp_eq  i6 %select_ln68, i6 14" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 208 'icmp' 'icmp_ln25_29' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.78ns)   --->   "%icmp_ln25_30 = icmp_eq  i6 %select_ln68, i6 12" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 209 'icmp' 'icmp_ln25_30' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln25_31 = icmp_eq  i6 %select_ln68, i6 10" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 210 'icmp' 'icmp_ln25_31' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.78ns)   --->   "%icmp_ln25_32 = icmp_eq  i6 %select_ln68, i6 8" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 211 'icmp' 'icmp_ln25_32' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.78ns)   --->   "%icmp_ln25_33 = icmp_eq  i6 %select_ln68, i6 6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 212 'icmp' 'icmp_ln25_33' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.78ns)   --->   "%icmp_ln25_34 = icmp_eq  i6 %select_ln68, i6 4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 213 'icmp' 'icmp_ln25_34' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.28ns)   --->   "%or_ln25 = or i1 %icmp_ln25_11, i1 %icmp_ln25" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 214 'or' 'or_ln25' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %L15, void %for.inc265.for.body232_crit_edge" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:76]   --->   Operation 215 'br' 'br_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.78ns)   --->   "%empty_107 = add i6 %select_ln68, i6 63" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 216 'add' 'empty_107' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i6 %empty_107" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 217 'zext' 'zext_ln126_6' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.65ns)   --->   "%mul_ln126 = mul i13 %zext_ln126_6, i13 103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 218 'mul' 'mul_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln126, i32 9, i32 12" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 219 'partselect' 'tmp_94' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i4 %tmp_94" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 220 'zext' 'zext_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.85ns)   --->   "%add_ln126 = add i16 %zext_ln126, i16 %empty_105" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 221 'add' 'add_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i16 %add_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 222 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 223 [10/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 223 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%inp_img_0_addr_4 = getelementptr i32 %inp_img_0, i64 0, i64 %zext_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 224 'getelementptr' 'inp_img_0_addr_4' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%inp_img_1_addr_4 = getelementptr i32 %inp_img_1, i64 0, i64 %zext_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 225 'getelementptr' 'inp_img_1_addr_4' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%inp_img_2_addr_4 = getelementptr i32 %inp_img_2, i64 0, i64 %zext_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 226 'getelementptr' 'inp_img_2_addr_4' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (1.23ns)   --->   "%inp_img_0_load = load i16 %inp_img_0_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 227 'load' 'inp_img_0_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 228 [2/2] (1.23ns)   --->   "%inp_img_1_load = load i16 %inp_img_1_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 228 'load' 'inp_img_1_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 229 [2/2] (1.23ns)   --->   "%inp_img_2_load = load i16 %inp_img_2_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 229 'load' 'inp_img_2_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i6 %select_ln68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 230 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.65ns)   --->   "%mul_ln126_1 = mul i13 %zext_ln126_7, i13 103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 231 'mul' 'mul_ln126_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln126_1, i32 9, i32 12" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 232 'partselect' 'tmp_95' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i4 %tmp_95" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 233 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.85ns)   --->   "%add_ln126_1 = add i16 %zext_ln126_2, i16 %empty_105" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 234 'add' 'add_ln126_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i16 %add_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 235 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%inp_img_0_addr_5 = getelementptr i32 %inp_img_0, i64 0, i64 %zext_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 236 'getelementptr' 'inp_img_0_addr_5' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%inp_img_1_addr_5 = getelementptr i32 %inp_img_1, i64 0, i64 %zext_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 237 'getelementptr' 'inp_img_1_addr_5' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%inp_img_2_addr_5 = getelementptr i32 %inp_img_2, i64 0, i64 %zext_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 238 'getelementptr' 'inp_img_2_addr_5' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (1.23ns)   --->   "%inp_img_0_load_1 = load i16 %inp_img_0_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 239 'load' 'inp_img_0_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 240 [2/2] (1.23ns)   --->   "%inp_img_1_load_1 = load i16 %inp_img_1_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 240 'load' 'inp_img_1_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 241 [2/2] (1.23ns)   --->   "%inp_img_2_load_1 = load i16 %inp_img_2_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 241 'load' 'inp_img_2_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 242 [1/1] (0.85ns)   --->   "%add_ln126_2 = add i16 %zext_ln126, i16 %empty_106" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 242 'add' 'add_ln126_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i16 %add_ln126_2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 243 'zext' 'zext_ln126_4' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%inp_img_0_addr_6 = getelementptr i32 %inp_img_0, i64 0, i64 %zext_ln126_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 244 'getelementptr' 'inp_img_0_addr_6' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%inp_img_1_addr_6 = getelementptr i32 %inp_img_1, i64 0, i64 %zext_ln126_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 245 'getelementptr' 'inp_img_1_addr_6' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%inp_img_2_addr_6 = getelementptr i32 %inp_img_2, i64 0, i64 %zext_ln126_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 246 'getelementptr' 'inp_img_2_addr_6' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 247 [2/2] (1.23ns)   --->   "%inp_img_0_load_2 = load i16 %inp_img_0_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 247 'load' 'inp_img_0_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 248 [2/2] (1.23ns)   --->   "%inp_img_1_load_2 = load i16 %inp_img_1_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 248 'load' 'inp_img_1_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 249 [2/2] (1.23ns)   --->   "%inp_img_2_load_2 = load i16 %inp_img_2_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 249 'load' 'inp_img_2_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 250 [1/1] (0.85ns)   --->   "%add_ln126_3 = add i16 %zext_ln126_2, i16 %empty_106" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 250 'add' 'add_ln126_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i16 %add_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 251 'zext' 'zext_ln126_5' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%inp_img_0_addr_7 = getelementptr i32 %inp_img_0, i64 0, i64 %zext_ln126_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 252 'getelementptr' 'inp_img_0_addr_7' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%inp_img_1_addr_7 = getelementptr i32 %inp_img_1, i64 0, i64 %zext_ln126_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 253 'getelementptr' 'inp_img_1_addr_7' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%inp_img_2_addr_7 = getelementptr i32 %inp_img_2, i64 0, i64 %zext_ln126_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 254 'getelementptr' 'inp_img_2_addr_7' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (1.23ns)   --->   "%inp_img_0_load_3 = load i16 %inp_img_0_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 255 'load' 'inp_img_0_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 256 [2/2] (1.23ns)   --->   "%inp_img_1_load_3 = load i16 %inp_img_1_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 256 'load' 'inp_img_1_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 257 [2/2] (1.23ns)   --->   "%inp_img_2_load_3 = load i16 %inp_img_2_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 257 'load' 'inp_img_2_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_14)   --->   "%or_ln25_10 = or i1 %icmp_ln25_12, i1 %or_ln25" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 258 'or' 'or_ln25_10' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_14)   --->   "%or_ln25_11 = or i1 %icmp_ln25_13, i1 %or_ln25_10" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 259 'or' 'or_ln25_11' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_14)   --->   "%or_ln25_12 = or i1 %icmp_ln25_14, i1 %or_ln25_11" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 260 'or' 'or_ln25_12' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_14)   --->   "%or_ln25_13 = or i1 %icmp_ln25_15, i1 %or_ln25_12" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 261 'or' 'or_ln25_13' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_14 = or i1 %icmp_ln25_16, i1 %or_ln25_13" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 262 'or' 'or_ln25_14' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_19)   --->   "%or_ln25_15 = or i1 %icmp_ln25_17, i1 %or_ln25_14" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 263 'or' 'or_ln25_15' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_19)   --->   "%or_ln25_16 = or i1 %icmp_ln25_18, i1 %or_ln25_15" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 264 'or' 'or_ln25_16' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_19)   --->   "%or_ln25_17 = or i1 %icmp_ln25_19, i1 %or_ln25_16" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 265 'or' 'or_ln25_17' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_19)   --->   "%or_ln25_18 = or i1 %icmp_ln25_20, i1 %or_ln25_17" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 266 'or' 'or_ln25_18' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_19 = or i1 %icmp_ln25_21, i1 %or_ln25_18" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 267 'or' 'or_ln25_19' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_24)   --->   "%or_ln25_20 = or i1 %icmp_ln25_22, i1 %or_ln25_19" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 268 'or' 'or_ln25_20' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_24)   --->   "%or_ln25_21 = or i1 %icmp_ln25_23, i1 %or_ln25_20" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 269 'or' 'or_ln25_21' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_24)   --->   "%or_ln25_22 = or i1 %icmp_ln25_24, i1 %or_ln25_21" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 270 'or' 'or_ln25_22' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_24)   --->   "%or_ln25_23 = or i1 %icmp_ln25_25, i1 %or_ln25_22" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 271 'or' 'or_ln25_23' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_24 = or i1 %icmp_ln25_26, i1 %or_ln25_23" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 272 'or' 'or_ln25_24' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_29)   --->   "%or_ln25_25 = or i1 %icmp_ln25_27, i1 %or_ln25_24" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 273 'or' 'or_ln25_25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_29)   --->   "%or_ln25_26 = or i1 %icmp_ln25_28, i1 %or_ln25_25" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 274 'or' 'or_ln25_26' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_29)   --->   "%or_ln25_27 = or i1 %icmp_ln25_29, i1 %or_ln25_26" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 275 'or' 'or_ln25_27' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_29)   --->   "%or_ln25_28 = or i1 %icmp_ln25_30, i1 %or_ln25_27" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 276 'or' 'or_ln25_28' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_29 = or i1 %icmp_ln25_31, i1 %or_ln25_28" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 277 'or' 'or_ln25_29' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_32)   --->   "%or_ln25_30 = or i1 %icmp_ln25_32, i1 %or_ln25_29" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 278 'or' 'or_ln25_30' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_32)   --->   "%or_ln25_31 = or i1 %icmp_ln25_33, i1 %or_ln25_30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 279 'or' 'or_ln25_31' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_32 = or i1 %icmp_ln25_34, i1 %or_ln25_31" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 280 'or' 'or_ln25_32' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_32, void %arrayidx12312.case.53, void %arrayidx12312.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 281 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx12312.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 282 'br' 'br_ln114' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_32)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_32, void %arrayidx12312.1.case.54, void %arrayidx12312.1.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 283 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx12312.1.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 284 'br' 'br_ln114' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_32)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_32, void %arrayidx1649.case.53, void %arrayidx1649.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 285 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln127 = br void %arrayidx1649.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 286 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_32)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_32, void %arrayidx1649.151.case.54, void %arrayidx1649.151.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 287 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln127 = br void %arrayidx1649.151.exit" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 288 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_32)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.78ns)   --->   "%switch_ln127 = switch i6 %select_ln68, void %arrayidx11811.1.case.54, i6 52, void %arrayidx11811.1.case.52, i6 4, void %arrayidx11811.1.case.4, i6 6, void %arrayidx11811.1.case.6, i6 8, void %arrayidx11811.1.case.8, i6 10, void %arrayidx11811.1.case.10, i6 12, void %arrayidx11811.1.case.12, i6 14, void %arrayidx11811.1.case.14, i6 16, void %arrayidx11811.1.case.16, i6 18, void %arrayidx11811.1.case.18, i6 20, void %arrayidx11811.1.case.20, i6 22, void %arrayidx11811.1.case.22, i6 24, void %arrayidx11811.1.case.24, i6 26, void %arrayidx11811.1.case.26, i6 28, void %arrayidx11811.1.case.28, i6 30, void %arrayidx11811.1.case.30, i6 32, void %arrayidx11811.1.case.32, i6 34, void %arrayidx11811.1.case.34, i6 36, void %arrayidx11811.1.case.36, i6 38, void %arrayidx11811.1.case.38, i6 40, void %arrayidx11811.1.case.40, i6 42, void %arrayidx11811.1.case.42, i6 44, void %arrayidx11811.1.case.44, i6 46, void %arrayidx11811.1.case.46, i6 48, void %arrayidx11811.1.case.48, i6 50, void %arrayidx1649.151.exit.for.body232_crit_edge" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 289 'switch' 'switch_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.78>
ST_1 : Operation 290 [1/1] (0.78ns)   --->   "%add_ln71 = add i6 %select_ln68, i6 2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 290 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln68 = store i10 %add_ln68_3, i10 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 291 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 %select_ln68_3, i6 %row" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 292 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln71 = store i6 %add_ln71, i6 %col" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 293 'store' 'store_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 294 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_54 = load i16 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 294 'load' 'line_buffer_2D_54' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 295 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_55 = load i16 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 295 'load' 'line_buffer_2D_55' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 296 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_56 = load i16 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 296 'load' 'line_buffer_2D_56' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 297 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_57 = load i16 %inp_img_0_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 297 'load' 'line_buffer_2D_57' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 298 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_58 = load i16 %inp_img_1_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 298 'load' 'line_buffer_2D_58' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 299 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_59 = load i16 %inp_img_2_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:91]   --->   Operation 299 'load' 'line_buffer_2D_59' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 300 [9/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 300 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load = load i16 %inp_img_0_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 301 'load' 'inp_img_0_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 302 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load = load i16 %inp_img_1_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 302 'load' 'inp_img_1_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 303 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load = load i16 %inp_img_2_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 303 'load' 'inp_img_2_load' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 304 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load_1 = load i16 %inp_img_0_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 304 'load' 'inp_img_0_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 305 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load_1 = load i16 %inp_img_1_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 305 'load' 'inp_img_1_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 306 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load_1 = load i16 %inp_img_2_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 306 'load' 'inp_img_2_load_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 307 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load_2 = load i16 %inp_img_0_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 307 'load' 'inp_img_0_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 308 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load_2 = load i16 %inp_img_1_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 308 'load' 'inp_img_1_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 309 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load_2 = load i16 %inp_img_2_addr_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 309 'load' 'inp_img_2_load_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 310 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load_3 = load i16 %inp_img_0_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 310 'load' 'inp_img_0_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 311 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load_3 = load i16 %inp_img_1_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 311 'load' 'inp_img_1_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_2 : Operation 312 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load_3 = load i16 %inp_img_2_addr_7" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 312 'load' 'inp_img_2_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 313 [8/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 313 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 314 [7/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 314 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 315 [6/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 315 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 316 [5/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 316 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 317 [4/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 317 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 318 [3/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 318 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 319 [2/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 319 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 320 [1/10] (1.33ns)   --->   "%urem_ln126 = urem i6 %select_ln68, i6 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 320 'urem' 'urem_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i3 %urem_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 321 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%line_buffer_2D_52 = load i32 %line_buffer_2D_31"   --->   Operation 322 'load' 'line_buffer_2D_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%line_buffer_2D = load i32 %line_buffer_2D_32"   --->   Operation 323 'load' 'line_buffer_2D' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%line_buffer_2D_53 = load i32 %line_buffer_2D_30"   --->   Operation 324 'load' 'line_buffer_2D_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %zext_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 325 'getelementptr' 'inp_img_3_addr' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %zext_ln126_1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 326 'getelementptr' 'inp_img_4_addr' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 0.00>
ST_11 : Operation 327 [2/2] (1.23ns)   --->   "%inp_img_3_load = load i16 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 327 'load' 'inp_img_3_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 328 [2/2] (1.23ns)   --->   "%inp_img_4_load = load i16 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 328 'load' 'inp_img_4_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%inp_img_3_addr_3 = getelementptr i32 %inp_img_3, i64 0, i64 %zext_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 329 'getelementptr' 'inp_img_3_addr_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%inp_img_4_addr_3 = getelementptr i32 %inp_img_4, i64 0, i64 %zext_ln126_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 330 'getelementptr' 'inp_img_4_addr_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 0.00>
ST_11 : Operation 331 [2/2] (1.23ns)   --->   "%inp_img_3_load_3 = load i16 %inp_img_3_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 331 'load' 'inp_img_3_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 332 [2/2] (1.23ns)   --->   "%inp_img_4_load_3 = load i16 %inp_img_4_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 332 'load' 'inp_img_4_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%inp_img_3_addr_4 = getelementptr i32 %inp_img_3, i64 0, i64 %zext_ln126_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 333 'getelementptr' 'inp_img_3_addr_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%inp_img_4_addr_4 = getelementptr i32 %inp_img_4, i64 0, i64 %zext_ln126_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 334 'getelementptr' 'inp_img_4_addr_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 0.00>
ST_11 : Operation 335 [2/2] (1.23ns)   --->   "%inp_img_3_load_4 = load i16 %inp_img_3_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 335 'load' 'inp_img_3_load_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 336 [2/2] (1.23ns)   --->   "%inp_img_4_load_4 = load i16 %inp_img_4_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 336 'load' 'inp_img_4_load_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%inp_img_3_addr_5 = getelementptr i32 %inp_img_3, i64 0, i64 %zext_ln126_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 337 'getelementptr' 'inp_img_3_addr_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%inp_img_4_addr_5 = getelementptr i32 %inp_img_4, i64 0, i64 %zext_ln126_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 338 'getelementptr' 'inp_img_4_addr_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 0.00>
ST_11 : Operation 339 [2/2] (1.23ns)   --->   "%inp_img_3_load_5 = load i16 %inp_img_3_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 339 'load' 'inp_img_3_load_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 340 [2/2] (1.23ns)   --->   "%inp_img_4_load_5 = load i16 %inp_img_4_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 340 'load' 'inp_img_4_load_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_11 : Operation 341 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_57, i32 %line_buffer_2D_30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 341 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_11 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_59, i32 %line_buffer_2D_32" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 342 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_11 : Operation 343 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_58, i32 %line_buffer_2D_31" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42]   --->   Operation 343 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_11 : Operation 344 [1/1] (0.42ns)   --->   "%br_ln76 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:76]   --->   Operation 344 'br' 'br_ln76' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 3.20>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%p_load150 = load i32 %empty_99"   --->   Operation 345 'load' 'p_load150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%p_load149 = load i32 %empty_100"   --->   Operation 346 'load' 'p_load149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_101"   --->   Operation 347 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%mux_case_3_out_load = load i32 %mux_case_3_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 348 'load' 'mux_case_3_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%mux_case_5_out_load = load i32 %mux_case_5_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 349 'load' 'mux_case_5_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%mux_case_7_out_load = load i32 %mux_case_7_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 350 'load' 'mux_case_7_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%mux_case_9_out_load = load i32 %mux_case_9_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 351 'load' 'mux_case_9_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%mux_case_11_out_load = load i32 %mux_case_11_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 352 'load' 'mux_case_11_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%mux_case_13_out_load = load i32 %mux_case_13_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 353 'load' 'mux_case_13_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%mux_case_15_out_load = load i32 %mux_case_15_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 354 'load' 'mux_case_15_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%mux_case_17_out_load = load i32 %mux_case_17_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 355 'load' 'mux_case_17_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%mux_case_19_out_load = load i32 %mux_case_19_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 356 'load' 'mux_case_19_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%mux_case_21_out_load = load i32 %mux_case_21_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 357 'load' 'mux_case_21_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%mux_case_23_out_load = load i32 %mux_case_23_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 358 'load' 'mux_case_23_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%mux_case_25_out_load = load i32 %mux_case_25_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 359 'load' 'mux_case_25_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%mux_case_27_out_load = load i32 %mux_case_27_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 360 'load' 'mux_case_27_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 28)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%mux_case_29_out_load = load i32 %mux_case_29_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 361 'load' 'mux_case_29_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 30)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%mux_case_31_out_load = load i32 %mux_case_31_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 362 'load' 'mux_case_31_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 32)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%mux_case_33_out_load = load i32 %mux_case_33_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 363 'load' 'mux_case_33_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 34)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%mux_case_35_out_load = load i32 %mux_case_35_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 364 'load' 'mux_case_35_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 36)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%mux_case_37_out_load = load i32 %mux_case_37_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 365 'load' 'mux_case_37_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 38)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%mux_case_39_out_load = load i32 %mux_case_39_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 366 'load' 'mux_case_39_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 40)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%mux_case_41_out_load = load i32 %mux_case_41_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 367 'load' 'mux_case_41_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 42)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%mux_case_43_out_load = load i32 %mux_case_43_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 368 'load' 'mux_case_43_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 44)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%mux_case_45_out_load = load i32 %mux_case_45_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 369 'load' 'mux_case_45_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 46)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%mux_case_47_out_load = load i32 %mux_case_47_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 370 'load' 'mux_case_47_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 48)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%mux_case_49_out_load = load i32 %mux_case_49_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 371 'load' 'mux_case_49_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 50)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%mux_case_51_out_load = load i32 %mux_case_51_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 372 'load' 'mux_case_51_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 52)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%mux_case_53_out_load = load i32 %mux_case_53_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 373 'load' 'mux_case_53_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 54)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%mux_case_4_out_load = load i32 %mux_case_4_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 374 'load' 'mux_case_4_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%mux_case_6_out_load = load i32 %mux_case_6_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 375 'load' 'mux_case_6_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%mux_case_8_out_load = load i32 %mux_case_8_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 376 'load' 'mux_case_8_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%mux_case_10_out_load = load i32 %mux_case_10_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 377 'load' 'mux_case_10_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%mux_case_12_out_load = load i32 %mux_case_12_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 378 'load' 'mux_case_12_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%mux_case_14_out_load = load i32 %mux_case_14_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 379 'load' 'mux_case_14_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%mux_case_16_out_load = load i32 %mux_case_16_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 380 'load' 'mux_case_16_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%mux_case_18_out_load = load i32 %mux_case_18_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 381 'load' 'mux_case_18_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%mux_case_20_out_load = load i32 %mux_case_20_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 382 'load' 'mux_case_20_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%mux_case_22_out_load = load i32 %mux_case_22_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 383 'load' 'mux_case_22_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%mux_case_24_out_load = load i32 %mux_case_24_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 384 'load' 'mux_case_24_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%mux_case_26_out_load = load i32 %mux_case_26_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 385 'load' 'mux_case_26_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%mux_case_28_out_load = load i32 %mux_case_28_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 386 'load' 'mux_case_28_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 28)> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%mux_case_30_out_load = load i32 %mux_case_30_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 387 'load' 'mux_case_30_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 30)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%mux_case_32_out_load = load i32 %mux_case_32_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 388 'load' 'mux_case_32_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 32)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%mux_case_34_out_load = load i32 %mux_case_34_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 389 'load' 'mux_case_34_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 34)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%mux_case_36_out_load = load i32 %mux_case_36_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 390 'load' 'mux_case_36_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 36)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%mux_case_38_out_load = load i32 %mux_case_38_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 391 'load' 'mux_case_38_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 38)> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%mux_case_40_out_load = load i32 %mux_case_40_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 392 'load' 'mux_case_40_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 40)> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%mux_case_42_out_load = load i32 %mux_case_42_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 393 'load' 'mux_case_42_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 42)> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%mux_case_44_out_load = load i32 %mux_case_44_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 394 'load' 'mux_case_44_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 44)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%mux_case_46_out_load = load i32 %mux_case_46_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 395 'load' 'mux_case_46_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 46)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%mux_case_48_out_load = load i32 %mux_case_48_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 396 'load' 'mux_case_48_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 48)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%mux_case_50_out_load = load i32 %mux_case_50_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 397 'load' 'mux_case_50_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 50)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%mux_case_52_out_load = load i32 %mux_case_52_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 398 'load' 'mux_case_52_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 52)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%mux_case_54_out_load = load i32 %mux_case_54_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 399 'load' 'mux_case_54_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 54)> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.90ns)   --->   "%line_buffer_2D_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.26float.float.i6, i6 4, i32 %mux_case_3_out_load, i6 6, i32 %mux_case_5_out_load, i6 8, i32 %mux_case_7_out_load, i6 10, i32 %mux_case_9_out_load, i6 12, i32 %mux_case_11_out_load, i6 14, i32 %mux_case_13_out_load, i6 16, i32 %mux_case_15_out_load, i6 18, i32 %mux_case_17_out_load, i6 20, i32 %mux_case_19_out_load, i6 22, i32 %mux_case_21_out_load, i6 24, i32 %mux_case_23_out_load, i6 26, i32 %mux_case_25_out_load, i6 28, i32 %mux_case_27_out_load, i6 30, i32 %mux_case_29_out_load, i6 32, i32 %mux_case_31_out_load, i6 34, i32 %mux_case_33_out_load, i6 36, i32 %mux_case_35_out_load, i6 38, i32 %mux_case_37_out_load, i6 40, i32 %mux_case_39_out_load, i6 42, i32 %mux_case_41_out_load, i6 44, i32 %mux_case_43_out_load, i6 46, i32 %mux_case_45_out_load, i6 48, i32 %mux_case_47_out_load, i6 50, i32 %mux_case_49_out_load, i6 52, i32 %mux_case_51_out_load, i6 54, i32 %mux_case_53_out_load, i32 <undef>, i6 %select_ln68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 400 'sparsemux' 'line_buffer_2D_60' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.90> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load = load i16 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 401 'load' 'inp_img_3_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 402 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load = load i16 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 402 'load' 'inp_img_4_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 403 [1/1] (0.57ns)   --->   "%line_buffer_2D_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %inp_img_0_load, i3 2, i32 %inp_img_1_load, i3 3, i32 %inp_img_2_load, i3 4, i32 %inp_img_3_load, i3 0, i32 %inp_img_4_load, i32 <undef>, i3 %trunc_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 403 'sparsemux' 'line_buffer_2D_16' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load_3 = load i16 %inp_img_3_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 404 'load' 'inp_img_3_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 405 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load_3 = load i16 %inp_img_4_addr_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 405 'load' 'inp_img_4_load_3' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 406 [1/1] (0.57ns)   --->   "%line_buffer_2D_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %inp_img_0_load_1, i3 1, i32 %inp_img_1_load_1, i3 2, i32 %inp_img_2_load_1, i3 3, i32 %inp_img_3_load_3, i3 4, i32 %inp_img_4_load_3, i32 <undef>, i3 %trunc_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 406 'sparsemux' 'line_buffer_2D_17' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load_4 = load i16 %inp_img_3_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 407 'load' 'inp_img_3_load_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 408 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load_4 = load i16 %inp_img_4_addr_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 408 'load' 'inp_img_4_load_4' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 409 [1/1] (0.57ns)   --->   "%line_buffer_2D_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 1, i32 %inp_img_0_load_2, i3 2, i32 %inp_img_1_load_2, i3 3, i32 %inp_img_2_load_2, i3 4, i32 %inp_img_3_load_4, i3 0, i32 %inp_img_4_load_4, i32 <undef>, i3 %trunc_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 409 'sparsemux' 'line_buffer_2D_18' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 410 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load_5 = load i16 %inp_img_3_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 410 'load' 'inp_img_3_load_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 411 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load_5 = load i16 %inp_img_4_addr_5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 411 'load' 'inp_img_4_load_5' <Predicate = (!icmp_ln68 & !icmp_ln76 & trunc_ln126 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 58080> <RAM>
ST_12 : Operation 412 [1/1] (0.57ns)   --->   "%line_buffer_2D_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %inp_img_0_load_3, i3 1, i32 %inp_img_1_load_3, i3 2, i32 %inp_img_2_load_3, i3 3, i32 %inp_img_3_load_5, i3 4, i32 %inp_img_4_load_5, i32 <undef>, i3 %trunc_ln126" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 412 'sparsemux' 'line_buffer_2D_19' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (0.90ns)   --->   "%line_buffer_2D_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.26float.float.i6, i6 4, i32 %mux_case_4_out_load, i6 6, i32 %mux_case_6_out_load, i6 8, i32 %mux_case_8_out_load, i6 10, i32 %mux_case_10_out_load, i6 12, i32 %mux_case_12_out_load, i6 14, i32 %mux_case_14_out_load, i6 16, i32 %mux_case_16_out_load, i6 18, i32 %mux_case_18_out_load, i6 20, i32 %mux_case_20_out_load, i6 22, i32 %mux_case_22_out_load, i6 24, i32 %mux_case_24_out_load, i6 26, i32 %mux_case_26_out_load, i6 28, i32 %mux_case_28_out_load, i6 30, i32 %mux_case_30_out_load, i6 32, i32 %mux_case_32_out_load, i6 34, i32 %mux_case_34_out_load, i6 36, i32 %mux_case_36_out_load, i6 38, i32 %mux_case_38_out_load, i6 40, i32 %mux_case_40_out_load, i6 42, i32 %mux_case_42_out_load, i6 44, i32 %mux_case_44_out_load, i6 46, i32 %mux_case_46_out_load, i6 48, i32 %mux_case_48_out_load, i6 50, i32 %mux_case_50_out_load, i6 52, i32 %mux_case_52_out_load, i6 54, i32 %mux_case_54_out_load, i32 <undef>, i6 %select_ln68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 413 'sparsemux' 'line_buffer_2D_20' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.90> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_50_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 414 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 50)> <Delay = 0.42>
ST_12 : Operation 415 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_49_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 415 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 50)> <Delay = 0.42>
ST_12 : Operation 416 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 416 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 50)> <Delay = 0.42>
ST_12 : Operation 417 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_48_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 417 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 48)> <Delay = 0.42>
ST_12 : Operation 418 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_47_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 418 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 48)> <Delay = 0.42>
ST_12 : Operation 419 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 419 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 48)> <Delay = 0.42>
ST_12 : Operation 420 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_46_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 420 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 46)> <Delay = 0.42>
ST_12 : Operation 421 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_45_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 421 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 46)> <Delay = 0.42>
ST_12 : Operation 422 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 422 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 46)> <Delay = 0.42>
ST_12 : Operation 423 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_44_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 423 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 44)> <Delay = 0.42>
ST_12 : Operation 424 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_43_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 424 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 44)> <Delay = 0.42>
ST_12 : Operation 425 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 425 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 44)> <Delay = 0.42>
ST_12 : Operation 426 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_42_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 426 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 42)> <Delay = 0.42>
ST_12 : Operation 427 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_41_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 427 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 42)> <Delay = 0.42>
ST_12 : Operation 428 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 428 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 42)> <Delay = 0.42>
ST_12 : Operation 429 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_40_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 429 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 40)> <Delay = 0.42>
ST_12 : Operation 430 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_39_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 430 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 40)> <Delay = 0.42>
ST_12 : Operation 431 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 431 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 40)> <Delay = 0.42>
ST_12 : Operation 432 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_38_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 432 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 38)> <Delay = 0.42>
ST_12 : Operation 433 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_37_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 433 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 38)> <Delay = 0.42>
ST_12 : Operation 434 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 434 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 38)> <Delay = 0.42>
ST_12 : Operation 435 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_36_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 435 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 36)> <Delay = 0.42>
ST_12 : Operation 436 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_35_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 436 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 36)> <Delay = 0.42>
ST_12 : Operation 437 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 437 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 36)> <Delay = 0.42>
ST_12 : Operation 438 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_34_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 438 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 34)> <Delay = 0.42>
ST_12 : Operation 439 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_33_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 439 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 34)> <Delay = 0.42>
ST_12 : Operation 440 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 440 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 34)> <Delay = 0.42>
ST_12 : Operation 441 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_32_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 441 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 32)> <Delay = 0.42>
ST_12 : Operation 442 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_31_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 442 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 32)> <Delay = 0.42>
ST_12 : Operation 443 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 443 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 32)> <Delay = 0.42>
ST_12 : Operation 444 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_30_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 444 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 30)> <Delay = 0.42>
ST_12 : Operation 445 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_29_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 445 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 30)> <Delay = 0.42>
ST_12 : Operation 446 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 446 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 30)> <Delay = 0.42>
ST_12 : Operation 447 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_28_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 447 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 28)> <Delay = 0.42>
ST_12 : Operation 448 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_27_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 448 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 28)> <Delay = 0.42>
ST_12 : Operation 449 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 449 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 28)> <Delay = 0.42>
ST_12 : Operation 450 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_26_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 450 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.42>
ST_12 : Operation 451 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_25_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 451 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.42>
ST_12 : Operation 452 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 452 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.42>
ST_12 : Operation 453 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_24_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 453 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_12 : Operation 454 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_23_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 454 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_12 : Operation 455 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 455 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_12 : Operation 456 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_22_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 456 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_12 : Operation 457 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_21_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 457 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_12 : Operation 458 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 458 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_12 : Operation 459 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_20_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 459 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_12 : Operation 460 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_19_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 460 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_12 : Operation 461 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 461 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_12 : Operation 462 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_18_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 462 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_12 : Operation 463 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_17_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 463 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_12 : Operation 464 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 464 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_12 : Operation 465 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_16_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 465 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_12 : Operation 466 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_15_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 466 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_12 : Operation 467 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 467 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_12 : Operation 468 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_14_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 468 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_12 : Operation 469 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_13_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 469 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_12 : Operation 470 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 470 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_12 : Operation 471 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_12_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 471 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_12 : Operation 472 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_11_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 472 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_12 : Operation 473 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 473 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_12 : Operation 474 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_10_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 474 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_12 : Operation 475 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_9_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 475 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_12 : Operation 476 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 476 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_12 : Operation 477 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_8_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 477 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_12 : Operation 478 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_7_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 478 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_12 : Operation 479 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 479 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_12 : Operation 480 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_6_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 480 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_12 : Operation 481 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_5_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 481 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_12 : Operation 482 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 482 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_12 : Operation 483 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_4_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 483 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_12 : Operation 484 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_3_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 484 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_12 : Operation 485 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 485 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_12 : Operation 486 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_52_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 486 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 52)> <Delay = 0.42>
ST_12 : Operation 487 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_51_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 487 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 52)> <Delay = 0.42>
ST_12 : Operation 488 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 488 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 52)> <Delay = 0.42>
ST_12 : Operation 489 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_19, i32 %mux_case_54_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 489 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 52 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22 & select_ln68 != 24 & select_ln68 != 26 & select_ln68 != 28 & select_ln68 != 30 & select_ln68 != 32 & select_ln68 != 34 & select_ln68 != 36 & select_ln68 != 38 & select_ln68 != 40 & select_ln68 != 42 & select_ln68 != 44 & select_ln68 != 46 & select_ln68 != 48 & select_ln68 != 50)> <Delay = 0.42>
ST_12 : Operation 490 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_18, i32 %mux_case_53_out" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 490 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 52 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22 & select_ln68 != 24 & select_ln68 != 26 & select_ln68 != 28 & select_ln68 != 30 & select_ln68 != 32 & select_ln68 != 34 & select_ln68 != 36 & select_ln68 != 38 & select_ln68 != 40 & select_ln68 != 42 & select_ln68 != 44 & select_ln68 != 46 & select_ln68 != 48 & select_ln68 != 50)> <Delay = 0.42>
ST_12 : Operation 491 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:127]   --->   Operation 491 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 52 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22 & select_ln68 != 24 & select_ln68 != 26 & select_ln68 != 28 & select_ln68 != 30 & select_ln68 != 32 & select_ln68 != 34 & select_ln68 != 36 & select_ln68 != 38 & select_ln68 != 40 & select_ln68 != 42 & select_ln68 != 44 & select_ln68 != 46 & select_ln68 != 48 & select_ln68 != 50)> <Delay = 0.42>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_50 = phi i32 %line_buffer_2D_19, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_19, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_19, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_59, void %for.inc265.for.body232_crit_edge"   --->   Operation 492 'phi' 'tmp_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_44 = phi i32 %line_buffer_2D_17, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_17, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_17, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_56, void %for.inc265.for.body232_crit_edge"   --->   Operation 493 'phi' 'tmp_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_38 = phi i32 %line_buffer_2D_20, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_20, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_20, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D, void %for.inc265.for.body232_crit_edge"   --->   Operation 494 'phi' 'tmp_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%tmp = phi i32 %p_load150, void %arrayidx11811.1.case.54, i32 %p_load150, void %arrayidx11811.1.case.52, i32 %p_load150, void %arrayidx11811.1.case.48, i32 %p_load150, void %arrayidx11811.1.case.46, i32 %p_load150, void %arrayidx11811.1.case.44, i32 %p_load150, void %arrayidx11811.1.case.42, i32 %p_load150, void %arrayidx11811.1.case.40, i32 %p_load150, void %arrayidx11811.1.case.38, i32 %p_load150, void %arrayidx11811.1.case.36, i32 %p_load150, void %arrayidx11811.1.case.34, i32 %p_load150, void %arrayidx11811.1.case.32, i32 %p_load150, void %arrayidx11811.1.case.30, i32 %p_load150, void %arrayidx11811.1.case.28, i32 %p_load150, void %arrayidx11811.1.case.26, i32 %p_load150, void %arrayidx11811.1.case.24, i32 %p_load150, void %arrayidx11811.1.case.22, i32 %p_load150, void %arrayidx11811.1.case.20, i32 %p_load150, void %arrayidx11811.1.case.18, i32 %p_load150, void %arrayidx11811.1.case.16, i32 %p_load150, void %arrayidx11811.1.case.14, i32 %p_load150, void %arrayidx11811.1.case.12, i32 %p_load150, void %arrayidx11811.1.case.10, i32 %p_load150, void %arrayidx11811.1.case.8, i32 %p_load150, void %arrayidx11811.1.case.6, i32 %p_load150, void %arrayidx11811.1.case.4, i32 %p_load150, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_53, void %for.inc265.for.body232_crit_edge"   --->   Operation 495 'phi' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 496 [2/2] (2.78ns)   --->   "%tmp_65 = fcmp_ogt  i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 496 'fcmp' 'tmp_65' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %tmp_50, i32 %empty_101" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 497 'store' 'store_ln126' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_12 : Operation 498 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %tmp_44, i32 %empty_100" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126]   --->   Operation 498 'store' 'store_ln126' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_12 : Operation 499 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %tmp_38, i32 %empty_99" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114]   --->   Operation 499 'store' 'store_ln114' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_42 = phi i32 %line_buffer_2D_16, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_16, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_16, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_55, void %for.inc265.for.body232_crit_edge"   --->   Operation 500 'phi' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_40 = phi i32 %p_load149, void %arrayidx11811.1.case.54, i32 %p_load149, void %arrayidx11811.1.case.52, i32 %p_load149, void %arrayidx11811.1.case.48, i32 %p_load149, void %arrayidx11811.1.case.46, i32 %p_load149, void %arrayidx11811.1.case.44, i32 %p_load149, void %arrayidx11811.1.case.42, i32 %p_load149, void %arrayidx11811.1.case.40, i32 %p_load149, void %arrayidx11811.1.case.38, i32 %p_load149, void %arrayidx11811.1.case.36, i32 %p_load149, void %arrayidx11811.1.case.34, i32 %p_load149, void %arrayidx11811.1.case.32, i32 %p_load149, void %arrayidx11811.1.case.30, i32 %p_load149, void %arrayidx11811.1.case.28, i32 %p_load149, void %arrayidx11811.1.case.26, i32 %p_load149, void %arrayidx11811.1.case.24, i32 %p_load149, void %arrayidx11811.1.case.22, i32 %p_load149, void %arrayidx11811.1.case.20, i32 %p_load149, void %arrayidx11811.1.case.18, i32 %p_load149, void %arrayidx11811.1.case.16, i32 %p_load149, void %arrayidx11811.1.case.14, i32 %p_load149, void %arrayidx11811.1.case.12, i32 %p_load149, void %arrayidx11811.1.case.10, i32 %p_load149, void %arrayidx11811.1.case.8, i32 %p_load149, void %arrayidx11811.1.case.6, i32 %p_load149, void %arrayidx11811.1.case.4, i32 %p_load149, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_54, void %for.inc265.for.body232_crit_edge"   --->   Operation 501 'phi' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_36 = phi i32 %line_buffer_2D_60, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_60, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_60, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_52, void %for.inc265.for.body232_crit_edge"   --->   Operation 502 'phi' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln156 = bitcast i32 %tmp" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 503 'bitcast' 'bitcast_ln156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 504 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %bitcast_ln156" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 505 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.76ns)   --->   "%icmp_ln156 = icmp_ne  i8 %tmp_s, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 506 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 507 [1/1] (0.92ns)   --->   "%icmp_ln156_67 = icmp_eq  i23 %trunc_ln156, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 507 'icmp' 'icmp_ln156_67' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp_96)   --->   "%or_ln156 = or i1 %icmp_ln156_67, i1 %icmp_ln156" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 508 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 509 [1/2] (2.78ns)   --->   "%tmp_65 = fcmp_ogt  i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 509 'fcmp' 'tmp_65' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node tmp_96)   --->   "%and_ln156 = and i1 %or_ln156, i1 %tmp_65" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 510 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 511 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_96 = select i1 %and_ln156, i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 511 'select' 'tmp_96' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 512 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_ogt  i32 %tmp_36, i32 %tmp_96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 512 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln156_33 = bitcast i32 %tmp_36" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 513 'bitcast' 'bitcast_ln156_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_33, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 514 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln156_33 = trunc i32 %bitcast_ln156_33" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 515 'trunc' 'trunc_ln156_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln156_34 = bitcast i32 %tmp_96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 516 'bitcast' 'bitcast_ln156_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_34, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 517 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln156_34 = trunc i32 %bitcast_ln156_34" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 518 'trunc' 'trunc_ln156_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (0.76ns)   --->   "%icmp_ln156_68 = icmp_ne  i8 %tmp_66, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 519 'icmp' 'icmp_ln156_68' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (0.92ns)   --->   "%icmp_ln156_69 = icmp_eq  i23 %trunc_ln156_33, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 520 'icmp' 'icmp_ln156_69' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_34)   --->   "%or_ln156_33 = or i1 %icmp_ln156_69, i1 %icmp_ln156_68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 521 'or' 'or_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 522 [1/1] (0.76ns)   --->   "%icmp_ln156_70 = icmp_ne  i8 %tmp_67, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 522 'icmp' 'icmp_ln156_70' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [1/1] (0.92ns)   --->   "%icmp_ln156_71 = icmp_eq  i23 %trunc_ln156_34, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 523 'icmp' 'icmp_ln156_71' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_34)   --->   "%or_ln156_34 = or i1 %icmp_ln156_71, i1 %icmp_ln156_70" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 524 'or' 'or_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_34)   --->   "%and_ln156_33 = and i1 %or_ln156_33, i1 %or_ln156_34" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 525 'and' 'and_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 526 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_ogt  i32 %tmp_36, i32 %tmp_96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 526 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 527 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_34 = and i1 %and_ln156_33, i1 %tmp_68" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 527 'and' 'and_ln156_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_97 = select i1 %and_ln156_34, i32 %tmp_36, i32 %tmp_96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 528 'select' 'tmp_97' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 529 [2/2] (2.78ns)   --->   "%tmp_71 = fcmp_ogt  i32 %tmp_38, i32 %tmp_97" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 529 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln156_35 = bitcast i32 %tmp_38" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 530 'bitcast' 'bitcast_ln156_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_35, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 531 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln156_35 = trunc i32 %bitcast_ln156_35" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 532 'trunc' 'trunc_ln156_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln156_36 = bitcast i32 %tmp_97" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 533 'bitcast' 'bitcast_ln156_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_36, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 534 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln156_36 = trunc i32 %bitcast_ln156_36" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 535 'trunc' 'trunc_ln156_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.76ns)   --->   "%icmp_ln156_72 = icmp_ne  i8 %tmp_69, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 536 'icmp' 'icmp_ln156_72' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (0.92ns)   --->   "%icmp_ln156_73 = icmp_eq  i23 %trunc_ln156_35, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 537 'icmp' 'icmp_ln156_73' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_36)   --->   "%or_ln156_35 = or i1 %icmp_ln156_73, i1 %icmp_ln156_72" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 538 'or' 'or_ln156_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 539 [1/1] (0.76ns)   --->   "%icmp_ln156_74 = icmp_ne  i8 %tmp_70, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 539 'icmp' 'icmp_ln156_74' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [1/1] (0.92ns)   --->   "%icmp_ln156_75 = icmp_eq  i23 %trunc_ln156_36, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 540 'icmp' 'icmp_ln156_75' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_36)   --->   "%or_ln156_36 = or i1 %icmp_ln156_75, i1 %icmp_ln156_74" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 541 'or' 'or_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_36)   --->   "%and_ln156_35 = and i1 %or_ln156_35, i1 %or_ln156_36" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 542 'and' 'and_ln156_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [1/2] (2.78ns)   --->   "%tmp_71 = fcmp_ogt  i32 %tmp_38, i32 %tmp_97" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 543 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 544 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_36 = and i1 %and_ln156_35, i1 %tmp_71" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 544 'and' 'and_ln156_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 545 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_98 = select i1 %and_ln156_36, i32 %tmp_38, i32 %tmp_97" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 545 'select' 'tmp_98' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 546 [2/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %tmp_40, i32 %tmp_98" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 546 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln156_37 = bitcast i32 %tmp_40" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 547 'bitcast' 'bitcast_ln156_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_37, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 548 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln156_37 = trunc i32 %bitcast_ln156_37" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 549 'trunc' 'trunc_ln156_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 550 [1/1] (0.00ns)   --->   "%bitcast_ln156_38 = bitcast i32 %tmp_98" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 550 'bitcast' 'bitcast_ln156_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_38, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 551 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln156_38 = trunc i32 %bitcast_ln156_38" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 552 'trunc' 'trunc_ln156_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (0.76ns)   --->   "%icmp_ln156_76 = icmp_ne  i8 %tmp_72, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 553 'icmp' 'icmp_ln156_76' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [1/1] (0.92ns)   --->   "%icmp_ln156_77 = icmp_eq  i23 %trunc_ln156_37, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 554 'icmp' 'icmp_ln156_77' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_38)   --->   "%or_ln156_37 = or i1 %icmp_ln156_77, i1 %icmp_ln156_76" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 555 'or' 'or_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [1/1] (0.76ns)   --->   "%icmp_ln156_78 = icmp_ne  i8 %tmp_73, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 556 'icmp' 'icmp_ln156_78' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/1] (0.92ns)   --->   "%icmp_ln156_79 = icmp_eq  i23 %trunc_ln156_38, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 557 'icmp' 'icmp_ln156_79' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_38)   --->   "%or_ln156_38 = or i1 %icmp_ln156_79, i1 %icmp_ln156_78" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 558 'or' 'or_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_38)   --->   "%and_ln156_37 = and i1 %or_ln156_37, i1 %or_ln156_38" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 559 'and' 'and_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %tmp_40, i32 %tmp_98" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 560 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_38 = and i1 %and_ln156_37, i1 %tmp_74" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 561 'and' 'and_ln156_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_99 = select i1 %and_ln156_38, i32 %tmp_40, i32 %tmp_98" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 562 'select' 'tmp_99' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 563 [2/2] (2.78ns)   --->   "%tmp_77 = fcmp_ogt  i32 %tmp_42, i32 %tmp_99" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 563 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln156_39 = bitcast i32 %tmp_42" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 564 'bitcast' 'bitcast_ln156_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_39, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 565 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln156_39 = trunc i32 %bitcast_ln156_39" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 566 'trunc' 'trunc_ln156_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln156_40 = bitcast i32 %tmp_99" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 567 'bitcast' 'bitcast_ln156_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_40, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 568 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln156_40 = trunc i32 %bitcast_ln156_40" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 569 'trunc' 'trunc_ln156_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 570 [1/1] (0.76ns)   --->   "%icmp_ln156_80 = icmp_ne  i8 %tmp_75, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 570 'icmp' 'icmp_ln156_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 571 [1/1] (0.92ns)   --->   "%icmp_ln156_81 = icmp_eq  i23 %trunc_ln156_39, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 571 'icmp' 'icmp_ln156_81' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_40)   --->   "%or_ln156_39 = or i1 %icmp_ln156_81, i1 %icmp_ln156_80" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 572 'or' 'or_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 573 [1/1] (0.76ns)   --->   "%icmp_ln156_82 = icmp_ne  i8 %tmp_76, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 573 'icmp' 'icmp_ln156_82' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/1] (0.92ns)   --->   "%icmp_ln156_83 = icmp_eq  i23 %trunc_ln156_40, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 574 'icmp' 'icmp_ln156_83' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_40)   --->   "%or_ln156_40 = or i1 %icmp_ln156_83, i1 %icmp_ln156_82" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 575 'or' 'or_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_40)   --->   "%and_ln156_39 = and i1 %or_ln156_39, i1 %or_ln156_40" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 576 'and' 'and_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 577 [1/2] (2.78ns)   --->   "%tmp_77 = fcmp_ogt  i32 %tmp_42, i32 %tmp_99" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 577 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 578 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_40 = and i1 %and_ln156_39, i1 %tmp_77" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 578 'and' 'and_ln156_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_100 = select i1 %and_ln156_40, i32 %tmp_42, i32 %tmp_99" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 579 'select' 'tmp_100' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 580 [2/2] (2.78ns)   --->   "%tmp_80 = fcmp_ogt  i32 %tmp_44, i32 %tmp_100" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 580 'fcmp' 'tmp_80' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_46 = phi i32 %p_load, void %arrayidx11811.1.case.54, i32 %p_load, void %arrayidx11811.1.case.52, i32 %p_load, void %arrayidx11811.1.case.48, i32 %p_load, void %arrayidx11811.1.case.46, i32 %p_load, void %arrayidx11811.1.case.44, i32 %p_load, void %arrayidx11811.1.case.42, i32 %p_load, void %arrayidx11811.1.case.40, i32 %p_load, void %arrayidx11811.1.case.38, i32 %p_load, void %arrayidx11811.1.case.36, i32 %p_load, void %arrayidx11811.1.case.34, i32 %p_load, void %arrayidx11811.1.case.32, i32 %p_load, void %arrayidx11811.1.case.30, i32 %p_load, void %arrayidx11811.1.case.28, i32 %p_load, void %arrayidx11811.1.case.26, i32 %p_load, void %arrayidx11811.1.case.24, i32 %p_load, void %arrayidx11811.1.case.22, i32 %p_load, void %arrayidx11811.1.case.20, i32 %p_load, void %arrayidx11811.1.case.18, i32 %p_load, void %arrayidx11811.1.case.16, i32 %p_load, void %arrayidx11811.1.case.14, i32 %p_load, void %arrayidx11811.1.case.12, i32 %p_load, void %arrayidx11811.1.case.10, i32 %p_load, void %arrayidx11811.1.case.8, i32 %p_load, void %arrayidx11811.1.case.6, i32 %p_load, void %arrayidx11811.1.case.4, i32 %p_load, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_57, void %for.inc265.for.body232_crit_edge"   --->   Operation 581 'phi' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln156_41 = bitcast i32 %tmp_44" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 582 'bitcast' 'bitcast_ln156_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_41, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 583 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln156_41 = trunc i32 %bitcast_ln156_41" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 584 'trunc' 'trunc_ln156_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln156_42 = bitcast i32 %tmp_100" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 585 'bitcast' 'bitcast_ln156_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_42, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 586 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln156_42 = trunc i32 %bitcast_ln156_42" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 587 'trunc' 'trunc_ln156_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 588 [1/1] (0.76ns)   --->   "%icmp_ln156_84 = icmp_ne  i8 %tmp_78, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 588 'icmp' 'icmp_ln156_84' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 589 [1/1] (0.92ns)   --->   "%icmp_ln156_85 = icmp_eq  i23 %trunc_ln156_41, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 589 'icmp' 'icmp_ln156_85' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_42)   --->   "%or_ln156_41 = or i1 %icmp_ln156_85, i1 %icmp_ln156_84" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 590 'or' 'or_ln156_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 591 [1/1] (0.76ns)   --->   "%icmp_ln156_86 = icmp_ne  i8 %tmp_79, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 591 'icmp' 'icmp_ln156_86' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 592 [1/1] (0.92ns)   --->   "%icmp_ln156_87 = icmp_eq  i23 %trunc_ln156_42, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 592 'icmp' 'icmp_ln156_87' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_42)   --->   "%or_ln156_42 = or i1 %icmp_ln156_87, i1 %icmp_ln156_86" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 593 'or' 'or_ln156_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_42)   --->   "%and_ln156_41 = and i1 %or_ln156_41, i1 %or_ln156_42" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 594 'and' 'and_ln156_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 595 [1/2] (2.78ns)   --->   "%tmp_80 = fcmp_ogt  i32 %tmp_44, i32 %tmp_100" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 595 'fcmp' 'tmp_80' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 596 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_42 = and i1 %and_ln156_41, i1 %tmp_80" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 596 'and' 'and_ln156_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 597 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_101 = select i1 %and_ln156_42, i32 %tmp_44, i32 %tmp_100" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 597 'select' 'tmp_101' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 598 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_ogt  i32 %tmp_46, i32 %tmp_101" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 598 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_48 = phi i32 %line_buffer_2D_18, void %arrayidx11811.1.case.54, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.52, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.48, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.46, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.44, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.42, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.40, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.38, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.36, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.34, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.32, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.30, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.28, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.22, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_18, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_18, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_58, void %for.inc265.for.body232_crit_edge"   --->   Operation 599 'phi' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%bitcast_ln156_43 = bitcast i32 %tmp_46" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 600 'bitcast' 'bitcast_ln156_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_43, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 601 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln156_43 = trunc i32 %bitcast_ln156_43" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 602 'trunc' 'trunc_ln156_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln156_44 = bitcast i32 %tmp_101" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 603 'bitcast' 'bitcast_ln156_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_44, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 604 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln156_44 = trunc i32 %bitcast_ln156_44" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 605 'trunc' 'trunc_ln156_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.76ns)   --->   "%icmp_ln156_88 = icmp_ne  i8 %tmp_81, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 606 'icmp' 'icmp_ln156_88' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 607 [1/1] (0.92ns)   --->   "%icmp_ln156_89 = icmp_eq  i23 %trunc_ln156_43, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 607 'icmp' 'icmp_ln156_89' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_44)   --->   "%or_ln156_43 = or i1 %icmp_ln156_89, i1 %icmp_ln156_88" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 608 'or' 'or_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/1] (0.76ns)   --->   "%icmp_ln156_90 = icmp_ne  i8 %tmp_82, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 609 'icmp' 'icmp_ln156_90' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/1] (0.92ns)   --->   "%icmp_ln156_91 = icmp_eq  i23 %trunc_ln156_44, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 610 'icmp' 'icmp_ln156_91' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_44)   --->   "%or_ln156_44 = or i1 %icmp_ln156_91, i1 %icmp_ln156_90" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 611 'or' 'or_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_44)   --->   "%and_ln156_43 = and i1 %or_ln156_43, i1 %or_ln156_44" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 612 'and' 'and_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_ogt  i32 %tmp_46, i32 %tmp_101" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 613 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_44 = and i1 %and_ln156_43, i1 %tmp_83" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 614 'and' 'and_ln156_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_102 = select i1 %and_ln156_44, i32 %tmp_46, i32 %tmp_101" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 615 'select' 'tmp_102' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 616 [2/2] (2.78ns)   --->   "%tmp_86 = fcmp_ogt  i32 %tmp_48, i32 %tmp_102" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 616 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln156_45 = bitcast i32 %tmp_48" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 617 'bitcast' 'bitcast_ln156_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_45, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 618 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln156_45 = trunc i32 %bitcast_ln156_45" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 619 'trunc' 'trunc_ln156_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln156_46 = bitcast i32 %tmp_102" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 620 'bitcast' 'bitcast_ln156_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_46, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 621 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln156_46 = trunc i32 %bitcast_ln156_46" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 622 'trunc' 'trunc_ln156_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 623 [1/1] (0.76ns)   --->   "%icmp_ln156_92 = icmp_ne  i8 %tmp_84, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 623 'icmp' 'icmp_ln156_92' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/1] (0.92ns)   --->   "%icmp_ln156_93 = icmp_eq  i23 %trunc_ln156_45, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 624 'icmp' 'icmp_ln156_93' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_46)   --->   "%or_ln156_45 = or i1 %icmp_ln156_93, i1 %icmp_ln156_92" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 625 'or' 'or_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (0.76ns)   --->   "%icmp_ln156_94 = icmp_ne  i8 %tmp_85, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 626 'icmp' 'icmp_ln156_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/1] (0.92ns)   --->   "%icmp_ln156_95 = icmp_eq  i23 %trunc_ln156_46, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 627 'icmp' 'icmp_ln156_95' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_46)   --->   "%or_ln156_46 = or i1 %icmp_ln156_95, i1 %icmp_ln156_94" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 628 'or' 'or_ln156_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_46)   --->   "%and_ln156_45 = and i1 %or_ln156_45, i1 %or_ln156_46" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 629 'and' 'and_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 630 [1/2] (2.78ns)   --->   "%tmp_86 = fcmp_ogt  i32 %tmp_48, i32 %tmp_102" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 630 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 631 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_46 = and i1 %and_ln156_45, i1 %tmp_86" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 631 'and' 'and_ln156_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_103 = select i1 %and_ln156_46, i32 %tmp_48, i32 %tmp_102" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 632 'select' 'tmp_103' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 633 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_ogt  i32 %tmp_50, i32 %tmp_103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 633 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D_53, i32 %line_buffer_2D_30_out"   --->   Operation 665 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D, i32 %line_buffer_2D_32_out"   --->   Operation 666 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D_52, i32 %line_buffer_2D_31_out"   --->   Operation 667 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 668 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load, i32 %p_out"   --->   Operation 668 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load149, i32 %p_out1"   --->   Operation 669 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load150, i32 %p_out2"   --->   Operation 670 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 671 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 671 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.42>

State 21 <SV = 20> <Delay = 4.75>
ST_21 : Operation 634 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L5_L6_str"   --->   Operation 634 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 635 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 635 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 636 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp_93" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 636 'zext' 'p_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 637 [1/1] (1.23ns)   --->   "%empty_103 = mul i10 %p_cast, i10 27" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 637 'mul' 'empty_103' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%p_cast5 = zext i10 %empty_103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68]   --->   Operation 638 'zext' 'p_cast5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73]   --->   Operation 639 'specpipeline' 'specpipeline_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln156_47 = bitcast i32 %tmp_50" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 640 'bitcast' 'bitcast_ln156_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_47, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 641 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln156_47 = trunc i32 %bitcast_ln156_47" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 642 'trunc' 'trunc_ln156_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln156_48 = bitcast i32 %tmp_103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 643 'bitcast' 'bitcast_ln156_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_48, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 644 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln156_48 = trunc i32 %bitcast_ln156_48" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 645 'trunc' 'trunc_ln156_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 646 [1/1] (0.76ns)   --->   "%icmp_ln156_96 = icmp_ne  i8 %tmp_87, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 646 'icmp' 'icmp_ln156_96' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 647 [1/1] (0.92ns)   --->   "%icmp_ln156_97 = icmp_eq  i23 %trunc_ln156_47, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 647 'icmp' 'icmp_ln156_97' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_48)   --->   "%or_ln156_47 = or i1 %icmp_ln156_97, i1 %icmp_ln156_96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 648 'or' 'or_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (0.76ns)   --->   "%icmp_ln156_98 = icmp_ne  i8 %tmp_88, i8 255" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 649 'icmp' 'icmp_ln156_98' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 650 [1/1] (0.92ns)   --->   "%icmp_ln156_99 = icmp_eq  i23 %trunc_ln156_48, i23 0" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 650 'icmp' 'icmp_ln156_99' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_48)   --->   "%or_ln156_48 = or i1 %icmp_ln156_99, i1 %icmp_ln156_98" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 651 'or' 'or_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_48)   --->   "%and_ln156_47 = and i1 %or_ln156_47, i1 %or_ln156_48" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 652 'and' 'and_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 653 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_ogt  i32 %tmp_50, i32 %tmp_103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 653 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 654 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_48 = and i1 %and_ln156_47, i1 %tmp_89" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 654 'and' 'and_ln156_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 655 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_104 = select i1 %and_ln156_48, i32 %tmp_50, i32 %tmp_103" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156]   --->   Operation 655 'select' 'tmp_104' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 656 [1/1] (0.78ns)   --->   "%add_ln160 = add i6 %select_ln68, i6 62" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 656 'add' 'add_ln160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 657 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln160, i32 1, i32 5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 657 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i5 %lshr_ln" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 658 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln160_4 = add i17 %phi_mul18_read, i17 %zext_ln160" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 659 'add' 'add_ln160_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 660 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln160_3 = add i17 %add_ln160_4, i17 %p_cast5" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 660 'add' 'add_ln160_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln160_4 = zext i17 %add_ln160_3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 661 'zext' 'zext_ln160_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 662 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln160_4" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 662 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 663 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln160 = store i32 %tmp_104, i17 %out_img_addr" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160]   --->   Operation 663 'store' 'store_ln160' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_21 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body26" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71]   --->   Operation 664 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.552ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln68', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) of constant 2 on local variable 'row', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68 [253]  (0.427 ns)
	'load' operation 6 bit ('row_load', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) on local variable 'row', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68 [269]  (0.000 ns)
	'add' operation 6 bit ('add_ln68', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) [270]  (0.781 ns)
	'select' operation 6 bit ('select_ln68_3', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) [275]  (0.384 ns)
	'mul' operation 10 bit ('empty_104', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) [282]  (1.230 ns)
	'add' operation 10 bit ('tmp1', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) [284]  (0.787 ns)
	'add' operation 16 bit ('empty_105', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68) [286]  (0.853 ns)
	'add' operation 16 bit ('add_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [390]  (0.853 ns)
	'getelementptr' operation 16 bit ('inp_img_0_addr_4', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [394]  (0.000 ns)
	'load' operation 32 bit ('inp_img_0_load', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on array 'inp_img_0' [399]  (1.237 ns)

 <State 2>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 3>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 4>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 5>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 6>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 7>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 8>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 9>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 10>: 1.340ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln126', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [392]  (1.340 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('inp_img_3_addr', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) [397]  (0.000 ns)
	'load' operation 32 bit ('inp_img_3_load', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126) on array 'inp_img_3' [402]  (1.237 ns)

 <State 12>: 3.209ns
The critical path consists of the following:
	'load' operation 32 bit ('p_load150') on local variable 'empty_99' [261]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('line_buffer_2D') with incoming values : ('line_buffer_2D') ('p_load150') [607]  (0.427 ns)
	'phi' operation 32 bit ('line_buffer_2D') with incoming values : ('line_buffer_2D') ('p_load150') [607]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_65', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [614]  (2.782 ns)

 <State 13>: 6.013ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_65', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [614]  (2.782 ns)
	'and' operation 1 bit ('and_ln156', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [615]  (0.000 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [616]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_68', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [630]  (2.782 ns)

 <State 14>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_68', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [630]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_34', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [631]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [632]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_71', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [646]  (2.782 ns)

 <State 15>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_71', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [646]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_36', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [647]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [648]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_74', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [662]  (2.782 ns)

 <State 16>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_74', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [662]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_38', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [663]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [664]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_77', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [678]  (2.782 ns)

 <State 17>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_77', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [678]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_40', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [679]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [680]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_80', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [694]  (2.782 ns)

 <State 18>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_80', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [694]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_42', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [695]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [696]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_83', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [710]  (2.782 ns)

 <State 19>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_83', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [710]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_44', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [711]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [712]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_86', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [726]  (2.782 ns)

 <State 20>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_86', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [726]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_46', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [727]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [728]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_89', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [742]  (2.782 ns)

 <State 21>: 4.755ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_89', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [742]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_48', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [743]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156) [744]  (0.449 ns)
	'store' operation 0 bit ('store_ln160', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160) of variable 'tmp', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156 on array 'out_img' [752]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
