// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "09/22/2022 09:12:47"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	reset,
	PC,
	ALUResult,
	MemData);
input 	clock;
input 	reset;
output 	[31:0] PC;
output 	[31:0] ALUResult;
output 	[31:0] MemData;

// Design Ports Information
// PC[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[6]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[8]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[9]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[10]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[13]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[14]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[15]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[16]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[17]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[18]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[20]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[22]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[23]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[24]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[26]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[27]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[28]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[29]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[30]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemData[31]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \MemData[0]~output_o ;
wire \MemData[1]~output_o ;
wire \MemData[2]~output_o ;
wire \MemData[3]~output_o ;
wire \MemData[4]~output_o ;
wire \MemData[5]~output_o ;
wire \MemData[6]~output_o ;
wire \MemData[7]~output_o ;
wire \MemData[8]~output_o ;
wire \MemData[9]~output_o ;
wire \MemData[10]~output_o ;
wire \MemData[11]~output_o ;
wire \MemData[12]~output_o ;
wire \MemData[13]~output_o ;
wire \MemData[14]~output_o ;
wire \MemData[15]~output_o ;
wire \MemData[16]~output_o ;
wire \MemData[17]~output_o ;
wire \MemData[18]~output_o ;
wire \MemData[19]~output_o ;
wire \MemData[20]~output_o ;
wire \MemData[21]~output_o ;
wire \MemData[22]~output_o ;
wire \MemData[23]~output_o ;
wire \MemData[24]~output_o ;
wire \MemData[25]~output_o ;
wire \MemData[26]~output_o ;
wire \MemData[27]~output_o ;
wire \MemData[28]~output_o ;
wire \MemData[29]~output_o ;
wire \MemData[30]~output_o ;
wire \MemData[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \Pc|PC[2]~30_combout ;
wire \Pc|PC[2]~31 ;
wire \Pc|PC[3]~32_combout ;
wire \Pc|PC[3]~33 ;
wire \Pc|PC[4]~34_combout ;
wire \Pc|PC[4]~35 ;
wire \Pc|PC[5]~36_combout ;
wire \Pc|PC[5]~37 ;
wire \Pc|PC[6]~38_combout ;
wire \Pc|PC[6]~39 ;
wire \Pc|PC[7]~40_combout ;
wire \Pc|PC[7]~feeder_combout ;
wire \Pc|PC[7]~41 ;
wire \Pc|PC[8]~42_combout ;
wire \Pc|PC[8]~feeder_combout ;
wire \Pc|PC[8]~43 ;
wire \Pc|PC[9]~44_combout ;
wire \Pc|PC[9]~45 ;
wire \Pc|PC[10]~46_combout ;
wire \Pc|PC[10]~47 ;
wire \Pc|PC[11]~48_combout ;
wire \Pc|PC[11]~49 ;
wire \Pc|PC[12]~50_combout ;
wire \Pc|PC[12]~51 ;
wire \Pc|PC[13]~52_combout ;
wire \Pc|PC[13]~53 ;
wire \Pc|PC[14]~54_combout ;
wire \Pc|PC[14]~55 ;
wire \Pc|PC[15]~56_combout ;
wire \Pc|PC[15]~57 ;
wire \Pc|PC[16]~58_combout ;
wire \Pc|PC[16]~59 ;
wire \Pc|PC[17]~60_combout ;
wire \Pc|PC[17]~61 ;
wire \Pc|PC[18]~62_combout ;
wire \Pc|PC[18]~63 ;
wire \Pc|PC[19]~64_combout ;
wire \Pc|PC[19]~65 ;
wire \Pc|PC[20]~66_combout ;
wire \Pc|PC[20]~67 ;
wire \Pc|PC[21]~68_combout ;
wire \Pc|PC[21]~69 ;
wire \Pc|PC[22]~70_combout ;
wire \Pc|PC[22]~71 ;
wire \Pc|PC[23]~72_combout ;
wire \Pc|PC[23]~73 ;
wire \Pc|PC[24]~74_combout ;
wire \Pc|PC[24]~75 ;
wire \Pc|PC[25]~76_combout ;
wire \Pc|PC[25]~77 ;
wire \Pc|PC[26]~78_combout ;
wire \Pc|PC[26]~79 ;
wire \Pc|PC[27]~80_combout ;
wire \Pc|PC[27]~81 ;
wire \Pc|PC[28]~82_combout ;
wire \Pc|PC[28]~83 ;
wire \Pc|PC[29]~84_combout ;
wire \Pc|PC[29]~85 ;
wire \Pc|PC[30]~86_combout ;
wire \Pc|PC[30]~87 ;
wire \Pc|PC[31]~88_combout ;
wire \IMem|instructions~0_combout ;
wire \IMem|instructions~1_combout ;
wire \IMem|instructions~2_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \RegFile|regs[9][1]~q ;
wire \Ula|Add0~0_combout ;
wire \Ula|Add0~2_combout ;
wire \RegFile|regs[9][2]~q ;
wire \Ula|Add0~1 ;
wire \Ula|Add0~3_combout ;
wire \Ula|Add0~5_combout ;
wire \RegFile|regs[9][3]~q ;
wire \Ula|Add0~4 ;
wire \Ula|Add0~6_combout ;
wire \Ula|Add0~8_combout ;
wire \RegFile|regs[9][4]~q ;
wire \Ula|Add0~7 ;
wire \Ula|Add0~9_combout ;
wire \Ula|Add0~11_combout ;
wire \RegFile|regs[9][5]~q ;
wire \Ula|Add0~10 ;
wire \Ula|Add0~12_combout ;
wire \Ula|Add0~14_combout ;
wire \RegFile|regs[9][6]~q ;
wire \Ula|Add0~13 ;
wire \Ula|Add0~15_combout ;
wire \Ula|Add0~17_combout ;
wire \RegFile|regs[9][7]~q ;
wire \Ula|Add0~16 ;
wire \Ula|Add0~18_combout ;
wire \Ula|Add0~20_combout ;
wire \RegFile|regs[9][8]~feeder_combout ;
wire \RegFile|regs[9][8]~q ;
wire \Ula|Add0~19 ;
wire \Ula|Add0~21_combout ;
wire \Ula|Add0~23_combout ;
wire \RegFile|regs[9][9]~feeder_combout ;
wire \RegFile|regs[9][9]~q ;
wire \Ula|Add0~22 ;
wire \Ula|Add0~24_combout ;
wire \Ula|Add0~26_combout ;
wire \RegFile|regs[9][10]~q ;
wire \Ula|Add0~25 ;
wire \Ula|Add0~27_combout ;
wire \Ula|Add0~29_combout ;
wire \RegFile|regs[9][11]~q ;
wire \Ula|Add0~28 ;
wire \Ula|Add0~30_combout ;
wire \Ula|Add0~32_combout ;
wire \RegFile|regs[9][12]~q ;
wire \Ula|Add0~31 ;
wire \Ula|Add0~33_combout ;
wire \Ula|Add0~35_combout ;
wire \RegFile|regs[9][13]~q ;
wire \Ula|Add0~34 ;
wire \Ula|Add0~36_combout ;
wire \Ula|Add0~38_combout ;
wire \RegFile|regs[9][14]~q ;
wire \Ula|Add0~37 ;
wire \Ula|Add0~39_combout ;
wire \Ula|Add0~41_combout ;
wire \RegFile|regs[9][15]~q ;
wire \Ula|Add0~40 ;
wire \Ula|Add0~42_combout ;
wire \Ula|Add0~44_combout ;
wire \RegFile|regs[9][16]~feeder_combout ;
wire \RegFile|regs[9][16]~q ;
wire \Ula|Add0~43 ;
wire \Ula|Add0~45_combout ;
wire \Ula|Add0~47_combout ;
wire \RegFile|regs[9][17]~feeder_combout ;
wire \RegFile|regs[9][17]~q ;
wire \Ula|Add0~46 ;
wire \Ula|Add0~48_combout ;
wire \Ula|Add0~50_combout ;
wire \RegFile|regs[9][18]~feeder_combout ;
wire \RegFile|regs[9][18]~q ;
wire \Ula|Add0~49 ;
wire \Ula|Add0~51_combout ;
wire \Ula|Add0~53_combout ;
wire \RegFile|regs[9][19]~feeder_combout ;
wire \RegFile|regs[9][19]~q ;
wire \Ula|Add0~52 ;
wire \Ula|Add0~54_combout ;
wire \Ula|Add0~56_combout ;
wire \RegFile|regs[9][20]~feeder_combout ;
wire \RegFile|regs[9][20]~q ;
wire \Ula|Add0~55 ;
wire \Ula|Add0~57_combout ;
wire \Ula|Add0~59_combout ;
wire \RegFile|regs[9][21]~feeder_combout ;
wire \RegFile|regs[9][21]~q ;
wire \Ula|Add0~58 ;
wire \Ula|Add0~60_combout ;
wire \Ula|Add0~62_combout ;
wire \RegFile|regs[9][22]~feeder_combout ;
wire \RegFile|regs[9][22]~q ;
wire \Ula|Add0~61 ;
wire \Ula|Add0~63_combout ;
wire \Ula|Add0~65_combout ;
wire \RegFile|regs[9][23]~q ;
wire \Ula|Add0~64 ;
wire \Ula|Add0~66_combout ;
wire \Ula|Add0~68_combout ;
wire \RegFile|regs[9][24]~q ;
wire \Ula|Add0~67 ;
wire \Ula|Add0~69_combout ;
wire \Ula|Add0~71_combout ;
wire \RegFile|regs[9][25]~q ;
wire \Ula|Add0~70 ;
wire \Ula|Add0~72_combout ;
wire \Ula|Add0~74_combout ;
wire \RegFile|regs[9][26]~q ;
wire \Ula|Add0~73 ;
wire \Ula|Add0~75_combout ;
wire \Ula|Add0~77_combout ;
wire \RegFile|regs[9][27]~q ;
wire \Ula|Add0~76 ;
wire \Ula|Add0~78_combout ;
wire \Ula|Add0~80_combout ;
wire \RegFile|regs[9][28]~q ;
wire \Ula|Add0~79 ;
wire \Ula|Add0~81_combout ;
wire \Ula|Add0~83_combout ;
wire \RegFile|regs[9][29]~q ;
wire \Ula|Add0~82 ;
wire \Ula|Add0~84_combout ;
wire \Ula|Add0~86_combout ;
wire \RegFile|regs[9][30]~q ;
wire \Ula|Add0~85 ;
wire \Ula|Add0~87_combout ;
wire \Ula|Add0~89_combout ;
wire \RegFile|regs[9][31]~q ;
wire \Ula|Add0~88 ;
wire \Ula|Add0~90_combout ;
wire \Ula|Add0~92_combout ;
wire [31:0] \Pc|PC ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\Pc|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \PC[3]~output (
	.i(\Pc|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \PC[4]~output (
	.i(\Pc|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \PC[5]~output (
	.i(\Pc|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \PC[6]~output (
	.i(\Pc|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \PC[7]~output (
	.i(\Pc|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \PC[8]~output (
	.i(\Pc|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \PC[9]~output (
	.i(\Pc|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \PC[10]~output (
	.i(\Pc|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \PC[11]~output (
	.i(\Pc|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \PC[12]~output (
	.i(\Pc|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \PC[13]~output (
	.i(\Pc|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \PC[14]~output (
	.i(\Pc|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \PC[15]~output (
	.i(\Pc|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \PC[16]~output (
	.i(\Pc|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \PC[17]~output (
	.i(\Pc|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \PC[18]~output (
	.i(\Pc|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \PC[19]~output (
	.i(\Pc|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \PC[20]~output (
	.i(\Pc|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \PC[21]~output (
	.i(\Pc|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \PC[22]~output (
	.i(\Pc|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \PC[23]~output (
	.i(\Pc|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \PC[24]~output (
	.i(\Pc|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \PC[25]~output (
	.i(\Pc|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \PC[26]~output (
	.i(\Pc|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \PC[27]~output (
	.i(\Pc|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \PC[28]~output (
	.i(\Pc|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \PC[29]~output (
	.i(\Pc|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \PC[30]~output (
	.i(\Pc|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \PC[31]~output (
	.i(\Pc|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \ALUResult[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\Ula|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\Ula|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\Ula|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\Ula|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\Ula|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\Ula|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\Ula|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \ALUResult[8]~output (
	.i(\Ula|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \ALUResult[9]~output (
	.i(\Ula|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \ALUResult[10]~output (
	.i(\Ula|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \ALUResult[11]~output (
	.i(\Ula|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \ALUResult[12]~output (
	.i(\Ula|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \ALUResult[13]~output (
	.i(\Ula|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \ALUResult[14]~output (
	.i(\Ula|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \ALUResult[15]~output (
	.i(\Ula|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \ALUResult[16]~output (
	.i(\Ula|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \ALUResult[17]~output (
	.i(\Ula|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \ALUResult[18]~output (
	.i(\Ula|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \ALUResult[19]~output (
	.i(\Ula|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \ALUResult[20]~output (
	.i(\Ula|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ALUResult[21]~output (
	.i(\Ula|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \ALUResult[22]~output (
	.i(\Ula|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \ALUResult[23]~output (
	.i(\Ula|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \ALUResult[24]~output (
	.i(\Ula|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \ALUResult[25]~output (
	.i(\Ula|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \ALUResult[26]~output (
	.i(\Ula|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \ALUResult[27]~output (
	.i(\Ula|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \ALUResult[28]~output (
	.i(\Ula|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \ALUResult[29]~output (
	.i(\Ula|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \ALUResult[30]~output (
	.i(\Ula|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \ALUResult[31]~output (
	.i(\Ula|Add0~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \MemData[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[0]~output .bus_hold = "false";
defparam \MemData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \MemData[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[1]~output .bus_hold = "false";
defparam \MemData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \MemData[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[2]~output .bus_hold = "false";
defparam \MemData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \MemData[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[3]~output .bus_hold = "false";
defparam \MemData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \MemData[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[4]~output .bus_hold = "false";
defparam \MemData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \MemData[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[5]~output .bus_hold = "false";
defparam \MemData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \MemData[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[6]~output .bus_hold = "false";
defparam \MemData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \MemData[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[7]~output .bus_hold = "false";
defparam \MemData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \MemData[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[8]~output .bus_hold = "false";
defparam \MemData[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \MemData[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[9]~output .bus_hold = "false";
defparam \MemData[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \MemData[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[10]~output .bus_hold = "false";
defparam \MemData[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \MemData[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[11]~output .bus_hold = "false";
defparam \MemData[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \MemData[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[12]~output .bus_hold = "false";
defparam \MemData[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \MemData[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[13]~output .bus_hold = "false";
defparam \MemData[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \MemData[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[14]~output .bus_hold = "false";
defparam \MemData[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \MemData[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[15]~output .bus_hold = "false";
defparam \MemData[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \MemData[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[16]~output .bus_hold = "false";
defparam \MemData[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \MemData[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[17]~output .bus_hold = "false";
defparam \MemData[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \MemData[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[18]~output .bus_hold = "false";
defparam \MemData[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \MemData[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[19]~output .bus_hold = "false";
defparam \MemData[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \MemData[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[20]~output .bus_hold = "false";
defparam \MemData[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \MemData[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[21]~output .bus_hold = "false";
defparam \MemData[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \MemData[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[22]~output .bus_hold = "false";
defparam \MemData[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \MemData[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[23]~output .bus_hold = "false";
defparam \MemData[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \MemData[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[24]~output .bus_hold = "false";
defparam \MemData[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \MemData[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[25]~output .bus_hold = "false";
defparam \MemData[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \MemData[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[26]~output .bus_hold = "false";
defparam \MemData[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \MemData[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[27]~output .bus_hold = "false";
defparam \MemData[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \MemData[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[28]~output .bus_hold = "false";
defparam \MemData[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \MemData[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[29]~output .bus_hold = "false";
defparam \MemData[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \MemData[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[30]~output .bus_hold = "false";
defparam \MemData[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \MemData[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemData[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemData[31]~output .bus_hold = "false";
defparam \MemData[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N2
cycloneive_lcell_comb \Pc|PC[2]~30 (
// Equation(s):
// \Pc|PC[2]~30_combout  = \Pc|PC [2] $ (VCC)
// \Pc|PC[2]~31  = CARRY(\Pc|PC [2])

	.dataa(gnd),
	.datab(\Pc|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Pc|PC[2]~30_combout ),
	.cout(\Pc|PC[2]~31 ));
// synopsys translate_off
defparam \Pc|PC[2]~30 .lut_mask = 16'h33CC;
defparam \Pc|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N3
dffeas \Pc|PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[2] .is_wysiwyg = "true";
defparam \Pc|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
cycloneive_lcell_comb \Pc|PC[3]~32 (
// Equation(s):
// \Pc|PC[3]~32_combout  = (\Pc|PC [3] & (!\Pc|PC[2]~31 )) # (!\Pc|PC [3] & ((\Pc|PC[2]~31 ) # (GND)))
// \Pc|PC[3]~33  = CARRY((!\Pc|PC[2]~31 ) # (!\Pc|PC [3]))

	.dataa(gnd),
	.datab(\Pc|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[2]~31 ),
	.combout(\Pc|PC[3]~32_combout ),
	.cout(\Pc|PC[3]~33 ));
// synopsys translate_off
defparam \Pc|PC[3]~32 .lut_mask = 16'h3C3F;
defparam \Pc|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \Pc|PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[3] .is_wysiwyg = "true";
defparam \Pc|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
cycloneive_lcell_comb \Pc|PC[4]~34 (
// Equation(s):
// \Pc|PC[4]~34_combout  = (\Pc|PC [4] & (\Pc|PC[3]~33  $ (GND))) # (!\Pc|PC [4] & (!\Pc|PC[3]~33  & VCC))
// \Pc|PC[4]~35  = CARRY((\Pc|PC [4] & !\Pc|PC[3]~33 ))

	.dataa(gnd),
	.datab(\Pc|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[3]~33 ),
	.combout(\Pc|PC[4]~34_combout ),
	.cout(\Pc|PC[4]~35 ));
// synopsys translate_off
defparam \Pc|PC[4]~34 .lut_mask = 16'hC30C;
defparam \Pc|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \Pc|PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[4] .is_wysiwyg = "true";
defparam \Pc|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
cycloneive_lcell_comb \Pc|PC[5]~36 (
// Equation(s):
// \Pc|PC[5]~36_combout  = (\Pc|PC [5] & (!\Pc|PC[4]~35 )) # (!\Pc|PC [5] & ((\Pc|PC[4]~35 ) # (GND)))
// \Pc|PC[5]~37  = CARRY((!\Pc|PC[4]~35 ) # (!\Pc|PC [5]))

	.dataa(\Pc|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[4]~35 ),
	.combout(\Pc|PC[5]~36_combout ),
	.cout(\Pc|PC[5]~37 ));
// synopsys translate_off
defparam \Pc|PC[5]~36 .lut_mask = 16'h5A5F;
defparam \Pc|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \Pc|PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[5] .is_wysiwyg = "true";
defparam \Pc|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
cycloneive_lcell_comb \Pc|PC[6]~38 (
// Equation(s):
// \Pc|PC[6]~38_combout  = (\Pc|PC [6] & (\Pc|PC[5]~37  $ (GND))) # (!\Pc|PC [6] & (!\Pc|PC[5]~37  & VCC))
// \Pc|PC[6]~39  = CARRY((\Pc|PC [6] & !\Pc|PC[5]~37 ))

	.dataa(\Pc|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[5]~37 ),
	.combout(\Pc|PC[6]~38_combout ),
	.cout(\Pc|PC[6]~39 ));
// synopsys translate_off
defparam \Pc|PC[6]~38 .lut_mask = 16'hA50A;
defparam \Pc|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \Pc|PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[6] .is_wysiwyg = "true";
defparam \Pc|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N12
cycloneive_lcell_comb \Pc|PC[7]~40 (
// Equation(s):
// \Pc|PC[7]~40_combout  = (\Pc|PC [7] & (!\Pc|PC[6]~39 )) # (!\Pc|PC [7] & ((\Pc|PC[6]~39 ) # (GND)))
// \Pc|PC[7]~41  = CARRY((!\Pc|PC[6]~39 ) # (!\Pc|PC [7]))

	.dataa(gnd),
	.datab(\Pc|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[6]~39 ),
	.combout(\Pc|PC[7]~40_combout ),
	.cout(\Pc|PC[7]~41 ));
// synopsys translate_off
defparam \Pc|PC[7]~40 .lut_mask = 16'h3C3F;
defparam \Pc|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \Pc|PC[7]~feeder (
// Equation(s):
// \Pc|PC[7]~feeder_combout  = \Pc|PC[7]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pc|PC[7]~40_combout ),
	.cin(gnd),
	.combout(\Pc|PC[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Pc|PC[7]~feeder .lut_mask = 16'hFF00;
defparam \Pc|PC[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \Pc|PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[7] .is_wysiwyg = "true";
defparam \Pc|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
cycloneive_lcell_comb \Pc|PC[8]~42 (
// Equation(s):
// \Pc|PC[8]~42_combout  = (\Pc|PC [8] & (\Pc|PC[7]~41  $ (GND))) # (!\Pc|PC [8] & (!\Pc|PC[7]~41  & VCC))
// \Pc|PC[8]~43  = CARRY((\Pc|PC [8] & !\Pc|PC[7]~41 ))

	.dataa(\Pc|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[7]~41 ),
	.combout(\Pc|PC[8]~42_combout ),
	.cout(\Pc|PC[8]~43 ));
// synopsys translate_off
defparam \Pc|PC[8]~42 .lut_mask = 16'hA50A;
defparam \Pc|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \Pc|PC[8]~feeder (
// Equation(s):
// \Pc|PC[8]~feeder_combout  = \Pc|PC[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pc|PC[8]~42_combout ),
	.cin(gnd),
	.combout(\Pc|PC[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Pc|PC[8]~feeder .lut_mask = 16'hFF00;
defparam \Pc|PC[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N15
dffeas \Pc|PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[8] .is_wysiwyg = "true";
defparam \Pc|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
cycloneive_lcell_comb \Pc|PC[9]~44 (
// Equation(s):
// \Pc|PC[9]~44_combout  = (\Pc|PC [9] & (!\Pc|PC[8]~43 )) # (!\Pc|PC [9] & ((\Pc|PC[8]~43 ) # (GND)))
// \Pc|PC[9]~45  = CARRY((!\Pc|PC[8]~43 ) # (!\Pc|PC [9]))

	.dataa(gnd),
	.datab(\Pc|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[8]~43 ),
	.combout(\Pc|PC[9]~44_combout ),
	.cout(\Pc|PC[9]~45 ));
// synopsys translate_off
defparam \Pc|PC[9]~44 .lut_mask = 16'h3C3F;
defparam \Pc|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \Pc|PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[9] .is_wysiwyg = "true";
defparam \Pc|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
cycloneive_lcell_comb \Pc|PC[10]~46 (
// Equation(s):
// \Pc|PC[10]~46_combout  = (\Pc|PC [10] & (\Pc|PC[9]~45  $ (GND))) # (!\Pc|PC [10] & (!\Pc|PC[9]~45  & VCC))
// \Pc|PC[10]~47  = CARRY((\Pc|PC [10] & !\Pc|PC[9]~45 ))

	.dataa(gnd),
	.datab(\Pc|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[9]~45 ),
	.combout(\Pc|PC[10]~46_combout ),
	.cout(\Pc|PC[10]~47 ));
// synopsys translate_off
defparam \Pc|PC[10]~46 .lut_mask = 16'hC30C;
defparam \Pc|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \Pc|PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[10] .is_wysiwyg = "true";
defparam \Pc|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N20
cycloneive_lcell_comb \Pc|PC[11]~48 (
// Equation(s):
// \Pc|PC[11]~48_combout  = (\Pc|PC [11] & (!\Pc|PC[10]~47 )) # (!\Pc|PC [11] & ((\Pc|PC[10]~47 ) # (GND)))
// \Pc|PC[11]~49  = CARRY((!\Pc|PC[10]~47 ) # (!\Pc|PC [11]))

	.dataa(gnd),
	.datab(\Pc|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[10]~47 ),
	.combout(\Pc|PC[11]~48_combout ),
	.cout(\Pc|PC[11]~49 ));
// synopsys translate_off
defparam \Pc|PC[11]~48 .lut_mask = 16'h3C3F;
defparam \Pc|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N21
dffeas \Pc|PC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[11] .is_wysiwyg = "true";
defparam \Pc|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
cycloneive_lcell_comb \Pc|PC[12]~50 (
// Equation(s):
// \Pc|PC[12]~50_combout  = (\Pc|PC [12] & (\Pc|PC[11]~49  $ (GND))) # (!\Pc|PC [12] & (!\Pc|PC[11]~49  & VCC))
// \Pc|PC[12]~51  = CARRY((\Pc|PC [12] & !\Pc|PC[11]~49 ))

	.dataa(\Pc|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[11]~49 ),
	.combout(\Pc|PC[12]~50_combout ),
	.cout(\Pc|PC[12]~51 ));
// synopsys translate_off
defparam \Pc|PC[12]~50 .lut_mask = 16'hA50A;
defparam \Pc|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \Pc|PC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[12] .is_wysiwyg = "true";
defparam \Pc|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
cycloneive_lcell_comb \Pc|PC[13]~52 (
// Equation(s):
// \Pc|PC[13]~52_combout  = (\Pc|PC [13] & (!\Pc|PC[12]~51 )) # (!\Pc|PC [13] & ((\Pc|PC[12]~51 ) # (GND)))
// \Pc|PC[13]~53  = CARRY((!\Pc|PC[12]~51 ) # (!\Pc|PC [13]))

	.dataa(gnd),
	.datab(\Pc|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[12]~51 ),
	.combout(\Pc|PC[13]~52_combout ),
	.cout(\Pc|PC[13]~53 ));
// synopsys translate_off
defparam \Pc|PC[13]~52 .lut_mask = 16'h3C3F;
defparam \Pc|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \Pc|PC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[13] .is_wysiwyg = "true";
defparam \Pc|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
cycloneive_lcell_comb \Pc|PC[14]~54 (
// Equation(s):
// \Pc|PC[14]~54_combout  = (\Pc|PC [14] & (\Pc|PC[13]~53  $ (GND))) # (!\Pc|PC [14] & (!\Pc|PC[13]~53  & VCC))
// \Pc|PC[14]~55  = CARRY((\Pc|PC [14] & !\Pc|PC[13]~53 ))

	.dataa(\Pc|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[13]~53 ),
	.combout(\Pc|PC[14]~54_combout ),
	.cout(\Pc|PC[14]~55 ));
// synopsys translate_off
defparam \Pc|PC[14]~54 .lut_mask = 16'hA50A;
defparam \Pc|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N27
dffeas \Pc|PC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[14] .is_wysiwyg = "true";
defparam \Pc|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
cycloneive_lcell_comb \Pc|PC[15]~56 (
// Equation(s):
// \Pc|PC[15]~56_combout  = (\Pc|PC [15] & (!\Pc|PC[14]~55 )) # (!\Pc|PC [15] & ((\Pc|PC[14]~55 ) # (GND)))
// \Pc|PC[15]~57  = CARRY((!\Pc|PC[14]~55 ) # (!\Pc|PC [15]))

	.dataa(gnd),
	.datab(\Pc|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[14]~55 ),
	.combout(\Pc|PC[15]~56_combout ),
	.cout(\Pc|PC[15]~57 ));
// synopsys translate_off
defparam \Pc|PC[15]~56 .lut_mask = 16'h3C3F;
defparam \Pc|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \Pc|PC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[15] .is_wysiwyg = "true";
defparam \Pc|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N30
cycloneive_lcell_comb \Pc|PC[16]~58 (
// Equation(s):
// \Pc|PC[16]~58_combout  = (\Pc|PC [16] & (\Pc|PC[15]~57  $ (GND))) # (!\Pc|PC [16] & (!\Pc|PC[15]~57  & VCC))
// \Pc|PC[16]~59  = CARRY((\Pc|PC [16] & !\Pc|PC[15]~57 ))

	.dataa(\Pc|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[15]~57 ),
	.combout(\Pc|PC[16]~58_combout ),
	.cout(\Pc|PC[16]~59 ));
// synopsys translate_off
defparam \Pc|PC[16]~58 .lut_mask = 16'hA50A;
defparam \Pc|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \Pc|PC[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[16] .is_wysiwyg = "true";
defparam \Pc|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N0
cycloneive_lcell_comb \Pc|PC[17]~60 (
// Equation(s):
// \Pc|PC[17]~60_combout  = (\Pc|PC [17] & (!\Pc|PC[16]~59 )) # (!\Pc|PC [17] & ((\Pc|PC[16]~59 ) # (GND)))
// \Pc|PC[17]~61  = CARRY((!\Pc|PC[16]~59 ) # (!\Pc|PC [17]))

	.dataa(gnd),
	.datab(\Pc|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[16]~59 ),
	.combout(\Pc|PC[17]~60_combout ),
	.cout(\Pc|PC[17]~61 ));
// synopsys translate_off
defparam \Pc|PC[17]~60 .lut_mask = 16'h3C3F;
defparam \Pc|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \Pc|PC[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[17] .is_wysiwyg = "true";
defparam \Pc|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneive_lcell_comb \Pc|PC[18]~62 (
// Equation(s):
// \Pc|PC[18]~62_combout  = (\Pc|PC [18] & (\Pc|PC[17]~61  $ (GND))) # (!\Pc|PC [18] & (!\Pc|PC[17]~61  & VCC))
// \Pc|PC[18]~63  = CARRY((\Pc|PC [18] & !\Pc|PC[17]~61 ))

	.dataa(gnd),
	.datab(\Pc|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[17]~61 ),
	.combout(\Pc|PC[18]~62_combout ),
	.cout(\Pc|PC[18]~63 ));
// synopsys translate_off
defparam \Pc|PC[18]~62 .lut_mask = 16'hC30C;
defparam \Pc|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N3
dffeas \Pc|PC[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[18] .is_wysiwyg = "true";
defparam \Pc|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N4
cycloneive_lcell_comb \Pc|PC[19]~64 (
// Equation(s):
// \Pc|PC[19]~64_combout  = (\Pc|PC [19] & (!\Pc|PC[18]~63 )) # (!\Pc|PC [19] & ((\Pc|PC[18]~63 ) # (GND)))
// \Pc|PC[19]~65  = CARRY((!\Pc|PC[18]~63 ) # (!\Pc|PC [19]))

	.dataa(gnd),
	.datab(\Pc|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[18]~63 ),
	.combout(\Pc|PC[19]~64_combout ),
	.cout(\Pc|PC[19]~65 ));
// synopsys translate_off
defparam \Pc|PC[19]~64 .lut_mask = 16'h3C3F;
defparam \Pc|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N5
dffeas \Pc|PC[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[19] .is_wysiwyg = "true";
defparam \Pc|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N6
cycloneive_lcell_comb \Pc|PC[20]~66 (
// Equation(s):
// \Pc|PC[20]~66_combout  = (\Pc|PC [20] & (\Pc|PC[19]~65  $ (GND))) # (!\Pc|PC [20] & (!\Pc|PC[19]~65  & VCC))
// \Pc|PC[20]~67  = CARRY((\Pc|PC [20] & !\Pc|PC[19]~65 ))

	.dataa(\Pc|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[19]~65 ),
	.combout(\Pc|PC[20]~66_combout ),
	.cout(\Pc|PC[20]~67 ));
// synopsys translate_off
defparam \Pc|PC[20]~66 .lut_mask = 16'hA50A;
defparam \Pc|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \Pc|PC[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[20] .is_wysiwyg = "true";
defparam \Pc|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N8
cycloneive_lcell_comb \Pc|PC[21]~68 (
// Equation(s):
// \Pc|PC[21]~68_combout  = (\Pc|PC [21] & (!\Pc|PC[20]~67 )) # (!\Pc|PC [21] & ((\Pc|PC[20]~67 ) # (GND)))
// \Pc|PC[21]~69  = CARRY((!\Pc|PC[20]~67 ) # (!\Pc|PC [21]))

	.dataa(gnd),
	.datab(\Pc|PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[20]~67 ),
	.combout(\Pc|PC[21]~68_combout ),
	.cout(\Pc|PC[21]~69 ));
// synopsys translate_off
defparam \Pc|PC[21]~68 .lut_mask = 16'h3C3F;
defparam \Pc|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N9
dffeas \Pc|PC[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[21] .is_wysiwyg = "true";
defparam \Pc|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N10
cycloneive_lcell_comb \Pc|PC[22]~70 (
// Equation(s):
// \Pc|PC[22]~70_combout  = (\Pc|PC [22] & (\Pc|PC[21]~69  $ (GND))) # (!\Pc|PC [22] & (!\Pc|PC[21]~69  & VCC))
// \Pc|PC[22]~71  = CARRY((\Pc|PC [22] & !\Pc|PC[21]~69 ))

	.dataa(\Pc|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[21]~69 ),
	.combout(\Pc|PC[22]~70_combout ),
	.cout(\Pc|PC[22]~71 ));
// synopsys translate_off
defparam \Pc|PC[22]~70 .lut_mask = 16'hA50A;
defparam \Pc|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \Pc|PC[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[22] .is_wysiwyg = "true";
defparam \Pc|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneive_lcell_comb \Pc|PC[23]~72 (
// Equation(s):
// \Pc|PC[23]~72_combout  = (\Pc|PC [23] & (!\Pc|PC[22]~71 )) # (!\Pc|PC [23] & ((\Pc|PC[22]~71 ) # (GND)))
// \Pc|PC[23]~73  = CARRY((!\Pc|PC[22]~71 ) # (!\Pc|PC [23]))

	.dataa(\Pc|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[22]~71 ),
	.combout(\Pc|PC[23]~72_combout ),
	.cout(\Pc|PC[23]~73 ));
// synopsys translate_off
defparam \Pc|PC[23]~72 .lut_mask = 16'h5A5F;
defparam \Pc|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \Pc|PC[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[23] .is_wysiwyg = "true";
defparam \Pc|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N14
cycloneive_lcell_comb \Pc|PC[24]~74 (
// Equation(s):
// \Pc|PC[24]~74_combout  = (\Pc|PC [24] & (\Pc|PC[23]~73  $ (GND))) # (!\Pc|PC [24] & (!\Pc|PC[23]~73  & VCC))
// \Pc|PC[24]~75  = CARRY((\Pc|PC [24] & !\Pc|PC[23]~73 ))

	.dataa(gnd),
	.datab(\Pc|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[23]~73 ),
	.combout(\Pc|PC[24]~74_combout ),
	.cout(\Pc|PC[24]~75 ));
// synopsys translate_off
defparam \Pc|PC[24]~74 .lut_mask = 16'hC30C;
defparam \Pc|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N15
dffeas \Pc|PC[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[24] .is_wysiwyg = "true";
defparam \Pc|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneive_lcell_comb \Pc|PC[25]~76 (
// Equation(s):
// \Pc|PC[25]~76_combout  = (\Pc|PC [25] & (!\Pc|PC[24]~75 )) # (!\Pc|PC [25] & ((\Pc|PC[24]~75 ) # (GND)))
// \Pc|PC[25]~77  = CARRY((!\Pc|PC[24]~75 ) # (!\Pc|PC [25]))

	.dataa(gnd),
	.datab(\Pc|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[24]~75 ),
	.combout(\Pc|PC[25]~76_combout ),
	.cout(\Pc|PC[25]~77 ));
// synopsys translate_off
defparam \Pc|PC[25]~76 .lut_mask = 16'h3C3F;
defparam \Pc|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \Pc|PC[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[25] .is_wysiwyg = "true";
defparam \Pc|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneive_lcell_comb \Pc|PC[26]~78 (
// Equation(s):
// \Pc|PC[26]~78_combout  = (\Pc|PC [26] & (\Pc|PC[25]~77  $ (GND))) # (!\Pc|PC [26] & (!\Pc|PC[25]~77  & VCC))
// \Pc|PC[26]~79  = CARRY((\Pc|PC [26] & !\Pc|PC[25]~77 ))

	.dataa(gnd),
	.datab(\Pc|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[25]~77 ),
	.combout(\Pc|PC[26]~78_combout ),
	.cout(\Pc|PC[26]~79 ));
// synopsys translate_off
defparam \Pc|PC[26]~78 .lut_mask = 16'hC30C;
defparam \Pc|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \Pc|PC[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[26] .is_wysiwyg = "true";
defparam \Pc|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneive_lcell_comb \Pc|PC[27]~80 (
// Equation(s):
// \Pc|PC[27]~80_combout  = (\Pc|PC [27] & (!\Pc|PC[26]~79 )) # (!\Pc|PC [27] & ((\Pc|PC[26]~79 ) # (GND)))
// \Pc|PC[27]~81  = CARRY((!\Pc|PC[26]~79 ) # (!\Pc|PC [27]))

	.dataa(gnd),
	.datab(\Pc|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[26]~79 ),
	.combout(\Pc|PC[27]~80_combout ),
	.cout(\Pc|PC[27]~81 ));
// synopsys translate_off
defparam \Pc|PC[27]~80 .lut_mask = 16'h3C3F;
defparam \Pc|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N21
dffeas \Pc|PC[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[27] .is_wysiwyg = "true";
defparam \Pc|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneive_lcell_comb \Pc|PC[28]~82 (
// Equation(s):
// \Pc|PC[28]~82_combout  = (\Pc|PC [28] & (\Pc|PC[27]~81  $ (GND))) # (!\Pc|PC [28] & (!\Pc|PC[27]~81  & VCC))
// \Pc|PC[28]~83  = CARRY((\Pc|PC [28] & !\Pc|PC[27]~81 ))

	.dataa(\Pc|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[27]~81 ),
	.combout(\Pc|PC[28]~82_combout ),
	.cout(\Pc|PC[28]~83 ));
// synopsys translate_off
defparam \Pc|PC[28]~82 .lut_mask = 16'hA50A;
defparam \Pc|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \Pc|PC[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[28] .is_wysiwyg = "true";
defparam \Pc|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \Pc|PC[29]~84 (
// Equation(s):
// \Pc|PC[29]~84_combout  = (\Pc|PC [29] & (!\Pc|PC[28]~83 )) # (!\Pc|PC [29] & ((\Pc|PC[28]~83 ) # (GND)))
// \Pc|PC[29]~85  = CARRY((!\Pc|PC[28]~83 ) # (!\Pc|PC [29]))

	.dataa(gnd),
	.datab(\Pc|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[28]~83 ),
	.combout(\Pc|PC[29]~84_combout ),
	.cout(\Pc|PC[29]~85 ));
// synopsys translate_off
defparam \Pc|PC[29]~84 .lut_mask = 16'h3C3F;
defparam \Pc|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \Pc|PC[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[29] .is_wysiwyg = "true";
defparam \Pc|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneive_lcell_comb \Pc|PC[30]~86 (
// Equation(s):
// \Pc|PC[30]~86_combout  = (\Pc|PC [30] & (\Pc|PC[29]~85  $ (GND))) # (!\Pc|PC [30] & (!\Pc|PC[29]~85  & VCC))
// \Pc|PC[30]~87  = CARRY((\Pc|PC [30] & !\Pc|PC[29]~85 ))

	.dataa(\Pc|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Pc|PC[29]~85 ),
	.combout(\Pc|PC[30]~86_combout ),
	.cout(\Pc|PC[30]~87 ));
// synopsys translate_off
defparam \Pc|PC[30]~86 .lut_mask = 16'hA50A;
defparam \Pc|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N27
dffeas \Pc|PC[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[30] .is_wysiwyg = "true";
defparam \Pc|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneive_lcell_comb \Pc|PC[31]~88 (
// Equation(s):
// \Pc|PC[31]~88_combout  = \Pc|PC[30]~87  $ (\Pc|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pc|PC [31]),
	.cin(\Pc|PC[30]~87 ),
	.combout(\Pc|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Pc|PC[31]~88 .lut_mask = 16'h0FF0;
defparam \Pc|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \Pc|PC[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Pc|PC[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC[31] .is_wysiwyg = "true";
defparam \Pc|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \IMem|instructions~0 (
// Equation(s):
// \IMem|instructions~0_combout  = (!\Pc|PC [8] & !\Pc|PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Pc|PC [8]),
	.datad(\Pc|PC [7]),
	.cin(gnd),
	.combout(\IMem|instructions~0_combout ),
	.cout());
// synopsys translate_off
defparam \IMem|instructions~0 .lut_mask = 16'h000F;
defparam \IMem|instructions~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N0
cycloneive_lcell_comb \IMem|instructions~1 (
// Equation(s):
// \IMem|instructions~1_combout  = (\Pc|PC [4]) # ((\Pc|PC [5]) # ((\Pc|PC [3] & \Pc|PC [2])))

	.dataa(\Pc|PC [4]),
	.datab(\Pc|PC [5]),
	.datac(\Pc|PC [3]),
	.datad(\Pc|PC [2]),
	.cin(gnd),
	.combout(\IMem|instructions~1_combout ),
	.cout());
// synopsys translate_off
defparam \IMem|instructions~1 .lut_mask = 16'hFEEE;
defparam \IMem|instructions~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
cycloneive_lcell_comb \IMem|instructions~2 (
// Equation(s):
// \IMem|instructions~2_combout  = (!\Pc|PC [9] & (!\Pc|PC [6] & (\IMem|instructions~0_combout  & !\IMem|instructions~1_combout )))

	.dataa(\Pc|PC [9]),
	.datab(\Pc|PC [6]),
	.datac(\IMem|instructions~0_combout ),
	.datad(\IMem|instructions~1_combout ),
	.cin(gnd),
	.combout(\IMem|instructions~2_combout ),
	.cout());
// synopsys translate_off
defparam \IMem|instructions~2 .lut_mask = 16'h0010;
defparam \IMem|instructions~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \RegFile|regs[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][1] .is_wysiwyg = "true";
defparam \RegFile|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
cycloneive_lcell_comb \Ula|Add0~0 (
// Equation(s):
// \Ula|Add0~0_combout  = (\RegFile|regs[9][1]~q  & (\IMem|instructions~2_combout  $ (VCC))) # (!\RegFile|regs[9][1]~q  & (\IMem|instructions~2_combout  & VCC))
// \Ula|Add0~1  = CARRY((\RegFile|regs[9][1]~q  & \IMem|instructions~2_combout ))

	.dataa(\RegFile|regs[9][1]~q ),
	.datab(\IMem|instructions~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Ula|Add0~0_combout ),
	.cout(\Ula|Add0~1 ));
// synopsys translate_off
defparam \Ula|Add0~0 .lut_mask = 16'h6688;
defparam \Ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneive_lcell_comb \Ula|Add0~2 (
// Equation(s):
// \Ula|Add0~2_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~0_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~0_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~2 .lut_mask = 16'hAA00;
defparam \Ula|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N3
dffeas \RegFile|regs[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][2] .is_wysiwyg = "true";
defparam \RegFile|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N4
cycloneive_lcell_comb \Ula|Add0~3 (
// Equation(s):
// \Ula|Add0~3_combout  = (\RegFile|regs[9][2]~q  & (!\Ula|Add0~1 )) # (!\RegFile|regs[9][2]~q  & ((\Ula|Add0~1 ) # (GND)))
// \Ula|Add0~4  = CARRY((!\Ula|Add0~1 ) # (!\RegFile|regs[9][2]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~1 ),
	.combout(\Ula|Add0~3_combout ),
	.cout(\Ula|Add0~4 ));
// synopsys translate_off
defparam \Ula|Add0~3 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \Ula|Add0~5 (
// Equation(s):
// \Ula|Add0~5_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~3_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~5 .lut_mask = 16'hF000;
defparam \Ula|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \RegFile|regs[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][3] .is_wysiwyg = "true";
defparam \RegFile|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
cycloneive_lcell_comb \Ula|Add0~6 (
// Equation(s):
// \Ula|Add0~6_combout  = ((\RegFile|regs[9][3]~q  $ (\IMem|instructions~2_combout  $ (!\Ula|Add0~4 )))) # (GND)
// \Ula|Add0~7  = CARRY((\RegFile|regs[9][3]~q  & ((\IMem|instructions~2_combout ) # (!\Ula|Add0~4 ))) # (!\RegFile|regs[9][3]~q  & (\IMem|instructions~2_combout  & !\Ula|Add0~4 )))

	.dataa(\RegFile|regs[9][3]~q ),
	.datab(\IMem|instructions~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~4 ),
	.combout(\Ula|Add0~6_combout ),
	.cout(\Ula|Add0~7 ));
// synopsys translate_off
defparam \Ula|Add0~6 .lut_mask = 16'h698E;
defparam \Ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneive_lcell_comb \Ula|Add0~8 (
// Equation(s):
// \Ula|Add0~8_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~6_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~8 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \RegFile|regs[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][4] .is_wysiwyg = "true";
defparam \RegFile|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneive_lcell_comb \Ula|Add0~9 (
// Equation(s):
// \Ula|Add0~9_combout  = (\RegFile|regs[9][4]~q  & (!\Ula|Add0~7 )) # (!\RegFile|regs[9][4]~q  & ((\Ula|Add0~7 ) # (GND)))
// \Ula|Add0~10  = CARRY((!\Ula|Add0~7 ) # (!\RegFile|regs[9][4]~q ))

	.dataa(\RegFile|regs[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~7 ),
	.combout(\Ula|Add0~9_combout ),
	.cout(\Ula|Add0~10 ));
// synopsys translate_off
defparam \Ula|Add0~9 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneive_lcell_comb \Ula|Add0~11 (
// Equation(s):
// \Ula|Add0~11_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~9_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~11 .lut_mask = 16'hF000;
defparam \Ula|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N3
dffeas \RegFile|regs[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][5] .is_wysiwyg = "true";
defparam \RegFile|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
cycloneive_lcell_comb \Ula|Add0~12 (
// Equation(s):
// \Ula|Add0~12_combout  = (\RegFile|regs[9][5]~q  & (\Ula|Add0~10  $ (GND))) # (!\RegFile|regs[9][5]~q  & (!\Ula|Add0~10  & VCC))
// \Ula|Add0~13  = CARRY((\RegFile|regs[9][5]~q  & !\Ula|Add0~10 ))

	.dataa(\RegFile|regs[9][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~10 ),
	.combout(\Ula|Add0~12_combout ),
	.cout(\Ula|Add0~13 ));
// synopsys translate_off
defparam \Ula|Add0~12 .lut_mask = 16'hA50A;
defparam \Ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
cycloneive_lcell_comb \Ula|Add0~14 (
// Equation(s):
// \Ula|Add0~14_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~12_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~14 .lut_mask = 16'hF000;
defparam \Ula|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \RegFile|regs[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][6] .is_wysiwyg = "true";
defparam \RegFile|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
cycloneive_lcell_comb \Ula|Add0~15 (
// Equation(s):
// \Ula|Add0~15_combout  = (\RegFile|regs[9][6]~q  & (!\Ula|Add0~13 )) # (!\RegFile|regs[9][6]~q  & ((\Ula|Add0~13 ) # (GND)))
// \Ula|Add0~16  = CARRY((!\Ula|Add0~13 ) # (!\RegFile|regs[9][6]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~13 ),
	.combout(\Ula|Add0~15_combout ),
	.cout(\Ula|Add0~16 ));
// synopsys translate_off
defparam \Ula|Add0~15 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
cycloneive_lcell_comb \Ula|Add0~17 (
// Equation(s):
// \Ula|Add0~17_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~15_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~17 .lut_mask = 16'hF000;
defparam \Ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N21
dffeas \RegFile|regs[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][7] .is_wysiwyg = "true";
defparam \RegFile|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
cycloneive_lcell_comb \Ula|Add0~18 (
// Equation(s):
// \Ula|Add0~18_combout  = (\RegFile|regs[9][7]~q  & (\Ula|Add0~16  $ (GND))) # (!\RegFile|regs[9][7]~q  & (!\Ula|Add0~16  & VCC))
// \Ula|Add0~19  = CARRY((\RegFile|regs[9][7]~q  & !\Ula|Add0~16 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~16 ),
	.combout(\Ula|Add0~18_combout ),
	.cout(\Ula|Add0~19 ));
// synopsys translate_off
defparam \Ula|Add0~18 .lut_mask = 16'hC30C;
defparam \Ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneive_lcell_comb \Ula|Add0~20 (
// Equation(s):
// \Ula|Add0~20_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~18_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~20 .lut_mask = 16'hF000;
defparam \Ula|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneive_lcell_comb \RegFile|regs[9][8]~feeder (
// Equation(s):
// \RegFile|regs[9][8]~feeder_combout  = \Ula|Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ula|Add0~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|regs[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][8]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|regs[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \RegFile|regs[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][8] .is_wysiwyg = "true";
defparam \RegFile|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
cycloneive_lcell_comb \Ula|Add0~21 (
// Equation(s):
// \Ula|Add0~21_combout  = (\RegFile|regs[9][8]~q  & (!\Ula|Add0~19 )) # (!\RegFile|regs[9][8]~q  & ((\Ula|Add0~19 ) # (GND)))
// \Ula|Add0~22  = CARRY((!\Ula|Add0~19 ) # (!\RegFile|regs[9][8]~q ))

	.dataa(\RegFile|regs[9][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~19 ),
	.combout(\Ula|Add0~21_combout ),
	.cout(\Ula|Add0~22 ));
// synopsys translate_off
defparam \Ula|Add0~21 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneive_lcell_comb \Ula|Add0~23 (
// Equation(s):
// \Ula|Add0~23_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~21_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~23 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneive_lcell_comb \RegFile|regs[9][9]~feeder (
// Equation(s):
// \RegFile|regs[9][9]~feeder_combout  = \Ula|Add0~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ula|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|regs[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][9]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|regs[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \RegFile|regs[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][9] .is_wysiwyg = "true";
defparam \RegFile|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
cycloneive_lcell_comb \Ula|Add0~24 (
// Equation(s):
// \Ula|Add0~24_combout  = (\RegFile|regs[9][9]~q  & (\Ula|Add0~22  $ (GND))) # (!\RegFile|regs[9][9]~q  & (!\Ula|Add0~22  & VCC))
// \Ula|Add0~25  = CARRY((\RegFile|regs[9][9]~q  & !\Ula|Add0~22 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~22 ),
	.combout(\Ula|Add0~24_combout ),
	.cout(\Ula|Add0~25 ));
// synopsys translate_off
defparam \Ula|Add0~24 .lut_mask = 16'hC30C;
defparam \Ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneive_lcell_comb \Ula|Add0~26 (
// Equation(s):
// \Ula|Add0~26_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~24_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~26 .lut_mask = 16'hF000;
defparam \Ula|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \RegFile|regs[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ula|Add0~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][10] .is_wysiwyg = "true";
defparam \RegFile|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
cycloneive_lcell_comb \Ula|Add0~27 (
// Equation(s):
// \Ula|Add0~27_combout  = (\RegFile|regs[9][10]~q  & (!\Ula|Add0~25 )) # (!\RegFile|regs[9][10]~q  & ((\Ula|Add0~25 ) # (GND)))
// \Ula|Add0~28  = CARRY((!\Ula|Add0~25 ) # (!\RegFile|regs[9][10]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~25 ),
	.combout(\Ula|Add0~27_combout ),
	.cout(\Ula|Add0~28 ));
// synopsys translate_off
defparam \Ula|Add0~27 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneive_lcell_comb \Ula|Add0~29 (
// Equation(s):
// \Ula|Add0~29_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~27_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~29 .lut_mask = 16'hF000;
defparam \Ula|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \RegFile|regs[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][11] .is_wysiwyg = "true";
defparam \RegFile|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
cycloneive_lcell_comb \Ula|Add0~30 (
// Equation(s):
// \Ula|Add0~30_combout  = (\RegFile|regs[9][11]~q  & (\Ula|Add0~28  $ (GND))) # (!\RegFile|regs[9][11]~q  & (!\Ula|Add0~28  & VCC))
// \Ula|Add0~31  = CARRY((\RegFile|regs[9][11]~q  & !\Ula|Add0~28 ))

	.dataa(\RegFile|regs[9][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~28 ),
	.combout(\Ula|Add0~30_combout ),
	.cout(\Ula|Add0~31 ));
// synopsys translate_off
defparam \Ula|Add0~30 .lut_mask = 16'hA50A;
defparam \Ula|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
cycloneive_lcell_comb \Ula|Add0~32 (
// Equation(s):
// \Ula|Add0~32_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~30_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~32 .lut_mask = 16'hF000;
defparam \Ula|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \RegFile|regs[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][12] .is_wysiwyg = "true";
defparam \RegFile|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
cycloneive_lcell_comb \Ula|Add0~33 (
// Equation(s):
// \Ula|Add0~33_combout  = (\RegFile|regs[9][12]~q  & (!\Ula|Add0~31 )) # (!\RegFile|regs[9][12]~q  & ((\Ula|Add0~31 ) # (GND)))
// \Ula|Add0~34  = CARRY((!\Ula|Add0~31 ) # (!\RegFile|regs[9][12]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~31 ),
	.combout(\Ula|Add0~33_combout ),
	.cout(\Ula|Add0~34 ));
// synopsys translate_off
defparam \Ula|Add0~33 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneive_lcell_comb \Ula|Add0~35 (
// Equation(s):
// \Ula|Add0~35_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~33_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~35 .lut_mask = 16'hF000;
defparam \Ula|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \RegFile|regs[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][13] .is_wysiwyg = "true";
defparam \RegFile|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
cycloneive_lcell_comb \Ula|Add0~36 (
// Equation(s):
// \Ula|Add0~36_combout  = (\RegFile|regs[9][13]~q  & (\Ula|Add0~34  $ (GND))) # (!\RegFile|regs[9][13]~q  & (!\Ula|Add0~34  & VCC))
// \Ula|Add0~37  = CARRY((\RegFile|regs[9][13]~q  & !\Ula|Add0~34 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~34 ),
	.combout(\Ula|Add0~36_combout ),
	.cout(\Ula|Add0~37 ));
// synopsys translate_off
defparam \Ula|Add0~36 .lut_mask = 16'hC30C;
defparam \Ula|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneive_lcell_comb \Ula|Add0~38 (
// Equation(s):
// \Ula|Add0~38_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~36_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~38 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \RegFile|regs[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][14] .is_wysiwyg = "true";
defparam \RegFile|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneive_lcell_comb \Ula|Add0~39 (
// Equation(s):
// \Ula|Add0~39_combout  = (\RegFile|regs[9][14]~q  & (!\Ula|Add0~37 )) # (!\RegFile|regs[9][14]~q  & ((\Ula|Add0~37 ) # (GND)))
// \Ula|Add0~40  = CARRY((!\Ula|Add0~37 ) # (!\RegFile|regs[9][14]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~37 ),
	.combout(\Ula|Add0~39_combout ),
	.cout(\Ula|Add0~40 ));
// synopsys translate_off
defparam \Ula|Add0~39 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneive_lcell_comb \Ula|Add0~41 (
// Equation(s):
// \Ula|Add0~41_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~39_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~41 .lut_mask = 16'hF000;
defparam \Ula|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \RegFile|regs[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][15] .is_wysiwyg = "true";
defparam \RegFile|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
cycloneive_lcell_comb \Ula|Add0~42 (
// Equation(s):
// \Ula|Add0~42_combout  = (\RegFile|regs[9][15]~q  & (\Ula|Add0~40  $ (GND))) # (!\RegFile|regs[9][15]~q  & (!\Ula|Add0~40  & VCC))
// \Ula|Add0~43  = CARRY((\RegFile|regs[9][15]~q  & !\Ula|Add0~40 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~40 ),
	.combout(\Ula|Add0~42_combout ),
	.cout(\Ula|Add0~43 ));
// synopsys translate_off
defparam \Ula|Add0~42 .lut_mask = 16'hC30C;
defparam \Ula|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneive_lcell_comb \Ula|Add0~44 (
// Equation(s):
// \Ula|Add0~44_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~42_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~44 .lut_mask = 16'hF000;
defparam \Ula|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneive_lcell_comb \RegFile|regs[9][16]~feeder (
// Equation(s):
// \RegFile|regs[9][16]~feeder_combout  = \Ula|Add0~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~47_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][16]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \RegFile|regs[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][16] .is_wysiwyg = "true";
defparam \RegFile|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N0
cycloneive_lcell_comb \Ula|Add0~45 (
// Equation(s):
// \Ula|Add0~45_combout  = (\RegFile|regs[9][16]~q  & (!\Ula|Add0~43 )) # (!\RegFile|regs[9][16]~q  & ((\Ula|Add0~43 ) # (GND)))
// \Ula|Add0~46  = CARRY((!\Ula|Add0~43 ) # (!\RegFile|regs[9][16]~q ))

	.dataa(\RegFile|regs[9][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~43 ),
	.combout(\Ula|Add0~45_combout ),
	.cout(\Ula|Add0~46 ));
// synopsys translate_off
defparam \Ula|Add0~45 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
cycloneive_lcell_comb \Ula|Add0~47 (
// Equation(s):
// \Ula|Add0~47_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~45_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~47 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneive_lcell_comb \RegFile|regs[9][17]~feeder (
// Equation(s):
// \RegFile|regs[9][17]~feeder_combout  = \Ula|Add0~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~50_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][17]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \RegFile|regs[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][17] .is_wysiwyg = "true";
defparam \RegFile|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneive_lcell_comb \Ula|Add0~48 (
// Equation(s):
// \Ula|Add0~48_combout  = (\RegFile|regs[9][17]~q  & (\Ula|Add0~46  $ (GND))) # (!\RegFile|regs[9][17]~q  & (!\Ula|Add0~46  & VCC))
// \Ula|Add0~49  = CARRY((\RegFile|regs[9][17]~q  & !\Ula|Add0~46 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~46 ),
	.combout(\Ula|Add0~48_combout ),
	.cout(\Ula|Add0~49 ));
// synopsys translate_off
defparam \Ula|Add0~48 .lut_mask = 16'hC30C;
defparam \Ula|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
cycloneive_lcell_comb \Ula|Add0~50 (
// Equation(s):
// \Ula|Add0~50_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~48_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~50 .lut_mask = 16'hF000;
defparam \Ula|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneive_lcell_comb \RegFile|regs[9][18]~feeder (
// Equation(s):
// \RegFile|regs[9][18]~feeder_combout  = \Ula|Add0~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~53_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][18]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N25
dffeas \RegFile|regs[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][18] .is_wysiwyg = "true";
defparam \RegFile|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneive_lcell_comb \Ula|Add0~51 (
// Equation(s):
// \Ula|Add0~51_combout  = (\RegFile|regs[9][18]~q  & (!\Ula|Add0~49 )) # (!\RegFile|regs[9][18]~q  & ((\Ula|Add0~49 ) # (GND)))
// \Ula|Add0~52  = CARRY((!\Ula|Add0~49 ) # (!\RegFile|regs[9][18]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~49 ),
	.combout(\Ula|Add0~51_combout ),
	.cout(\Ula|Add0~52 ));
// synopsys translate_off
defparam \Ula|Add0~51 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
cycloneive_lcell_comb \Ula|Add0~53 (
// Equation(s):
// \Ula|Add0~53_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~51_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~53 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneive_lcell_comb \RegFile|regs[9][19]~feeder (
// Equation(s):
// \RegFile|regs[9][19]~feeder_combout  = \Ula|Add0~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ula|Add0~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|regs[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][19]~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|regs[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \RegFile|regs[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][19] .is_wysiwyg = "true";
defparam \RegFile|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneive_lcell_comb \Ula|Add0~54 (
// Equation(s):
// \Ula|Add0~54_combout  = (\RegFile|regs[9][19]~q  & (\Ula|Add0~52  $ (GND))) # (!\RegFile|regs[9][19]~q  & (!\Ula|Add0~52  & VCC))
// \Ula|Add0~55  = CARRY((\RegFile|regs[9][19]~q  & !\Ula|Add0~52 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~52 ),
	.combout(\Ula|Add0~54_combout ),
	.cout(\Ula|Add0~55 ));
// synopsys translate_off
defparam \Ula|Add0~54 .lut_mask = 16'hC30C;
defparam \Ula|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
cycloneive_lcell_comb \Ula|Add0~56 (
// Equation(s):
// \Ula|Add0~56_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~54_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~56 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneive_lcell_comb \RegFile|regs[9][20]~feeder (
// Equation(s):
// \RegFile|regs[9][20]~feeder_combout  = \Ula|Add0~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~59_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][20]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N9
dffeas \RegFile|regs[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][20] .is_wysiwyg = "true";
defparam \RegFile|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneive_lcell_comb \Ula|Add0~57 (
// Equation(s):
// \Ula|Add0~57_combout  = (\RegFile|regs[9][20]~q  & (!\Ula|Add0~55 )) # (!\RegFile|regs[9][20]~q  & ((\Ula|Add0~55 ) # (GND)))
// \Ula|Add0~58  = CARRY((!\Ula|Add0~55 ) # (!\RegFile|regs[9][20]~q ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~55 ),
	.combout(\Ula|Add0~57_combout ),
	.cout(\Ula|Add0~58 ));
// synopsys translate_off
defparam \Ula|Add0~57 .lut_mask = 16'h3C3F;
defparam \Ula|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneive_lcell_comb \Ula|Add0~59 (
// Equation(s):
// \Ula|Add0~59_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~57_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~59 .lut_mask = 16'hF000;
defparam \Ula|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N12
cycloneive_lcell_comb \RegFile|regs[9][21]~feeder (
// Equation(s):
// \RegFile|regs[9][21]~feeder_combout  = \Ula|Add0~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~62_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][21]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N13
dffeas \RegFile|regs[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][21] .is_wysiwyg = "true";
defparam \RegFile|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneive_lcell_comb \Ula|Add0~60 (
// Equation(s):
// \Ula|Add0~60_combout  = (\RegFile|regs[9][21]~q  & (\Ula|Add0~58  $ (GND))) # (!\RegFile|regs[9][21]~q  & (!\Ula|Add0~58  & VCC))
// \Ula|Add0~61  = CARRY((\RegFile|regs[9][21]~q  & !\Ula|Add0~58 ))

	.dataa(\RegFile|regs[9][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~58 ),
	.combout(\Ula|Add0~60_combout ),
	.cout(\Ula|Add0~61 ));
// synopsys translate_off
defparam \Ula|Add0~60 .lut_mask = 16'hA50A;
defparam \Ula|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
cycloneive_lcell_comb \Ula|Add0~62 (
// Equation(s):
// \Ula|Add0~62_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~60_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~62 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
cycloneive_lcell_comb \RegFile|regs[9][22]~feeder (
// Equation(s):
// \RegFile|regs[9][22]~feeder_combout  = \Ula|Add0~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ula|Add0~65_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[9][22]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas \RegFile|regs[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RegFile|regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][22] .is_wysiwyg = "true";
defparam \RegFile|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneive_lcell_comb \Ula|Add0~63 (
// Equation(s):
// \Ula|Add0~63_combout  = (\RegFile|regs[9][22]~q  & (!\Ula|Add0~61 )) # (!\RegFile|regs[9][22]~q  & ((\Ula|Add0~61 ) # (GND)))
// \Ula|Add0~64  = CARRY((!\Ula|Add0~61 ) # (!\RegFile|regs[9][22]~q ))

	.dataa(\RegFile|regs[9][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~61 ),
	.combout(\Ula|Add0~63_combout ),
	.cout(\Ula|Add0~64 ));
// synopsys translate_off
defparam \Ula|Add0~63 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
cycloneive_lcell_comb \Ula|Add0~65 (
// Equation(s):
// \Ula|Add0~65_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~63_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~65 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \RegFile|regs[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][23] .is_wysiwyg = "true";
defparam \RegFile|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneive_lcell_comb \Ula|Add0~66 (
// Equation(s):
// \Ula|Add0~66_combout  = (\RegFile|regs[9][23]~q  & (\Ula|Add0~64  $ (GND))) # (!\RegFile|regs[9][23]~q  & (!\Ula|Add0~64  & VCC))
// \Ula|Add0~67  = CARRY((\RegFile|regs[9][23]~q  & !\Ula|Add0~64 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~64 ),
	.combout(\Ula|Add0~66_combout ),
	.cout(\Ula|Add0~67 ));
// synopsys translate_off
defparam \Ula|Add0~66 .lut_mask = 16'hC30C;
defparam \Ula|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \Ula|Add0~68 (
// Equation(s):
// \Ula|Add0~68_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~66_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~68 .lut_mask = 16'hF000;
defparam \Ula|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N27
dffeas \RegFile|regs[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][24] .is_wysiwyg = "true";
defparam \RegFile|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneive_lcell_comb \Ula|Add0~69 (
// Equation(s):
// \Ula|Add0~69_combout  = (\RegFile|regs[9][24]~q  & (!\Ula|Add0~67 )) # (!\RegFile|regs[9][24]~q  & ((\Ula|Add0~67 ) # (GND)))
// \Ula|Add0~70  = CARRY((!\Ula|Add0~67 ) # (!\RegFile|regs[9][24]~q ))

	.dataa(\RegFile|regs[9][24]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~67 ),
	.combout(\Ula|Add0~69_combout ),
	.cout(\Ula|Add0~70 ));
// synopsys translate_off
defparam \Ula|Add0~69 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneive_lcell_comb \Ula|Add0~71 (
// Equation(s):
// \Ula|Add0~71_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~69_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~71 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \RegFile|regs[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][25] .is_wysiwyg = "true";
defparam \RegFile|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneive_lcell_comb \Ula|Add0~72 (
// Equation(s):
// \Ula|Add0~72_combout  = (\RegFile|regs[9][25]~q  & (\Ula|Add0~70  $ (GND))) # (!\RegFile|regs[9][25]~q  & (!\Ula|Add0~70  & VCC))
// \Ula|Add0~73  = CARRY((\RegFile|regs[9][25]~q  & !\Ula|Add0~70 ))

	.dataa(gnd),
	.datab(\RegFile|regs[9][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~70 ),
	.combout(\Ula|Add0~72_combout ),
	.cout(\Ula|Add0~73 ));
// synopsys translate_off
defparam \Ula|Add0~72 .lut_mask = 16'hC30C;
defparam \Ula|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneive_lcell_comb \Ula|Add0~74 (
// Equation(s):
// \Ula|Add0~74_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~72_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~74 .lut_mask = 16'hF000;
defparam \Ula|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N9
dffeas \RegFile|regs[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][26] .is_wysiwyg = "true";
defparam \RegFile|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneive_lcell_comb \Ula|Add0~75 (
// Equation(s):
// \Ula|Add0~75_combout  = (\RegFile|regs[9][26]~q  & (!\Ula|Add0~73 )) # (!\RegFile|regs[9][26]~q  & ((\Ula|Add0~73 ) # (GND)))
// \Ula|Add0~76  = CARRY((!\Ula|Add0~73 ) # (!\RegFile|regs[9][26]~q ))

	.dataa(\RegFile|regs[9][26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~73 ),
	.combout(\Ula|Add0~75_combout ),
	.cout(\Ula|Add0~76 ));
// synopsys translate_off
defparam \Ula|Add0~75 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N8
cycloneive_lcell_comb \Ula|Add0~77 (
// Equation(s):
// \Ula|Add0~77_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~75_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~77 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \RegFile|regs[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~80_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][27] .is_wysiwyg = "true";
defparam \RegFile|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneive_lcell_comb \Ula|Add0~78 (
// Equation(s):
// \Ula|Add0~78_combout  = (\RegFile|regs[9][27]~q  & (\Ula|Add0~76  $ (GND))) # (!\RegFile|regs[9][27]~q  & (!\Ula|Add0~76  & VCC))
// \Ula|Add0~79  = CARRY((\RegFile|regs[9][27]~q  & !\Ula|Add0~76 ))

	.dataa(\RegFile|regs[9][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~76 ),
	.combout(\Ula|Add0~78_combout ),
	.cout(\Ula|Add0~79 ));
// synopsys translate_off
defparam \Ula|Add0~78 .lut_mask = 16'hA50A;
defparam \Ula|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneive_lcell_comb \Ula|Add0~80 (
// Equation(s):
// \Ula|Add0~80_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~78_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~78_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~80 .lut_mask = 16'hF000;
defparam \Ula|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \RegFile|regs[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][28] .is_wysiwyg = "true";
defparam \RegFile|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneive_lcell_comb \Ula|Add0~81 (
// Equation(s):
// \Ula|Add0~81_combout  = (\RegFile|regs[9][28]~q  & (!\Ula|Add0~79 )) # (!\RegFile|regs[9][28]~q  & ((\Ula|Add0~79 ) # (GND)))
// \Ula|Add0~82  = CARRY((!\Ula|Add0~79 ) # (!\RegFile|regs[9][28]~q ))

	.dataa(\RegFile|regs[9][28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~79 ),
	.combout(\Ula|Add0~81_combout ),
	.cout(\Ula|Add0~82 ));
// synopsys translate_off
defparam \Ula|Add0~81 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
cycloneive_lcell_comb \Ula|Add0~83 (
// Equation(s):
// \Ula|Add0~83_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~81_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~81_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~83 .lut_mask = 16'hF000;
defparam \Ula|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N31
dffeas \RegFile|regs[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][29] .is_wysiwyg = "true";
defparam \RegFile|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneive_lcell_comb \Ula|Add0~84 (
// Equation(s):
// \Ula|Add0~84_combout  = (\RegFile|regs[9][29]~q  & (\Ula|Add0~82  $ (GND))) # (!\RegFile|regs[9][29]~q  & (!\Ula|Add0~82  & VCC))
// \Ula|Add0~85  = CARRY((\RegFile|regs[9][29]~q  & !\Ula|Add0~82 ))

	.dataa(\RegFile|regs[9][29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~82 ),
	.combout(\Ula|Add0~84_combout ),
	.cout(\Ula|Add0~85 ));
// synopsys translate_off
defparam \Ula|Add0~84 .lut_mask = 16'hA50A;
defparam \Ula|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
cycloneive_lcell_comb \Ula|Add0~86 (
// Equation(s):
// \Ula|Add0~86_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~84_combout )

	.dataa(\IMem|instructions~2_combout ),
	.datab(gnd),
	.datac(\Ula|Add0~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ula|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~86 .lut_mask = 16'hA0A0;
defparam \Ula|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N21
dffeas \RegFile|regs[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~89_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][30] .is_wysiwyg = "true";
defparam \RegFile|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneive_lcell_comb \Ula|Add0~87 (
// Equation(s):
// \Ula|Add0~87_combout  = (\RegFile|regs[9][30]~q  & (!\Ula|Add0~85 )) # (!\RegFile|regs[9][30]~q  & ((\Ula|Add0~85 ) # (GND)))
// \Ula|Add0~88  = CARRY((!\Ula|Add0~85 ) # (!\RegFile|regs[9][30]~q ))

	.dataa(\RegFile|regs[9][30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Ula|Add0~85 ),
	.combout(\Ula|Add0~87_combout ),
	.cout(\Ula|Add0~88 ));
// synopsys translate_off
defparam \Ula|Add0~87 .lut_mask = 16'h5A5F;
defparam \Ula|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneive_lcell_comb \Ula|Add0~89 (
// Equation(s):
// \Ula|Add0~89_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~87_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~87_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~89 .lut_mask = 16'hF000;
defparam \Ula|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \RegFile|regs[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Ula|Add0~92_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IMem|instructions~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][31] .is_wysiwyg = "true";
defparam \RegFile|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneive_lcell_comb \Ula|Add0~90 (
// Equation(s):
// \Ula|Add0~90_combout  = \Ula|Add0~88  $ (!\RegFile|regs[9][31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|regs[9][31]~q ),
	.cin(\Ula|Add0~88 ),
	.combout(\Ula|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~90 .lut_mask = 16'hF00F;
defparam \Ula|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
cycloneive_lcell_comb \Ula|Add0~92 (
// Equation(s):
// \Ula|Add0~92_combout  = (\IMem|instructions~2_combout  & \Ula|Add0~90_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMem|instructions~2_combout ),
	.datad(\Ula|Add0~90_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~92 .lut_mask = 16'hF000;
defparam \Ula|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign MemData[0] = \MemData[0]~output_o ;

assign MemData[1] = \MemData[1]~output_o ;

assign MemData[2] = \MemData[2]~output_o ;

assign MemData[3] = \MemData[3]~output_o ;

assign MemData[4] = \MemData[4]~output_o ;

assign MemData[5] = \MemData[5]~output_o ;

assign MemData[6] = \MemData[6]~output_o ;

assign MemData[7] = \MemData[7]~output_o ;

assign MemData[8] = \MemData[8]~output_o ;

assign MemData[9] = \MemData[9]~output_o ;

assign MemData[10] = \MemData[10]~output_o ;

assign MemData[11] = \MemData[11]~output_o ;

assign MemData[12] = \MemData[12]~output_o ;

assign MemData[13] = \MemData[13]~output_o ;

assign MemData[14] = \MemData[14]~output_o ;

assign MemData[15] = \MemData[15]~output_o ;

assign MemData[16] = \MemData[16]~output_o ;

assign MemData[17] = \MemData[17]~output_o ;

assign MemData[18] = \MemData[18]~output_o ;

assign MemData[19] = \MemData[19]~output_o ;

assign MemData[20] = \MemData[20]~output_o ;

assign MemData[21] = \MemData[21]~output_o ;

assign MemData[22] = \MemData[22]~output_o ;

assign MemData[23] = \MemData[23]~output_o ;

assign MemData[24] = \MemData[24]~output_o ;

assign MemData[25] = \MemData[25]~output_o ;

assign MemData[26] = \MemData[26]~output_o ;

assign MemData[27] = \MemData[27]~output_o ;

assign MemData[28] = \MemData[28]~output_o ;

assign MemData[29] = \MemData[29]~output_o ;

assign MemData[30] = \MemData[30]~output_o ;

assign MemData[31] = \MemData[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
