/**
 * INTEL CONFIDENTIAL
 * Copyright 2014 Intel Corporation. All Rights Reserved.
 *
 * THIS FILE IS AUTOMATICALLY GENERATED - DO NOT MODIFY.
 */

#ifndef __FM_HLP_API_REGS_INT_H
#define __FM_HLP_API_REGS_INT_H

typedef enum
{
    HLP_RESET_DOMAIN_CHIP = 0,

    HLP_RESET_DOMAIN_DEVICE = 1,

    HLP_RESET_DOMAIN_MASTER = 2,

    HLP_RESET_DOMAIN_COLD = 3,

    HLP_RESET_DOMAIN_PCIE_WARM = 4,

    HLP_RESET_DOMAIN_PCIE_HOT = 5,

    HLP_RESET_DOMAIN_PCIE_DATAPATH = 7,

    HLP_RESET_DOMAIN_EPL = 8,

    HLP_RESET_DOMAIN_SWITCH = 9,

    HLP_RESET_DOMAIN_COLD_MEM = 12,

    HLP_RESET_DOMAIN_PCIE_HOT_MEM = 14,

    HLP_RESET_DOMAIN_PCIE_DATAPATH_MEM = 15,

    HLP_RESET_DOMAIN_SWITCH_MEM = 17,

    HLP_RESET_DOMAIN_MAX

} hlp_resetDomain;


// Auto generated reg params begin
/************* REGISTER VERSION **************/
/* Used only by SW, not part of the register specs */
#define HLP_REG_VERSION                                              0x1109
#define HLP_REG_TAG                                                 0x12614


/******** IMN_BASE *******/
#define HLP_IMN_BASE                                            (0x0000000)
#define HLP_IMN_SIZE                                            (0x0040000)

#define HLP_SOFT_RESET_WIDTH                                    2
#define HLP_SOFT_RESET(word)                                    (((word)*4) + (0x0000000) + (HLP_IMN_BASE))

#define HLP_SOFT_RESET_b_MASK_MACSIA_MEM_INIT_DONE              13
#define HLP_SOFT_RESET_b_MASK_SWITCH_MEM_INIT_DONE              12
#define HLP_SOFT_RESET_b_MASK_MACSIA_INIT_DONE                  11
#define HLP_SOFT_RESET_b_MASK_SWITCH_INIT_DONE                  10
#define HLP_SOFT_RESET_b_FORCE_FUSE_PHASE_DONE                  9
#define HLP_SOFT_RESET_b_REQ_MACSIA_LL_OFF                      8
#define HLP_SOFT_RESET_b_REQ_SWITCH_LL_OFF                      7
#define HLP_SOFT_RESET_b_MASK_PORTS_RST                         6
#define HLP_SOFT_RESET_b_MASK_SWITCH_RST                        5
#define HLP_SOFT_RESET_b_REQ_PG_POWERGOOD_RST                   4
#define HLP_SOFT_RESET_b_REQ_MAC_MEM_RST                        3
#define HLP_SOFT_RESET_b_REQ_MAC_RST                            2
#define HLP_SOFT_RESET_b_REQ_SWITCH_MEM_RST                     1
#define HLP_SOFT_RESET_b_REQ_SWITCH_RST                         0

#define HLP_DEVICE_STATUS_WIDTH                                 2
#define HLP_DEVICE_STATUS(word)                                 (((word)*4) + (0x0000008) + (HLP_IMN_BASE))

#define HLP_DEVICE_STATUS_l_BOOT_STAGE                          13
#define HLP_DEVICE_STATUS_h_BOOT_STAGE                          14
#define HLP_DEVICE_STATUS_b_LOAD_DONE                           12
#define HLP_DEVICE_STATUS_b_REPAIR_DONE                         11
#define HLP_DEVICE_STATUS_b_IP_READY                            10
#define HLP_DEVICE_STATUS_b_GLOBAL_RST_DONE                     9
#define HLP_DEVICE_STATUS_b_MACSIA_MEM_DONE                     8
#define HLP_DEVICE_STATUS_b_SWITCH_MEM_DONE                     7
#define HLP_DEVICE_STATUS_b_MACSIA_INIT_DONE                    6
#define HLP_DEVICE_STATUS_b_SWITCH_INIT_DONE                    5
#define HLP_DEVICE_STATUS_b_MAC_LL_REQ                          4
#define HLP_DEVICE_STATUS_b_MAC_LL_ACK                          3
#define HLP_DEVICE_STATUS_b_SWITCH_LL_REQ                       2
#define HLP_DEVICE_STATUS_b_SWITCH_LL_ACK                       1
#define HLP_DEVICE_STATUS_b_HLP_READY                           0

#define HLP_CG_ENABLE_WIDTH                                     2
#define HLP_CG_ENABLE(word)                                     (((word)*4) + (0x0000018) + (HLP_IMN_BASE))

#define HLP_CG_ENABLE_l_CG_MSEC2                                8
#define HLP_CG_ENABLE_h_CG_MSEC2                                15
#define HLP_CG_ENABLE_l_CG_PORT4                                0
#define HLP_CG_ENABLE_h_CG_PORT4                                7

#define HLP_PORTS_IP_WIDTH                                      2
#define HLP_PORTS_IP(word)                                      (((word)*4) + (0x0000020) + (HLP_IMN_BASE))

#define HLP_PORTS_IP_l_MAC                                      32
#define HLP_PORTS_IP_h_MAC                                      63
#define HLP_PORTS_IP_l_MAC4_ECC                                 24
#define HLP_PORTS_IP_h_MAC4_ECC                                 31
#define HLP_PORTS_IP_l_MSEC                                     16
#define HLP_PORTS_IP_h_MSEC                                     23
#define HLP_PORTS_IP_l_MSEC_ECC                                 8
#define HLP_PORTS_IP_h_MSEC_ECC                                 15
#define HLP_PORTS_IP_l_SIA                                      0
#define HLP_PORTS_IP_h_SIA                                      7

#define HLP_GLOBAL_INTERRUPT_WIDTH                              2
#define HLP_GLOBAL_INTERRUPT(word)                              (((word)*4) + (0x0000028) + (HLP_IMN_BASE))

#define HLP_GLOBAL_INTERRUPT_b_INTERRUPT_PENDING                63
#define HLP_GLOBAL_INTERRUPT_b_COMPLETION_PENDING               62
#define HLP_GLOBAL_INTERRUPT_b_SOFTWARE                         61
#define HLP_GLOBAL_INTERRUPT_l_RESERVED                         43
#define HLP_GLOBAL_INTERRUPT_h_RESERVED                         60
#define HLP_GLOBAL_INTERRUPT_b_IMN_LSM                          42
#define HLP_GLOBAL_INTERRUPT_b_PORTS                            41
#define HLP_GLOBAL_INTERRUPT_b_MODIFY                           40
#define HLP_GLOBAL_INTERRUPT_b_PACKET_MEMORY                    39
#define HLP_GLOBAL_INTERRUPT_b_IPP_TAIL                         38
#define HLP_GLOBAL_INTERRUPT_b_L2_LOOKUP                        37
#define HLP_GLOBAL_INTERRUPT_b_FWD                              36
#define HLP_GLOBAL_INTERRUPT_b_FFU                              35
#define HLP_GLOBAL_INTERRUPT_b_PARSER                           34
#define HLP_GLOBAL_INTERRUPT_b_IARB                             33
#define HLP_GLOBAL_INTERRUPT_b_SCHEDULER                        32
#define HLP_GLOBAL_INTERRUPT_l_CONGESTION                       0
#define HLP_GLOBAL_INTERRUPT_h_CONGESTION                       31

#define HLP_LINK_EVENT_WIDTH                                    2
#define HLP_LINK_EVENT(word)                                    (((word)*4) + (0x0000030) + (HLP_IMN_BASE))

#define HLP_LINK_EVENT_l_LINK_CHANGE                            32
#define HLP_LINK_EVENT_h_LINK_CHANGE                            63
#define HLP_LINK_EVENT_l_LINK_UP                                0
#define HLP_LINK_EVENT_h_LINK_UP                                31

#define HLP_LINK_EVENT_CP_WIDTH                                 2
#define HLP_LINK_EVENT_CP(word)                                 (((word)*4) + (0x0000038) + (HLP_IMN_BASE))

#define HLP_LINK_EVENT_CP_b_COMPLETION_PENDING                  0

#define HLP_LINK_ACTIVITY_WIDTH                                 2
#define HLP_LINK_ACTIVITY(word)                                 (((word)*4) + (0x0000040) + (HLP_IMN_BASE))

#define HLP_LINK_ACTIVITY_l_PORT                                0
#define HLP_LINK_ACTIVITY_h_PORT                                31

#define HLP_PACKET_TIME_OUT_WIDTH                               2
#define HLP_PACKET_TIME_OUT(word)                               (((word)*4) + (0x0000048) + (HLP_IMN_BASE))

#define HLP_PACKET_TIME_OUT_l_CNT                               24
#define HLP_PACKET_TIME_OUT_h_CNT                               26
#define HLP_PACKET_TIME_OUT_l_TIMEOUT_MULT                      0
#define HLP_PACKET_TIME_OUT_h_TIMEOUT_MULT                      23

#define HLP_FUSE_CTRLR_STATUS_WIDTH                             2
#define HLP_FUSE_CTRLR_STATUS(word)                             (((word)*4) + (0x0000070) + (HLP_IMN_BASE))

#define HLP_FUSE_CTRLR_STATUS_l_ERROR_CODE                      2
#define HLP_FUSE_CTRLR_STATUS_h_ERROR_CODE                      9
#define HLP_FUSE_CTRLR_STATUS_b_ERROR_STATUS                    1
#define HLP_FUSE_CTRLR_STATUS_b_IP_READY                        0

#define HLP_FUSE_DATA_WIDTH                                     2
#define HLP_FUSE_DATA_ENTRIES                                   4
#define HLP_FUSE_DATA(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_IMN_BASE))

#define HLP_FUSE_DATA_l_DATA                                    0
#define HLP_FUSE_DATA_h_DATA                                    63

#define HLP_FUSE_CTRL_WIDTH                                     2
#define HLP_FUSE_CTRL(word)                                     (((word)*4) + (0x00000A0) + (HLP_IMN_BASE))

#define HLP_FUSE_CTRL_b_LOAD_DONE                               2
#define HLP_FUSE_CTRL_b_ERROR                                   1
#define HLP_FUSE_CTRL_b_BUSY                                    0

#define HLP_SECURITY_CTL_WIDTH                                  2
#define HLP_SECURITY_CTL(word)                                  (((word)*4) + (0x00000B0) + (HLP_IMN_BASE))

#define HLP_SECURITY_CTL_l_N_ACTIVE_PG                          0
#define HLP_SECURITY_CTL_h_N_ACTIVE_PG                          3

#define HLP_SECURITY_RAC_0_WIDTH                                2
#define HLP_SECURITY_RAC_0(word)                                (((word)*4) + (0x00000B8) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_0_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_0_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_1_WIDTH                                2
#define HLP_SECURITY_RAC_1(word)                                (((word)*4) + (0x00000C0) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_1_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_1_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_2_WIDTH                                2
#define HLP_SECURITY_RAC_2(word)                                (((word)*4) + (0x00000C8) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_2_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_2_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_3_WIDTH                                2
#define HLP_SECURITY_RAC_3(word)                                (((word)*4) + (0x00000D0) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_3_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_3_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_4_WIDTH                                2
#define HLP_SECURITY_RAC_4(word)                                (((word)*4) + (0x00000D8) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_4_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_4_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_5_WIDTH                                2
#define HLP_SECURITY_RAC_5(word)                                (((word)*4) + (0x00000E0) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_5_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_5_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_6_WIDTH                                2
#define HLP_SECURITY_RAC_6(word)                                (((word)*4) + (0x00000E8) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_6_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_6_h_RAC_PER_SAI                        63

#define HLP_SECURITY_RAC_7_WIDTH                                2
#define HLP_SECURITY_RAC_7(word)                                (((word)*4) + (0x00000F0) + (HLP_IMN_BASE))

#define HLP_SECURITY_RAC_7_l_RAC_PER_SAI                        0
#define HLP_SECURITY_RAC_7_h_RAC_PER_SAI                        63

#define HLP_SECURITY_WAC_0_WIDTH                                2
#define HLP_SECURITY_WAC_0(word)                                (((word)*4) + (0x00000F8) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_0_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_0_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_1_WIDTH                                2
#define HLP_SECURITY_WAC_1(word)                                (((word)*4) + (0x0000100) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_1_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_1_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_2_WIDTH                                2
#define HLP_SECURITY_WAC_2(word)                                (((word)*4) + (0x0000108) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_2_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_2_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_3_WIDTH                                2
#define HLP_SECURITY_WAC_3(word)                                (((word)*4) + (0x0000110) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_3_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_3_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_4_WIDTH                                2
#define HLP_SECURITY_WAC_4(word)                                (((word)*4) + (0x0000118) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_4_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_4_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_5_WIDTH                                2
#define HLP_SECURITY_WAC_5(word)                                (((word)*4) + (0x0000120) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_5_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_5_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_6_WIDTH                                2
#define HLP_SECURITY_WAC_6(word)                                (((word)*4) + (0x0000128) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_6_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_6_h_WAC_PER_SAI                        63

#define HLP_SECURITY_WAC_7_WIDTH                                2
#define HLP_SECURITY_WAC_7(word)                                (((word)*4) + (0x0000130) + (HLP_IMN_BASE))

#define HLP_SECURITY_WAC_7_l_WAC_PER_SAI                        0
#define HLP_SECURITY_WAC_7_h_WAC_PER_SAI                        63

#define HLP_SECURITY_CP_0_WIDTH                                 2
#define HLP_SECURITY_CP_0(word)                                 (((word)*4) + (0x0000138) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_0_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_0_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_1_WIDTH                                 2
#define HLP_SECURITY_CP_1(word)                                 (((word)*4) + (0x0000140) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_1_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_1_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_2_WIDTH                                 2
#define HLP_SECURITY_CP_2(word)                                 (((word)*4) + (0x0000148) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_2_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_2_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_3_WIDTH                                 2
#define HLP_SECURITY_CP_3(word)                                 (((word)*4) + (0x0000150) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_3_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_3_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_4_WIDTH                                 2
#define HLP_SECURITY_CP_4(word)                                 (((word)*4) + (0x0000158) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_4_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_4_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_5_WIDTH                                 2
#define HLP_SECURITY_CP_5(word)                                 (((word)*4) + (0x0000160) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_5_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_5_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_6_WIDTH                                 2
#define HLP_SECURITY_CP_6(word)                                 (((word)*4) + (0x0000168) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_6_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_6_h_CP_PER_SAI                          63

#define HLP_SECURITY_CP_7_WIDTH                                 2
#define HLP_SECURITY_CP_7(word)                                 (((word)*4) + (0x0000170) + (HLP_IMN_BASE))

#define HLP_SECURITY_CP_7_l_CP_PER_SAI                          0
#define HLP_SECURITY_CP_7_h_CP_PER_SAI                          63

#define HLP_CLASSIFY_BSM_MASTER_SOURCE_SAI_WIDTH                2
#define HLP_CLASSIFY_BSM_MASTER_SOURCE_SAI(word)                (((word)*4) + (0x0000178) + (HLP_IMN_BASE))

#define HLP_CLASSIFY_BSM_MASTER_SOURCE_SAI_l_SAI                0
#define HLP_CLASSIFY_BSM_MASTER_SOURCE_SAI_h_SAI                5

#define HLP_CLASSIFY_BSM_MASTER_SAI_WIDTH                       2
#define HLP_CLASSIFY_BSM_MASTER_SAI_ENTRIES                     4
#define HLP_CLASSIFY_BSM_MASTER_SAI(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000180) + (HLP_IMN_BASE))

#define HLP_CLASSIFY_BSM_MASTER_SAI_l_SAI                       0
#define HLP_CLASSIFY_BSM_MASTER_SAI_h_SAI                       5

#define HLP_SOFT_IP_WIDTH                                       2
#define HLP_SOFT_IP(word)                                       (((word)*4) + (0x00001A0) + (HLP_IMN_BASE))

#define HLP_SOFT_IP_l_SOFT_IP                                   0
#define HLP_SOFT_IP_h_SOFT_IP                                   31

#define HLP_SOFT_IM_WIDTH                                       2
#define HLP_SOFT_IM(word)                                       (((word)*4) + (0x00001A8) + (HLP_IMN_BASE))

#define HLP_SOFT_IM_l_SOFT_IM                                   0
#define HLP_SOFT_IM_h_SOFT_IM                                   31

#define HLP_SECURITY_PG_REMAP_WIDTH                             2
#define HLP_SECURITY_PG_REMAP_ENTRIES                           64
#define HLP_SECURITY_PG_REMAP(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_IMN_BASE))

#define HLP_SECURITY_PG_REMAP_l_ADDRESS                         36
#define HLP_SECURITY_PG_REMAP_h_ADDRESS                         63
#define HLP_SECURITY_PG_REMAP_l_MASK                            8
#define HLP_SECURITY_PG_REMAP_h_MASK                            35
#define HLP_SECURITY_PG_REMAP_l_POLICY_GROUP                    5
#define HLP_SECURITY_PG_REMAP_h_POLICY_GROUP                    7
#define HLP_SECURITY_PG_REMAP_b_ACTIVE                          4
#define HLP_SECURITY_PG_REMAP_l_RESERVED                        0
#define HLP_SECURITY_PG_REMAP_h_RESERVED                        3

#define HLP_CDC_FIFO_STATUS_TO_SWITCH_WIDTH                     2
#define HLP_CDC_FIFO_STATUS_TO_SWITCH(word)                     (((word)*4) + (0x0000400) + (HLP_IMN_BASE))

#define HLP_CDC_FIFO_STATUS_TO_SWITCH_l_MGMT_DEPTH              40
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_h_MGMT_DEPTH              63
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_FULL               39
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_AFULL              38
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_AEMPTY             37
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_EMPTY              36
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_RSVD               35
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_PARITY_ERROR       34
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_OVERFLOW           33
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_UNDERFLOW          32
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_l_INT_DEPTH               8
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_h_INT_DEPTH               31
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_FULL                7
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_AFULL               6
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_AEMPTY              5
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_EMPTY               4
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_RSVD                3
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_PARITY_ERROR        2
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_OVERFLOW            1
#define HLP_CDC_FIFO_STATUS_TO_SWITCH_b_INT_UNDERFLOW           0

#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_WIDTH                   2
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH(word)                   (((word)*4) + (0x0000408) + (HLP_IMN_BASE))

#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_l_MGMT_DEPTH            40
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_h_MGMT_DEPTH            63
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_FULL             39
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_AFULL            38
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_AEMPTY           37
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_EMPTY            36
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_RSVD             35
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_PARITY_ERROR     34
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_OVERFLOW         33
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_UNDERFLOW        32
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_l_INT_DEPTH             8
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_h_INT_DEPTH             31
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_FULL              7
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_AFULL             6
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_AEMPTY            5
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_EMPTY             4
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_RSVD              3
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_PARITY_ERROR      2
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_OVERFLOW          1
#define HLP_CDC_FIFO_STATUS_FROM_SWITCH_b_INT_UNDERFLOW         0

#define HLP_VITAL_PRODUCT_DATA_WIDTH                            2
#define HLP_VITAL_PRODUCT_DATA(word)                            (((word)*4) + (0x0000410) + (HLP_IMN_BASE))

#define HLP_VITAL_PRODUCT_DATA_l_DATA                           0
#define HLP_VITAL_PRODUCT_DATA_h_DATA                           31

#define HLP_CHIP_VERSION_WIDTH                                  2
#define HLP_CHIP_VERSION(word)                                  (((word)*4) + (0x0000418) + (HLP_IMN_BASE))

#define HLP_CHIP_VERSION_l_DATA                                 0
#define HLP_CHIP_VERSION_h_DATA                                 7

#define HLP_LSM_IP_WIDTH                                        2
#define HLP_LSM_IP(word)                                        (((word)*4) + (0x0000440) + (HLP_IMN_BASE))

#define HLP_LSM_IP_b_UNSUP_RX_CMPL_DEST_INT                     4
#define HLP_LSM_IP_b_UNSUP_RX_CMPL_SRC_INT                      3
#define HLP_LSM_IP_b_UNSUP_RX_CMPL_SAI_INT                      2
#define HLP_LSM_IP_b_UNSUP_POSTED_SAI_INT                       1
#define HLP_LSM_IP_b_SHELL_CTRL_ECC_INT                         0

#define HLP_LSM_IM_WIDTH                                        2
#define HLP_LSM_IM(word)                                        (((word)*4) + (0x0000448) + (HLP_IMN_BASE))

#define HLP_LSM_IM_b_UNSUP_RX_CMPL_DEST_MASK                    4
#define HLP_LSM_IM_b_UNSUP_RX_CMPL_SRC_MASK                     3
#define HLP_LSM_IM_b_UNSUP_RX_CMPL_SAI_MASK                     2
#define HLP_LSM_IM_b_UNSUP_SAI_POSTED_INT_MASK                  1
#define HLP_LSM_IM_b_SHELL_CTRL_ECC_INT_MASK                    0

#define HLP_SOFT_CTRL_WIDTH                                     2
#define HLP_SOFT_CTRL(word)                                     (((word)*4) + (0x0000450) + (HLP_IMN_BASE))

#define HLP_SOFT_CTRL_b_SWITCH_READY                            0

#define HLP_LSM_CFG_WIDTH                                       2
#define HLP_LSM_CFG(word)                                       (((word)*4) + (0x0000458) + (HLP_IMN_BASE))

#define HLP_LSM_CFG_l_SW_TAS_TIMEOUT                            12
#define HLP_LSM_CFG_h_SW_TAS_TIMEOUT                            21
#define HLP_LSM_CFG_l_SW_TAS_TIMESCALE                          9
#define HLP_LSM_CFG_h_SW_TAS_TIMESCALE                          11
#define HLP_LSM_CFG_b_TIMER_ENABLE                              8
#define HLP_LSM_CFG_b_TICK_SPEEDUP                              7
#define HLP_LSM_CFG_l_TICK_BASE_VAL                             0
#define HLP_LSM_CFG_h_TICK_BASE_VAL                             6

#define HLP_ERROR_LOG_WIDTH                                     2
#define HLP_ERROR_LOG(word)                                     (((word)*4) + (0x0000460) + (HLP_IMN_BASE))

#define HLP_ERROR_LOG_b_ERROR                                   32
#define HLP_ERROR_LOG_l_OPCODE                                  24
#define HLP_ERROR_LOG_h_OPCODE                                  31
#define HLP_ERROR_LOG_l_DEST_PORT_ID                            16
#define HLP_ERROR_LOG_h_DEST_PORT_ID                            23
#define HLP_ERROR_LOG_l_SOURCE_PORT_ID                          8
#define HLP_ERROR_LOG_h_SOURCE_PORT_ID                          15
#define HLP_ERROR_LOG_l_SAI                                     0
#define HLP_ERROR_LOG_h_SAI                                     7

#define HLP_TRANSAC_CNT_WIDTH                                   2
#define HLP_TRANSAC_CNT(word)                                   (((word)*4) + (0x0000468) + (HLP_IMN_BASE))

#define HLP_TRANSAC_CNT_l_TRANSAC_CNT                           0
#define HLP_TRANSAC_CNT_h_TRANSAC_CNT                           31

#define HLP_READ_CNT_WIDTH                                      2
#define HLP_READ_CNT(word)                                      (((word)*4) + (0x0000490) + (HLP_IMN_BASE))

#define HLP_READ_CNT_l_READ_CNT                                 0
#define HLP_READ_CNT_h_READ_CNT                                 31

#define HLP_NP_WRITE_CNT_WIDTH                                  2
#define HLP_NP_WRITE_CNT(word)                                  (((word)*4) + (0x0000498) + (HLP_IMN_BASE))

#define HLP_NP_WRITE_CNT_l_NP_WRITE_CNT                         0
#define HLP_NP_WRITE_CNT_h_NP_WRITE_CNT                         31

#define HLP_P_WRITE_CNT_WIDTH                                   2
#define HLP_P_WRITE_CNT(word)                                   (((word)*4) + (0x00004A0) + (HLP_IMN_BASE))

#define HLP_P_WRITE_CNT_l_P_WRITE_CNT                           0
#define HLP_P_WRITE_CNT_h_P_WRITE_CNT                           31

#define HLP_WCR_CNT_WIDTH                                       2
#define HLP_WCR_CNT(word)                                       (((word)*4) + (0x00004A8) + (HLP_IMN_BASE))

#define HLP_WCR_CNT_l_WCR_CNT                                   0
#define HLP_WCR_CNT_h_WCR_CNT                                   31

#define HLP_MALFORMED_MSG_CNT_WIDTH                             2
#define HLP_MALFORMED_MSG_CNT(word)                             (((word)*4) + (0x00004B0) + (HLP_IMN_BASE))

#define HLP_MALFORMED_MSG_CNT_l_MALFORMED_MSG_CNT               0
#define HLP_MALFORMED_MSG_CNT_h_MALFORMED_MSG_CNT               31

#define HLP_UNSUP_OPC_CNT_WIDTH                                 2
#define HLP_UNSUP_OPC_CNT(word)                                 (((word)*4) + (0x00004B8) + (HLP_IMN_BASE))

#define HLP_UNSUP_OPC_CNT_l_UNSUP_OPC_CNT                       0
#define HLP_UNSUP_OPC_CNT_h_UNSUP_OPC_CNT                       31

#define HLP_UNAUTHOR_CNT_WIDTH                                  2
#define HLP_UNAUTHOR_CNT(word)                                  (((word)*4) + (0x00004C0) + (HLP_IMN_BASE))

#define HLP_UNAUTHOR_CNT_l_UNAUTHOR_CNT                         0
#define HLP_UNAUTHOR_CNT_h_UNAUTHOR_CNT                         31

#define HLP_UNSUP_SAI_CNT_POSTED_WIDTH                          2
#define HLP_UNSUP_SAI_CNT_POSTED(word)                          (((word)*4) + (0x00004C8) + (HLP_IMN_BASE))

#define HLP_UNSUP_SAI_CNT_POSTED_l_UNSUP_SAI_CNT_POSTED         0
#define HLP_UNSUP_SAI_CNT_POSTED_h_UNSUP_SAI_CNT_POSTED         31

#define HLP_READ_DATAERR_CNT_WIDTH                              2
#define HLP_READ_DATAERR_CNT(word)                              (((word)*4) + (0x00004D0) + (HLP_IMN_BASE))

#define HLP_READ_DATAERR_CNT_l_READ_DATAERR_CNT                 0
#define HLP_READ_DATAERR_CNT_h_READ_DATAERR_CNT                 31

#define HLP_UNSUP_CMPL_MSG_CNT_WIDTH                            2
#define HLP_UNSUP_CMPL_MSG_CNT(word)                            (((word)*4) + (0x00004D8) + (HLP_IMN_BASE))

#define HLP_UNSUP_CMPL_MSG_CNT_l_UNSUP_CMPL_MSG_CNT             0
#define HLP_UNSUP_CMPL_MSG_CNT_h_UNSUP_CMPL_MSG_CNT             31

#define HLP_SW_TEST_AND_SET_WIDTH                               2
#define HLP_SW_TEST_AND_SET(word)                               (((word)*4) + (0x00004E0) + (HLP_IMN_BASE))

#define HLP_SW_TEST_AND_SET_l_MASK                              16
#define HLP_SW_TEST_AND_SET_h_MASK                              31
#define HLP_SW_TEST_AND_SET_l_DATA                              0
#define HLP_SW_TEST_AND_SET_h_DATA                              15

#define HLP_BSM_ARGS_WIDTH                                      2
#define HLP_BSM_ARGS(word)                                      (((word)*4) + (0x0000600) + (HLP_IMN_BASE))

#define HLP_BSM_ARGS_l_DATA                                     0
#define HLP_BSM_ARGS_h_DATA                                     31

#define HLP_BSM_ACTIVE_WIDTH                                    2
#define HLP_BSM_ACTIVE(word)                                    (((word)*4) + (0x0000608) + (HLP_IMN_BASE))

#define HLP_BSM_ACTIVE_b_ACTIVE                                 0

#define HLP_BSM_ACTIVE_SAI_INDEX_WIDTH                          2
#define HLP_BSM_ACTIVE_SAI_INDEX(word)                          (((word)*4) + (0x0000610) + (HLP_IMN_BASE))

#define HLP_BSM_ACTIVE_SAI_INDEX_l_BSM_SAI_INDEX                0
#define HLP_BSM_ACTIVE_SAI_INDEX_h_BSM_SAI_INDEX                1

#define HLP_BSM_SUSPEND_WIDTH                                   2
#define HLP_BSM_SUSPEND(word)                                   (((word)*4) + (0x0000618) + (HLP_IMN_BASE))

#define HLP_BSM_SUSPEND_b_SUSPEND                               0

#define HLP_BSM_STOP_WIDTH                                      2
#define HLP_BSM_STOP(word)                                      (((word)*4) + (0x0000620) + (HLP_IMN_BASE))

#define HLP_BSM_STOP_b_STOP                                     0

#define HLP_BSM_PC_WIDTH                                        2
#define HLP_BSM_PC(word)                                        (((word)*4) + (0x0000628) + (HLP_IMN_BASE))

#define HLP_BSM_PC_l_PC                                         0
#define HLP_BSM_PC_h_PC                                         23

#define HLP_BSM_SCRATCH_0_WIDTH                                 2
#define HLP_BSM_SCRATCH_0_ENTRIES                               512
#define HLP_BSM_SCRATCH_0(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0010000) + (HLP_IMN_BASE))

#define HLP_BSM_SCRATCH_0_l_DATA                                0
#define HLP_BSM_SCRATCH_0_h_DATA                                63

#define HLP_BSM_SCRATCH_1_WIDTH                                 2
#define HLP_BSM_SCRATCH_1_ENTRIES                               512
#define HLP_BSM_SCRATCH_1(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0014000) + (HLP_IMN_BASE))

#define HLP_BSM_SCRATCH_1_l_DATA                                0
#define HLP_BSM_SCRATCH_1_h_DATA                                63

#define HLP_BSM_SCRATCH_2_WIDTH                                 2
#define HLP_BSM_SCRATCH_2_ENTRIES                               512
#define HLP_BSM_SCRATCH_2(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0018000) + (HLP_IMN_BASE))

#define HLP_BSM_SCRATCH_2_l_DATA                                0
#define HLP_BSM_SCRATCH_2_h_DATA                                63

#define HLP_BSM_SCRATCH_3_WIDTH                                 2
#define HLP_BSM_SCRATCH_3_ENTRIES                               512
#define HLP_BSM_SCRATCH_3(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x001C000) + (HLP_IMN_BASE))

#define HLP_BSM_SCRATCH_3_l_DATA                                0
#define HLP_BSM_SCRATCH_3_h_DATA                                63

#define HLP_BSM_CODE_WIDTH                                      2
#define HLP_BSM_CODE_ENTRIES                                    8192
#define HLP_BSM_CODE(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0020000) + (HLP_IMN_BASE))

#define HLP_BSM_CODE_l_DATA                                     0
#define HLP_BSM_CODE_h_DATA                                     63


/******** IMN_SHELL_CTL_BASE *******/
#define HLP_IMN_SHELL_CTL_BASE                                  (0x0040000)
#define HLP_IMN_SHELL_CTL_SIZE                                  (0x0000080)

#define HLP_IMN_ECC_COR_ERR_WIDTH                               2
#define HLP_IMN_ECC_COR_ERR(word)                               (((word)*4) + (0x0000000) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_ECC_COR_ERR_l__RSVD_                            12
#define HLP_IMN_ECC_COR_ERR_h__RSVD_                            31
#define HLP_IMN_ECC_COR_ERR_l_COUNTER                           0
#define HLP_IMN_ECC_COR_ERR_h_COUNTER                           11

#define HLP_IMN_ECC_UNCOR_ERR_WIDTH                             2
#define HLP_IMN_ECC_UNCOR_ERR(word)                             (((word)*4) + (0x0000008) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_ECC_UNCOR_ERR_l__RSVD_                          12
#define HLP_IMN_ECC_UNCOR_ERR_h__RSVD_                          31
#define HLP_IMN_ECC_UNCOR_ERR_l_COUNTER                         0
#define HLP_IMN_ECC_UNCOR_ERR_h_COUNTER                         11

#define HLP_BSM_CODE_STATUS_WIDTH                               2
#define HLP_BSM_CODE_STATUS(word)                               (((word)*4) + (0x0000010) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_BSM_CODE_STATUS_l__RSVD1_                           30
#define HLP_BSM_CODE_STATUS_h__RSVD1_                           31
#define HLP_BSM_CODE_STATUS_l_ERROR_ADDRESS                     12
#define HLP_BSM_CODE_STATUS_h_ERROR_ADDRESS                     29
#define HLP_BSM_CODE_STATUS_l__RSVD0_                           4
#define HLP_BSM_CODE_STATUS_h__RSVD0_                           11
#define HLP_BSM_CODE_STATUS_b_GLOBAL_INIT_DONE                  3
#define HLP_BSM_CODE_STATUS_b_INIT_DONE                         2
#define HLP_BSM_CODE_STATUS_b_ECC_CORRECTABLE                   1
#define HLP_BSM_CODE_STATUS_b_ECC_UNCORRECTABLE                 0

#define HLP_BSM_CODE_CONFIG_WIDTH                               2
#define HLP_BSM_CODE_CONFIG(word)                               (((word)*4) + (0x0000018) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_BSM_CODE_CONFIG_l_GEN_ECC_INST_NUM                  25
#define HLP_BSM_CODE_CONFIG_h_GEN_ECC_INST_NUM                  31
#define HLP_BSM_CODE_CONFIG_l__RSVD3_                           20
#define HLP_BSM_CODE_CONFIG_h__RSVD3_                           24
#define HLP_BSM_CODE_CONFIG_l_READ_MARGIN                       16
#define HLP_BSM_CODE_CONFIG_h_READ_MARGIN                       19
#define HLP_BSM_CODE_CONFIG_l__RSVD2_                           13
#define HLP_BSM_CODE_CONFIG_h__RSVD2_                           15
#define HLP_BSM_CODE_CONFIG_b_READ_MARGIN_ENABLE                12
#define HLP_BSM_CODE_CONFIG_l__RSVD1_                           10
#define HLP_BSM_CODE_CONFIG_h__RSVD1_                           11
#define HLP_BSM_CODE_CONFIG_b_U_ECC_COUNT_ENABLE                9
#define HLP_BSM_CODE_CONFIG_b_C_ECC_COUNT_ENABLE                8
#define HLP_BSM_CODE_CONFIG_l__RSVD0_                           6
#define HLP_BSM_CODE_CONFIG_h__RSVD0_                           7
#define HLP_BSM_CODE_CONFIG_b_MASK_INT                          5
#define HLP_BSM_CODE_CONFIG_b_LS_BYPASS                         4
#define HLP_BSM_CODE_CONFIG_b_LS_FORCE                          3
#define HLP_BSM_CODE_CONFIG_b_INVERT_2                          2
#define HLP_BSM_CODE_CONFIG_b_INVERT_1                          1
#define HLP_BSM_CODE_CONFIG_b_ECC_ENABLE                        0

#define HLP_BSM_SCRATCH_STATUS_WIDTH                            2
#define HLP_BSM_SCRATCH_STATUS(word)                            (((word)*4) + (0x0000020) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_BSM_SCRATCH_STATUS_l__RSVD1_                        30
#define HLP_BSM_SCRATCH_STATUS_h__RSVD1_                        31
#define HLP_BSM_SCRATCH_STATUS_l_ERROR_ADDRESS                  12
#define HLP_BSM_SCRATCH_STATUS_h_ERROR_ADDRESS                  29
#define HLP_BSM_SCRATCH_STATUS_l__RSVD0_                        4
#define HLP_BSM_SCRATCH_STATUS_h__RSVD0_                        11
#define HLP_BSM_SCRATCH_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_BSM_SCRATCH_STATUS_b_INIT_DONE                      2
#define HLP_BSM_SCRATCH_STATUS_b_ECC_CORRECTABLE                1
#define HLP_BSM_SCRATCH_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_BSM_SCRATCH_CONFIG_WIDTH                            2
#define HLP_BSM_SCRATCH_CONFIG(word)                            (((word)*4) + (0x0000028) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_BSM_SCRATCH_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_BSM_SCRATCH_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_BSM_SCRATCH_CONFIG_l__RSVD3_                        20
#define HLP_BSM_SCRATCH_CONFIG_h__RSVD3_                        24
#define HLP_BSM_SCRATCH_CONFIG_l_READ_MARGIN                    16
#define HLP_BSM_SCRATCH_CONFIG_h_READ_MARGIN                    19
#define HLP_BSM_SCRATCH_CONFIG_l__RSVD2_                        13
#define HLP_BSM_SCRATCH_CONFIG_h__RSVD2_                        15
#define HLP_BSM_SCRATCH_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_BSM_SCRATCH_CONFIG_l__RSVD1_                        10
#define HLP_BSM_SCRATCH_CONFIG_h__RSVD1_                        11
#define HLP_BSM_SCRATCH_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_BSM_SCRATCH_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_BSM_SCRATCH_CONFIG_l__RSVD0_                        6
#define HLP_BSM_SCRATCH_CONFIG_h__RSVD0_                        7
#define HLP_BSM_SCRATCH_CONFIG_b_MASK_INT                       5
#define HLP_BSM_SCRATCH_CONFIG_b_LS_BYPASS                      4
#define HLP_BSM_SCRATCH_CONFIG_b_LS_FORCE                       3
#define HLP_BSM_SCRATCH_CONFIG_b_INVERT_2                       2
#define HLP_BSM_SCRATCH_CONFIG_b_INVERT_1                       1
#define HLP_BSM_SCRATCH_CONFIG_b_ECC_ENABLE                     0

#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_WIDTH                2
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS(word)                (((word)*4) + (0x0000030) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_l__RSVD1_            30
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_h__RSVD1_            31
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_l_ERROR_ADDRESS      12
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_h_ERROR_ADDRESS      29
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_l__RSVD0_            4
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_h__RSVD0_            11
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_b_GLOBAL_INIT_DONE   3
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_b_INIT_DONE          2
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_b_ECC_CORRECTABLE    1
#define HLP_IMN_CDC_SIDE_SWITCH_INT_STATUS_b_ECC_UNCORRECTABLE  0

#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_WIDTH                2
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG(word)                (((word)*4) + (0x0000038) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l_GEN_ECC_INST_NUM   25
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h_GEN_ECC_INST_NUM   31
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD3_            20
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD3_            24
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l_READ_MARGIN        16
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h_READ_MARGIN        19
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD2_            13
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD2_            15
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_READ_MARGIN_ENABLE 12
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD1_            10
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD1_            11
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_U_ECC_COUNT_ENABLE 9
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_C_ECC_COUNT_ENABLE 8
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD0_            6
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD0_            7
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_MASK_INT           5
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_LS_BYPASS          4
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_LS_FORCE           3
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_INVERT_2           2
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_INVERT_1           1
#define HLP_IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_ECC_ENABLE         0

#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_WIDTH               2
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS(word)               (((word)*4) + (0x0000040) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l__RSVD1_           30
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h__RSVD1_           31
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l_ERROR_ADDRESS     12
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h_ERROR_ADDRESS     29
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l__RSVD0_           4
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h__RSVD0_           11
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_GLOBAL_INIT_DONE  3
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_INIT_DONE         2
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_ECC_CORRECTABLE   1
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_ECC_UNCORRECTABLE 0

#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_WIDTH               2
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG(word)               (((word)*4) + (0x0000048) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l_GEN_ECC_INST_NUM  25
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h_GEN_ECC_INST_NUM  31
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD3_           20
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD3_           24
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l_READ_MARGIN       16
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h_READ_MARGIN       19
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD2_           13
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD2_           15
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD1_           10
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD1_           11
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD0_           6
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD0_           7
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_MASK_INT          5
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_LS_BYPASS         4
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_LS_FORCE          3
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_INVERT_2          2
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_INVERT_1          1
#define HLP_IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_ECC_ENABLE        0

#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_WIDTH                2
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS(word)                (((word)*4) + (0x0000050) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_l__RSVD1_            30
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_h__RSVD1_            31
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_l_ERROR_ADDRESS      12
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_h_ERROR_ADDRESS      29
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_l__RSVD0_            4
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_h__RSVD0_            11
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_b_GLOBAL_INIT_DONE   3
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_b_INIT_DONE          2
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_b_ECC_CORRECTABLE    1
#define HLP_IMN_CDC_SWITCH_SIDE_INT_STATUS_b_ECC_UNCORRECTABLE  0

#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_WIDTH                2
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG(word)                (((word)*4) + (0x0000058) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l_GEN_ECC_INST_NUM   25
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h_GEN_ECC_INST_NUM   31
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD3_            20
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD3_            24
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l_READ_MARGIN        16
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h_READ_MARGIN        19
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD2_            13
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD2_            15
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_READ_MARGIN_ENABLE 12
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD1_            10
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD1_            11
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_U_ECC_COUNT_ENABLE 9
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_C_ECC_COUNT_ENABLE 8
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD0_            6
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD0_            7
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_MASK_INT           5
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_LS_BYPASS          4
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_LS_FORCE           3
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_INVERT_2           2
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_INVERT_1           1
#define HLP_IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_ECC_ENABLE         0

#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_WIDTH               2
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS(word)               (((word)*4) + (0x0000060) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l__RSVD1_           30
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h__RSVD1_           31
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l_ERROR_ADDRESS     12
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h_ERROR_ADDRESS     29
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l__RSVD0_           4
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h__RSVD0_           11
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_GLOBAL_INIT_DONE  3
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_INIT_DONE         2
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_ECC_CORRECTABLE   1
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_ECC_UNCORRECTABLE 0

#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_WIDTH               2
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG(word)               (((word)*4) + (0x0000068) + (HLP_IMN_SHELL_CTL_BASE))

#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l_GEN_ECC_INST_NUM  25
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h_GEN_ECC_INST_NUM  31
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD3_           20
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD3_           24
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l_READ_MARGIN       16
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h_READ_MARGIN       19
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD2_           13
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD2_           15
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD1_           10
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD1_           11
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD0_           6
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD0_           7
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_MASK_INT          5
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_LS_BYPASS         4
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_LS_FORCE          3
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_INVERT_2          2
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_INVERT_1          1
#define HLP_IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_ECC_ENABLE        0


/******** MSEC_BASE *******/
#define HLP_MSEC_BASE                                           (0x0400000)
#define HLP_MSEC_SIZE                                           (0x0200000)

#define HLP_MSEC_SCRATCH_WIDTH                                  2
#define HLP_MSEC_SCRATCH_ENTRIES                                8
#define HLP_MSEC_SCRATCH(index, word)                           ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MSEC_BASE))

#define HLP_MSEC_SCRATCH_l_SCRATCH                              0
#define HLP_MSEC_SCRATCH_h_SCRATCH                              63

#define HLP_MSEC_BYPASS_STATUS_WIDTH                            2
#define HLP_MSEC_BYPASS_STATUS_ENTRIES                          8
#define HLP_MSEC_BYPASS_STATUS(index, word)                     ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_MSEC_BASE))

#define HLP_MSEC_BYPASS_STATUS_l_LANE1_RX_SFIFO_LEVEL           56
#define HLP_MSEC_BYPASS_STATUS_h_LANE1_RX_SFIFO_LEVEL           63
#define HLP_MSEC_BYPASS_STATUS_l_LANE1_RX_EFIFO_LEVEL           48
#define HLP_MSEC_BYPASS_STATUS_h_LANE1_RX_EFIFO_LEVEL           55
#define HLP_MSEC_BYPASS_STATUS_l_LANE1_TX_SFIFO_LEVEL           40
#define HLP_MSEC_BYPASS_STATUS_h_LANE1_TX_SFIFO_LEVEL           47
#define HLP_MSEC_BYPASS_STATUS_l_LANE1_TX_EFIFO_LEVEL           32
#define HLP_MSEC_BYPASS_STATUS_h_LANE1_TX_EFIFO_LEVEL           39
#define HLP_MSEC_BYPASS_STATUS_l_LANE0_RX_SFIFO_LEVEL           24
#define HLP_MSEC_BYPASS_STATUS_h_LANE0_RX_SFIFO_LEVEL           31
#define HLP_MSEC_BYPASS_STATUS_l_LANE0_RX_EFIFO_LEVEL           16
#define HLP_MSEC_BYPASS_STATUS_h_LANE0_RX_EFIFO_LEVEL           23
#define HLP_MSEC_BYPASS_STATUS_l_LANE0_TX_SFIFO_LEVEL           8
#define HLP_MSEC_BYPASS_STATUS_h_LANE0_TX_SFIFO_LEVEL           15
#define HLP_MSEC_BYPASS_STATUS_l_LANE0_TX_EFIFO_LEVEL           0
#define HLP_MSEC_BYPASS_STATUS_h_LANE0_TX_EFIFO_LEVEL           7

#define HLP_MSEC_BYPASS_MAX_WIDTH                               2
#define HLP_MSEC_BYPASS_MAX_ENTRIES                             8
#define HLP_MSEC_BYPASS_MAX(index, word)                        ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_MSEC_BASE))

#define HLP_MSEC_BYPASS_MAX_l_LANE1_RX_SFIFO_LEVEL              56
#define HLP_MSEC_BYPASS_MAX_h_LANE1_RX_SFIFO_LEVEL              63
#define HLP_MSEC_BYPASS_MAX_l_LANE1_RX_EFIFO_LEVEL              48
#define HLP_MSEC_BYPASS_MAX_h_LANE1_RX_EFIFO_LEVEL              55
#define HLP_MSEC_BYPASS_MAX_l_LANE1_TX_SFIFO_LEVEL              40
#define HLP_MSEC_BYPASS_MAX_h_LANE1_TX_SFIFO_LEVEL              47
#define HLP_MSEC_BYPASS_MAX_l_LANE1_TX_EFIFO_LEVEL              32
#define HLP_MSEC_BYPASS_MAX_h_LANE1_TX_EFIFO_LEVEL              39
#define HLP_MSEC_BYPASS_MAX_l_LANE0_RX_SFIFO_LEVEL              24
#define HLP_MSEC_BYPASS_MAX_h_LANE0_RX_SFIFO_LEVEL              31
#define HLP_MSEC_BYPASS_MAX_l_LANE0_RX_EFIFO_LEVEL              16
#define HLP_MSEC_BYPASS_MAX_h_LANE0_RX_EFIFO_LEVEL              23
#define HLP_MSEC_BYPASS_MAX_l_LANE0_TX_SFIFO_LEVEL              8
#define HLP_MSEC_BYPASS_MAX_h_LANE0_TX_SFIFO_LEVEL              15
#define HLP_MSEC_BYPASS_MAX_l_LANE0_TX_EFIFO_LEVEL              0
#define HLP_MSEC_BYPASS_MAX_h_LANE0_TX_EFIFO_LEVEL              7

#define HLP_MSEC_IP_WIDTH                                       2
#define HLP_MSEC_IP_ENTRIES                                     8
#define HLP_MSEC_IP(index, word)                                ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_MSEC_BASE))

#define HLP_MSEC_IP_b_SHELL_CTRL_ERR                            0

#define HLP_MSEC_IM_WIDTH                                       2
#define HLP_MSEC_IM_ENTRIES                                     8
#define HLP_MSEC_IM(index, word)                                ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_MSEC_BASE))

#define HLP_MSEC_IM_b_SHELL_CTRL_ERR                            0

#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_WIDTH                     2
#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_ENTRIES_0                 2
#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_ENTRIES_1                 8
#define HLP_MSEC_GLOBAL_LANE_CPORT_EN(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001400) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_l_RSV1                    1
#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_h_RSV1                    63
#define HLP_MSEC_GLOBAL_LANE_CPORT_EN_b_CONTROLLEDPORTENABLED   0

#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_WIDTH                   2
#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_ENTRIES_0               2
#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_ENTRIES_1               8
#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001408) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_l_RSV10                 1
#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_h_RSV10                 63
#define HLP_MSEC_GLOBAL_LANE_CPORT_OPER_b_CPORT_OPER            0

#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_WIDTH                     2
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_ENTRIES_0                 2
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_ENTRIES_1                 8
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001410) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_l_RSV15                   3
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_h_RSV15                   63
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_l_RLY_MODE                0
#define HLP_MSEC_GLOBAL_LANE_RLY_MODE_h_RLY_MODE                2

#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_WIDTH                   2
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_ENTRIES_0               2
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_ENTRIES_1               8
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001418) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_l_RSV16                 16
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_h_RSV16                 63
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_l_SRC_ET                0
#define HLP_MSEC_GLOBAL_LANE_SRCH_ETYPE_h_SRC_ET                15

#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_WIDTH                   2
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_ENTRIES_0               2
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_ENTRIES_1               8
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001420) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_l_RSV17                 16
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_h_RSV17                 63
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_l_DST_ET                0
#define HLP_MSEC_GLOBAL_LANE_RPLC_ETYPE_h_DST_ET                15

#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_WIDTH                      2
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_ENTRIES_0                  2
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_ENTRIES_1                  8
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001428) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_l_RSV18                    4
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_h_RSV18                    63
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_l_RLY_LEN                  0
#define HLP_MSEC_GLOBAL_LANE_RLY_LEN_h_RLY_LEN                  3

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_WIDTH          2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_ENTRIES_0      2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_ENTRIES_1      8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001480) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_l_BITS         0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_h_BITS         63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_WIDTH        2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_ENTRIES_0    2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_ENTRIES_1    8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001488) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_l_BITS       0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_h_BITS       63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_WIDTH          2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_ENTRIES_0      2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_ENTRIES_1      8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001490) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_l_BITS         0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_h_BITS         63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_WIDTH          2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_ENTRIES_0      2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_ENTRIES_1      8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0001498) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_l_BITS         0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_h_BITS         63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_WIDTH         2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_ENTRIES_0     2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_ENTRIES_1     8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00014A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_l_BITS        0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_h_BITS        63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_WIDTH         2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_ENTRIES_0     2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_ENTRIES_1     8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00014A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_l_BITS        0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_h_BITS        63

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_WIDTH          2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_ENTRIES_0      2
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_ENTRIES_1      8
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00014B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_l_BITS         0
#define HLP_MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_h_BITS         63

#define HLP_MSEC_GLOBAL_KEY_LEN_WIDTH                           2
#define HLP_MSEC_GLOBAL_KEY_LEN_ENTRIES                         8
#define HLP_MSEC_GLOBAL_KEY_LEN(index, word)                    ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009400) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_KEY_LEN_l_RSV2                          1
#define HLP_MSEC_GLOBAL_KEY_LEN_h_RSV2                          63
#define HLP_MSEC_GLOBAL_KEY_LEN_b_KEYLENGTH                     0

#define HLP_MSEC_GLOBAL_CONFID_OFF_WIDTH                        2
#define HLP_MSEC_GLOBAL_CONFID_OFF_ENTRIES                      8
#define HLP_MSEC_GLOBAL_CONFID_OFF(index, word)                 ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009408) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_CONFID_OFF_l_RSV3                       8
#define HLP_MSEC_GLOBAL_CONFID_OFF_h_RSV3                       63
#define HLP_MSEC_GLOBAL_CONFID_OFF_l_CONFIDOFF                  0
#define HLP_MSEC_GLOBAL_CONFID_OFF_h_CONFIDOFF                  7

#define HLP_MSEC_GLOBAL_ZERO_WIDTH                              2
#define HLP_MSEC_GLOBAL_ZERO_ENTRIES                            8
#define HLP_MSEC_GLOBAL_ZERO(index, word)                       ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009410) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_ZERO_l_RSV4                             1
#define HLP_MSEC_GLOBAL_ZERO_h_RSV4                             63
#define HLP_MSEC_GLOBAL_ZERO_b_ZERO                             0

#define HLP_MSEC_GLOBAL_ZERO_STS_WIDTH                          2
#define HLP_MSEC_GLOBAL_ZERO_STS_ENTRIES                        8
#define HLP_MSEC_GLOBAL_ZERO_STS(index, word)                   ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009418) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_ZERO_STS_l_RSV5                         1
#define HLP_MSEC_GLOBAL_ZERO_STS_h_RSV5                         63
#define HLP_MSEC_GLOBAL_ZERO_STS_b_ZEROSTATUS                   0

#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_WIDTH                  2
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_ENTRIES                8
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS(index, word)           ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009420) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_l_RSV12                32
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_h_RSV12                63
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_l_RSVD                 23
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_h_RSVD                 31
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_PARITY               22
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_RX_SC1_NOT_RCVING21
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_RX_SC0_NOT_RCVING20
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA_DISABLED   19
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA3_ZERO      18
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA2_ZERO      17
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA1_ZERO      16
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA0_ZERO      15
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA3_PN_EXHAUST14
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA2_PN_EXHAUST13
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA1_PN_EXHAUST12
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA0_PN_EXHAUST11
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_RX_SC1_NOT_RCVING10
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_RX_SC0_NOT_RCVING9
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA_DISABLED   8
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA3_ZERO      7
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA2_ZERO      6
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA1_ZERO      5
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA0_ZERO      4
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA3_PN_EXHAUST3
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA2_PN_EXHAUST2
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA1_PN_EXHAUST1
#define HLP_MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA0_PN_EXHAUST0

#define HLP_MSEC_GLOBAL_INTERRUPT_EN_WIDTH                      2
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_ENTRIES                    8
#define HLP_MSEC_GLOBAL_INTERRUPT_EN(index, word)               ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009428) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_INTERRUPT_EN_l_RSV13                    32
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_h_RSV13                    63
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_l_RSVD                     23
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_h_RSVD                     31
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_PARITY                   22
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_RX_SC1_NOT_RCVING    21
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_RX_SC0_NOT_RCVING    20
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA_DISABLED       19
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA3_ZERO          18
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA2_ZERO          17
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA1_ZERO          16
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA0_ZERO          15
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA3_PN_EXHAUST    14
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA2_PN_EXHAUST    13
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA1_PN_EXHAUST    12
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA0_PN_EXHAUST    11
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_RX_SC1_NOT_RCVING    10
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_RX_SC0_NOT_RCVING    9
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA_DISABLED       8
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA3_ZERO          7
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA2_ZERO          6
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA1_ZERO          5
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA0_ZERO          4
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA3_PN_EXHAUST    3
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA2_PN_EXHAUST    2
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA1_PN_EXHAUST    1
#define HLP_MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA0_PN_EXHAUST    0

#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_WIDTH                     2
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_ENTRIES                   8
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC(index, word)              ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009430) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_l_RSV14                   32
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_h_RSV14                   63
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_l_RSVD                    23
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_h_RSVD                    31
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_PARITY                  22
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_RX_SC1_NOT_RCVING   21
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_RX_SC0_NOT_RCVING   20
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA_DISABLED      19
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA3_ZERO         18
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA2_ZERO         17
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA1_ZERO         16
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA0_ZERO         15
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA3_PN_EXHAUST   14
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA2_PN_EXHAUST   13
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA1_PN_EXHAUST   12
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA0_PN_EXHAUST   11
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_RX_SC1_NOT_RCVING   10
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_RX_SC0_NOT_RCVING   9
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA_DISABLED      8
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA3_ZERO         7
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA2_ZERO         6
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA1_ZERO         5
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA0_ZERO         4
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA3_PN_EXHAUST   3
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA2_PN_EXHAUST   2
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA1_PN_EXHAUST   1
#define HLP_MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA0_PN_EXHAUST   0

#define HLP_MSEC_GLOBAL_SCRATCH_WIDTH                           2
#define HLP_MSEC_GLOBAL_SCRATCH_ENTRIES                         8
#define HLP_MSEC_GLOBAL_SCRATCH(index, word)                    ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009440) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_SCRATCH_l_RSV6                          32
#define HLP_MSEC_GLOBAL_SCRATCH_h_RSV6                          63
#define HLP_MSEC_GLOBAL_SCRATCH_l_SCRATCHPAD                    0
#define HLP_MSEC_GLOBAL_SCRATCH_h_SCRATCHPAD                    31

#define HLP_MSEC_GLOBAL_VERSION_WIDTH                           2
#define HLP_MSEC_GLOBAL_VERSION_ENTRIES                         8
#define HLP_MSEC_GLOBAL_VERSION(index, word)                    ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009448) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_VERSION_l_RSV7                          8
#define HLP_MSEC_GLOBAL_VERSION_h_RSV7                          63
#define HLP_MSEC_GLOBAL_VERSION_l_BITS                          0
#define HLP_MSEC_GLOBAL_VERSION_h_BITS                          7

#define HLP_MSEC_GLOBAL_CIPH_ID_WIDTH                           2
#define HLP_MSEC_GLOBAL_CIPH_ID_ENTRIES                         8
#define HLP_MSEC_GLOBAL_CIPH_ID(index, word)                    ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009450) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_CIPH_ID_l_BITS                          0
#define HLP_MSEC_GLOBAL_CIPH_ID_h_BITS                          63

#define HLP_MSEC_GLOBAL_SW_RESET_WIDTH                          2
#define HLP_MSEC_GLOBAL_SW_RESET_ENTRIES                        8
#define HLP_MSEC_GLOBAL_SW_RESET(index, word)                   ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009458) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_SW_RESET_l_RSV8                         1
#define HLP_MSEC_GLOBAL_SW_RESET_h_RSV8                         63
#define HLP_MSEC_GLOBAL_SW_RESET_b_SW_RESET                     0

#define HLP_MSEC_GLOBAL_BYPASS_WIDTH                            2
#define HLP_MSEC_GLOBAL_BYPASS_ENTRIES                          8
#define HLP_MSEC_GLOBAL_BYPASS(index, word)                     ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009460) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_BYPASS_l_RSV9                           1
#define HLP_MSEC_GLOBAL_BYPASS_h_RSV9                           63
#define HLP_MSEC_GLOBAL_BYPASS_b_BYPASS                         0

#define HLP_MSEC_GLOBAL_XPN_MODE_WIDTH                          2
#define HLP_MSEC_GLOBAL_XPN_MODE_ENTRIES                        8
#define HLP_MSEC_GLOBAL_XPN_MODE(index, word)                   ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0009468) + (HLP_MSEC_BASE))

#define HLP_MSEC_GLOBAL_XPN_MODE_l_RSV11                        1
#define HLP_MSEC_GLOBAL_XPN_MODE_h_RSV11                        63
#define HLP_MSEC_GLOBAL_XPN_MODE_b_XPN_MODE                     0

#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010000) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_l_RSV26                 1
#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_h_RSV26                 63
#define HLP_MSEC_TX_LANE_SC0_SA0_EN_TRN_b_SA_EN_TRN             0

#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_WIDTH                    2
#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_ENTRIES_0                2
#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_ENTRIES_1                8
#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010008) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_l_RSV27                  1
#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_h_RSV27                  63
#define HLP_MSEC_TX_LANE_SC0_SA0_INUSE_b_SA_INUSE               0

#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010010) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_l_RSV28                 1
#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_h_RSV28                 63
#define HLP_MSEC_TX_LANE_SC0_SA0_CONFID_b_SA_CONFID             0

#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010018) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_l_RSV29                   32
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_h_RSV29                   63
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA0_SSCI_h_BITS                    31

#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010020) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_l_RSV31         32
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_h_RSV31         63
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_l_PROT_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_h_PROT_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010028) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_l_RSV32         32
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_h_RSV32         63
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA0_KEY_WIDTH                      8
#define HLP_MSEC_TX_LANE_SC0_SA0_KEY_ENTRIES_0                  2
#define HLP_MSEC_TX_LANE_SC0_SA0_KEY_ENTRIES_1                  8
#define HLP_MSEC_TX_LANE_SC0_SA0_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010080) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_KEY_l_BITS                     0
#define HLP_MSEC_TX_LANE_SC0_SA0_KEY_h_BITS                     255

#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN_WIDTH                  2
#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00100A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN_l_NEXT_PN              0
#define HLP_MSEC_TX_LANE_SC0_SA0_NEXT_PN_h_NEXT_PN              63

#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_WIDTH                     4
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00100B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_l_RSV30                   96
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_h_RSV30                   127
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA0_SALT_h_BITS                    95

#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010100) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_l_RSV26                 1
#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_h_RSV26                 63
#define HLP_MSEC_TX_LANE_SC0_SA1_EN_TRN_b_SA_EN_TRN             0

#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_WIDTH                    2
#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_ENTRIES_0                2
#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_ENTRIES_1                8
#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010108) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_l_RSV27                  1
#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_h_RSV27                  63
#define HLP_MSEC_TX_LANE_SC0_SA1_INUSE_b_SA_INUSE               0

#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010110) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_l_RSV28                 1
#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_h_RSV28                 63
#define HLP_MSEC_TX_LANE_SC0_SA1_CONFID_b_SA_CONFID             0

#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010118) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_l_RSV29                   32
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_h_RSV29                   63
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA1_SSCI_h_BITS                    31

#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010120) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_l_RSV31         32
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_h_RSV31         63
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_l_PROT_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_h_PROT_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010128) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_l_RSV32         32
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_h_RSV32         63
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA1_KEY_WIDTH                      8
#define HLP_MSEC_TX_LANE_SC0_SA1_KEY_ENTRIES_0                  2
#define HLP_MSEC_TX_LANE_SC0_SA1_KEY_ENTRIES_1                  8
#define HLP_MSEC_TX_LANE_SC0_SA1_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010180) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_KEY_l_BITS                     0
#define HLP_MSEC_TX_LANE_SC0_SA1_KEY_h_BITS                     255

#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN_WIDTH                  2
#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00101A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN_l_NEXT_PN              0
#define HLP_MSEC_TX_LANE_SC0_SA1_NEXT_PN_h_NEXT_PN              63

#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_WIDTH                     4
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00101B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_l_RSV30                   96
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_h_RSV30                   127
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA1_SALT_h_BITS                    95

#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010200) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_l_RSV26                 1
#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_h_RSV26                 63
#define HLP_MSEC_TX_LANE_SC0_SA2_EN_TRN_b_SA_EN_TRN             0

#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_WIDTH                    2
#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_ENTRIES_0                2
#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_ENTRIES_1                8
#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010208) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_l_RSV27                  1
#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_h_RSV27                  63
#define HLP_MSEC_TX_LANE_SC0_SA2_INUSE_b_SA_INUSE               0

#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010210) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_l_RSV28                 1
#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_h_RSV28                 63
#define HLP_MSEC_TX_LANE_SC0_SA2_CONFID_b_SA_CONFID             0

#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010218) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_l_RSV29                   32
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_h_RSV29                   63
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA2_SSCI_h_BITS                    31

#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010220) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_l_RSV31         32
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_h_RSV31         63
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_l_PROT_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_h_PROT_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010228) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_l_RSV32         32
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_h_RSV32         63
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA2_KEY_WIDTH                      8
#define HLP_MSEC_TX_LANE_SC0_SA2_KEY_ENTRIES_0                  2
#define HLP_MSEC_TX_LANE_SC0_SA2_KEY_ENTRIES_1                  8
#define HLP_MSEC_TX_LANE_SC0_SA2_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010280) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_KEY_l_BITS                     0
#define HLP_MSEC_TX_LANE_SC0_SA2_KEY_h_BITS                     255

#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN_WIDTH                  2
#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00102A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN_l_NEXT_PN              0
#define HLP_MSEC_TX_LANE_SC0_SA2_NEXT_PN_h_NEXT_PN              63

#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_WIDTH                     4
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00102B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_l_RSV30                   96
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_h_RSV30                   127
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA2_SALT_h_BITS                    95

#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010300) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_l_RSV26                 1
#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_h_RSV26                 63
#define HLP_MSEC_TX_LANE_SC0_SA3_EN_TRN_b_SA_EN_TRN             0

#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_WIDTH                    2
#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_ENTRIES_0                2
#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_ENTRIES_1                8
#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010308) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_l_RSV27                  1
#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_h_RSV27                  63
#define HLP_MSEC_TX_LANE_SC0_SA3_INUSE_b_SA_INUSE               0

#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_WIDTH                   2
#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_ENTRIES_0               2
#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_ENTRIES_1               8
#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010310) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_l_RSV28                 1
#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_h_RSV28                 63
#define HLP_MSEC_TX_LANE_SC0_SA3_CONFID_b_SA_CONFID             0

#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010318) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_l_RSV29                   32
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_h_RSV29                   63
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA3_SSCI_h_BITS                    31

#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010320) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_l_RSV31         32
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_h_RSV31         63
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_l_PROT_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_h_PROT_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_WIDTH           2
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_ENTRIES_0       2
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_ENTRIES_1       8
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010328) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_l_RSV32         32
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_h_RSV32         63
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM 0
#define HLP_MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM 31

#define HLP_MSEC_TX_LANE_SC0_SA3_KEY_WIDTH                      8
#define HLP_MSEC_TX_LANE_SC0_SA3_KEY_ENTRIES_0                  2
#define HLP_MSEC_TX_LANE_SC0_SA3_KEY_ENTRIES_1                  8
#define HLP_MSEC_TX_LANE_SC0_SA3_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010380) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_KEY_l_BITS                     0
#define HLP_MSEC_TX_LANE_SC0_SA3_KEY_h_BITS                     255

#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN_WIDTH                  2
#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00103A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN_l_NEXT_PN              0
#define HLP_MSEC_TX_LANE_SC0_SA3_NEXT_PN_h_NEXT_PN              63

#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_WIDTH                     4
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00103B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_l_RSV30                   96
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_h_RSV30                   127
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_SA3_SALT_h_BITS                    95

#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_TRANSMIT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010400) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_l_RSV23                   1
#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_h_RSV23                   63
#define HLP_MSEC_TX_LANE_SC0_TRANSMIT_b_TRANSMITTING            0

#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_WIDTH                     2
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010408) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_l_RSV24                   2
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_h_RSV24                   63
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_l_BITS                    0
#define HLP_MSEC_TX_LANE_SC0_ENCOD_SA_h_BITS                    1

#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_WIDTH                    2
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_ENTRIES_0                2
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_ENTRIES_1                8
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010410) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_l_RSV25                  2
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_h_RSV25                  63
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_l_BITS                   0
#define HLP_MSEC_TX_LANE_SC0_ENCIPH_SA_h_BITS                   1

#define HLP_MSEC_TX_LANE_SC0_SCI_WIDTH                          2
#define HLP_MSEC_TX_LANE_SC0_SCI_ENTRIES_0                      2
#define HLP_MSEC_TX_LANE_SC0_SCI_ENTRIES_1                      8
#define HLP_MSEC_TX_LANE_SC0_SCI(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010480) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_SCI_l_BITS                         0
#define HLP_MSEC_TX_LANE_SC0_SCI_h_BITS                         63

#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT_WIDTH               2
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT_ENTRIES_0           2
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT_ENTRIES_1           8
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010490) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT_l_BITS              0
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_PCKT_h_BITS              63

#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_WIDTH               2
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_ENTRIES_0           2
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_ENTRIES_1           8
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0010498) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_l_BITS              0
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_h_BITS              63

#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE_WIDTH               2
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE_ENTRIES_0           2
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE_ENTRIES_1           8
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00104A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE_l_BITS              0
#define HLP_MSEC_TX_LANE_SC0_STAT_PROT_BYTE_h_BITS              63

#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_WIDTH               2
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_ENTRIES_0           2
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_ENTRIES_1           8
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00104A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_l_BITS              0
#define HLP_MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_h_BITS              63

#define HLP_MSEC_TX_LANE_RLY_SHORT_WIDTH                        2
#define HLP_MSEC_TX_LANE_RLY_SHORT_ENTRIES_0                    2
#define HLP_MSEC_TX_LANE_RLY_SHORT_ENTRIES_1                    8
#define HLP_MSEC_TX_LANE_RLY_SHORT(index1, index0, word)        ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0011410) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_RLY_SHORT_l_BITS                       0
#define HLP_MSEC_TX_LANE_RLY_SHORT_h_BITS                       63

#define HLP_MSEC_TX_LANE_DROPPED_WIDTH                          2
#define HLP_MSEC_TX_LANE_DROPPED_ENTRIES_0                      2
#define HLP_MSEC_TX_LANE_DROPPED_ENTRIES_1                      8
#define HLP_MSEC_TX_LANE_DROPPED(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00114C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_DROPPED_l_PTI_TX_DROPPED               0
#define HLP_MSEC_TX_LANE_DROPPED_h_PTI_TX_DROPPED               63

#define HLP_MSEC_TX_LANE_DISCARDED_WIDTH                        2
#define HLP_MSEC_TX_LANE_DISCARDED_ENTRIES_0                    2
#define HLP_MSEC_TX_LANE_DISCARDED_ENTRIES_1                    8
#define HLP_MSEC_TX_LANE_DISCARDED(index1, index0, word)        ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00114C8) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_DISCARDED_l_PTI_TX_DISCARDED           0
#define HLP_MSEC_TX_LANE_DISCARDED_h_PTI_TX_DISCARDED           63

#define HLP_MSEC_TX_LANE_UNCONTROLLED_WIDTH                     2
#define HLP_MSEC_TX_LANE_UNCONTROLLED_ENTRIES_0                 2
#define HLP_MSEC_TX_LANE_UNCONTROLLED_ENTRIES_1                 8
#define HLP_MSEC_TX_LANE_UNCONTROLLED(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00114D0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_LANE_UNCONTROLLED_l_BITS                    0
#define HLP_MSEC_TX_LANE_UNCONTROLLED_h_BITS                    63

#define HLP_MSEC_TX_CNTRL_WIDTH                                 2
#define HLP_MSEC_TX_CNTRL_ENTRIES                               8
#define HLP_MSEC_TX_CNTRL(index, word)                          ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019400) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_CNTRL_l_RSV19                               16
#define HLP_MSEC_TX_CNTRL_h_RSV19                               63
#define HLP_MSEC_TX_CNTRL_l_RESERVED                            4
#define HLP_MSEC_TX_CNTRL_h_RESERVED                            15
#define HLP_MSEC_TX_CNTRL_b_USESCB                              3
#define HLP_MSEC_TX_CNTRL_b_USEES                               2
#define HLP_MSEC_TX_CNTRL_b_ALWAYSINCLUDESCI                    1
#define HLP_MSEC_TX_CNTRL_b_PROTECTFRAMES                       0

#define HLP_MSEC_TX_MAX_PCKT_BYTES_WIDTH                        2
#define HLP_MSEC_TX_MAX_PCKT_BYTES_ENTRIES                      8
#define HLP_MSEC_TX_MAX_PCKT_BYTES(index, word)                 ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019408) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_MAX_PCKT_BYTES_l_RSV20                      16
#define HLP_MSEC_TX_MAX_PCKT_BYTES_h_RSV20                      63
#define HLP_MSEC_TX_MAX_PCKT_BYTES_l_MAX_BYTES                  0
#define HLP_MSEC_TX_MAX_PCKT_BYTES_h_MAX_BYTES                  15

#define HLP_MSEC_TX_ADD_FCS_WIDTH                               2
#define HLP_MSEC_TX_ADD_FCS_ENTRIES                             8
#define HLP_MSEC_TX_ADD_FCS(index, word)                        ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019410) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_ADD_FCS_l_RSV21                             1
#define HLP_MSEC_TX_ADD_FCS_h_RSV21                             63
#define HLP_MSEC_TX_ADD_FCS_b_BITS                              0

#define HLP_MSEC_TX_JIT_WM_WIDTH                                2
#define HLP_MSEC_TX_JIT_WM_ENTRIES                              8
#define HLP_MSEC_TX_JIT_WM(index, word)                         ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019418) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_JIT_WM_l_RSV22                              3
#define HLP_MSEC_TX_JIT_WM_h_RSV22                              63
#define HLP_MSEC_TX_JIT_WM_l_BITS                               0
#define HLP_MSEC_TX_JIT_WM_h_BITS                               2

#define HLP_MSEC_TX_PN_LIMIT_WIDTH                              2
#define HLP_MSEC_TX_PN_LIMIT_ENTRIES                            8
#define HLP_MSEC_TX_PN_LIMIT(index, word)                       ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019480) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_PN_LIMIT_l_PN_LIMIT                         0
#define HLP_MSEC_TX_PN_LIMIT_h_PN_LIMIT                         63

#define HLP_MSEC_TX_DBG_WIDTH                                   4
#define HLP_MSEC_TX_DBG_ENTRIES                                 8
#define HLP_MSEC_TX_DBG(index, word)                            ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0019490) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_DBG_l_BITS                                  0
#define HLP_MSEC_TX_DBG_h_BITS                                  127

#define HLP_MSEC_TX_DBG_PTI_WIDTH                               2
#define HLP_MSEC_TX_DBG_PTI_ENTRIES                             8
#define HLP_MSEC_TX_DBG_PTI(index, word)                        ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x00194C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_TX_DBG_PTI_l_BITS                              0
#define HLP_MSEC_TX_DBG_PTI_h_BITS                              63

#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020000) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC0_SA0_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020008) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC0_SA0_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020010) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA0_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020030) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020038) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020040) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020048) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020050) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC0_SA0_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC0_SA0_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC0_SA0_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC0_SA0_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC0_SA0_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020080) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC0_SA0_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00200A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC0_SA0_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00200A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC0_SA0_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00200B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00200B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00200C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA0_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020100) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC0_SA1_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020108) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC0_SA1_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020110) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA1_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020130) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020138) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020140) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020148) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020150) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC0_SA1_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC0_SA1_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC0_SA1_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC0_SA1_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC0_SA1_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020180) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC0_SA1_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00201A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC0_SA1_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00201A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC0_SA1_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00201B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00201B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00201C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA1_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020200) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC0_SA2_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020208) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC0_SA2_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020210) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA2_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020230) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020238) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020240) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020248) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020250) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC0_SA2_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC0_SA2_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC0_SA2_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC0_SA2_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC0_SA2_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020280) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC0_SA2_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00202A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC0_SA2_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00202A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC0_SA2_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00202B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00202B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00202C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA2_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020300) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC0_SA3_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020308) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC0_SA3_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020310) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA3_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020330) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020338) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020340) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020348) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020350) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC0_SA3_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC0_SA3_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC0_SA3_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC0_SA3_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC0_SA3_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020380) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC0_SA3_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00203A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC0_SA3_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00203A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC0_SA3_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00203B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00203B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00203C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_SA3_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC0_RCV_WIDTH                          2
#define HLP_MSEC_RX_LANE_SC0_RCV_ENTRIES_0                      2
#define HLP_MSEC_RX_LANE_SC0_RCV_ENTRIES_1                      8
#define HLP_MSEC_RX_LANE_SC0_RCV(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020400) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_RCV_l_RSV38                        1
#define HLP_MSEC_RX_LANE_SC0_RCV_h_RSV38                        63
#define HLP_MSEC_RX_LANE_SC0_RCV_b_RECEIVING                    0

#define HLP_MSEC_RX_LANE_SC0_SCI_WIDTH                          2
#define HLP_MSEC_RX_LANE_SC0_SCI_ENTRIES_0                      2
#define HLP_MSEC_RX_LANE_SC0_SCI_ENTRIES_1                      8
#define HLP_MSEC_RX_LANE_SC0_SCI(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020480) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_SCI_l_BITS                         0
#define HLP_MSEC_RX_LANE_SC0_SCI_h_BITS                         63

#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020490) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA_l_BITS              0
#define HLP_MSEC_RX_LANE_SC0_STAT_UNUSED_SA_h_BITS              63

#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING_WIDTH                2
#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING_ENTRIES_0            2
#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING_ENTRIES_1            8
#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020498) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING_l_BITS               0
#define HLP_MSEC_RX_LANE_SC0_STAT_NO_USING_h_BITS               63

#define HLP_MSEC_RX_LANE_SC0_STAT_LATE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC0_STAT_LATE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC0_STAT_LATE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC0_STAT_LATE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_LATE_l_BITS                   0
#define HLP_MSEC_RX_LANE_SC0_STAT_LATE_h_BITS                   63

#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD_WIDTH                 2
#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD_ENTRIES_0             2
#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD_ENTRIES_1             8
#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD(index1, index0, word) ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD_l_BITS                0
#define HLP_MSEC_RX_LANE_SC0_STAT_NOT_VLD_h_BITS                63

#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD_l_BITS                  0
#define HLP_MSEC_RX_LANE_SC0_STAT_INVLD_h_BITS                  63

#define HLP_MSEC_RX_LANE_SC0_STAT_DLY_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC0_STAT_DLY_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC0_STAT_DLY_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC0_STAT_DLY(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_DLY_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC0_STAT_DLY_h_BITS                    63

#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK_l_BITS                  0
#define HLP_MSEC_RX_LANE_SC0_STAT_UNCHK_h_BITS                  63

#define HLP_MSEC_RX_LANE_SC0_STAT_OK_WIDTH                      2
#define HLP_MSEC_RX_LANE_SC0_STAT_OK_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC0_STAT_OK_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC0_STAT_OK(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204C8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_OK_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC0_STAT_OK_h_BITS                     63

#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204D0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_l_BITS              0
#define HLP_MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_h_BITS              63

#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE_WIDTH               2
#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00204D8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE_l_BITS              0
#define HLP_MSEC_RX_LANE_SC0_STAT_DECR_BYTE_h_BITS              63

#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020800) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC1_SA0_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020808) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC1_SA0_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020810) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA0_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020830) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020838) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020840) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020848) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020850) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC1_SA0_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC1_SA0_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC1_SA0_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC1_SA0_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC1_SA0_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020880) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC1_SA0_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00208A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC1_SA0_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00208A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC1_SA0_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00208B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00208B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00208C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA0_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020900) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC1_SA1_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020908) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC1_SA1_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020910) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA1_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020930) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020938) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020940) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020948) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020950) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC1_SA1_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC1_SA1_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC1_SA1_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC1_SA1_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC1_SA1_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020980) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC1_SA1_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00209A0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC1_SA1_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00209A8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC1_SA1_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00209B0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00209B8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00209C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA1_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A00) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC1_SA2_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A08) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC1_SA2_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A10) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA2_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A30) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A38) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A40) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A48) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A50) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC1_SA2_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC1_SA2_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC1_SA2_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC1_SA2_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC1_SA2_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020A80) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC1_SA2_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020AA0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC1_SA2_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020AA8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC1_SA2_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020AB0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020AB8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020AC0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA2_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B00) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_l_RSV39                 1
#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_h_RSV39                 63
#define HLP_MSEC_RX_LANE_SC1_SA3_EN_RCV_b_ENABLERECEIVE         0

#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B08) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_l_RSV40                  1
#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_h_RSV40                  63
#define HLP_MSEC_RX_LANE_SC1_SA3_INUSE_b_INUSE                  0

#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B10) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_l_RSV41                   32
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_h_RSV41                   63
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA3_SSCI_h_BITS                    31

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B30) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_l_RSV43         32
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_h_RSV43         63
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_l_INPKTSUNUSEDSA0
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_h_INPKTSUNUSEDSA31

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_WIDTH         2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_ENTRIES_0     2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_ENTRIES_1     8
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B38) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_l_RSV44       32
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_h_RSV44       63
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA0
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA31

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_WIDTH             2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_ENTRIES_0         2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_ENTRIES_1         8
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B40) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_l_RSV45           32
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_h_RSV45           63
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_l_INPKTSNOTVALID  0
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_h_INPKTSNOTVALID  31

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B48) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_l_RSV46             32
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_h_RSV46             63
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_l_INPKTSINVALID     0
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_INVLD_h_INPKTSINVALID     31

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B50) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_l_RSV47                32
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_h_RSV47                63
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_l_INPKTSOK             0
#define HLP_MSEC_RX_LANE_SC1_SA3_STAT_OK_h_INPKTSOK             31

#define HLP_MSEC_RX_LANE_SC1_SA3_KEY_WIDTH                      8
#define HLP_MSEC_RX_LANE_SC1_SA3_KEY_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC1_SA3_KEY_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC1_SA3_KEY(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020B80) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_KEY_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC1_SA3_KEY_h_BITS                     255

#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN_WIDTH                  2
#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN_ENTRIES_0              2
#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN_ENTRIES_1              8
#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN(index1, index0, word)  ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020BA0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN_l_NEXTPN               0
#define HLP_MSEC_RX_LANE_SC1_SA3_NEXT_PN_h_NEXTPN               63

#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020BA8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN_l_LOWESTPN              0
#define HLP_MSEC_RX_LANE_SC1_SA3_MIN_PN_h_LOWESTPN              63

#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_WIDTH           2
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_ENTRIES_0       2
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_ENTRIES_1       8
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020BB0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_l_UPDTNEXTPN    0
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_h_UPDTNEXTPN    63

#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_WIDTH            2
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_ENTRIES_0        2
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_ENTRIES_1        8
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020BB8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_l_UPDTLOWESTPN   0
#define HLP_MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_h_UPDTLOWESTPN   63

#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_WIDTH                     4
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020BC0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_l_RSV42                   96
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_h_RSV42                   127
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_SA3_SALT_h_BITS                    95

#define HLP_MSEC_RX_LANE_SC1_RCV_WIDTH                          2
#define HLP_MSEC_RX_LANE_SC1_RCV_ENTRIES_0                      2
#define HLP_MSEC_RX_LANE_SC1_RCV_ENTRIES_1                      8
#define HLP_MSEC_RX_LANE_SC1_RCV(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020C00) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_RCV_l_RSV38                        1
#define HLP_MSEC_RX_LANE_SC1_RCV_h_RSV38                        63
#define HLP_MSEC_RX_LANE_SC1_RCV_b_RECEIVING                    0

#define HLP_MSEC_RX_LANE_SC1_SCI_WIDTH                          2
#define HLP_MSEC_RX_LANE_SC1_SCI_ENTRIES_0                      2
#define HLP_MSEC_RX_LANE_SC1_SCI_ENTRIES_1                      8
#define HLP_MSEC_RX_LANE_SC1_SCI(index1, index0, word)          ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020C80) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_SCI_l_BITS                         0
#define HLP_MSEC_RX_LANE_SC1_SCI_h_BITS                         63

#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020C90) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA_l_BITS              0
#define HLP_MSEC_RX_LANE_SC1_STAT_UNUSED_SA_h_BITS              63

#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING_WIDTH                2
#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING_ENTRIES_0            2
#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING_ENTRIES_1            8
#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020C98) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING_l_BITS               0
#define HLP_MSEC_RX_LANE_SC1_STAT_NO_USING_h_BITS               63

#define HLP_MSEC_RX_LANE_SC1_STAT_LATE_WIDTH                    2
#define HLP_MSEC_RX_LANE_SC1_STAT_LATE_ENTRIES_0                2
#define HLP_MSEC_RX_LANE_SC1_STAT_LATE_ENTRIES_1                8
#define HLP_MSEC_RX_LANE_SC1_STAT_LATE(index1, index0, word)    ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CA0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_LATE_l_BITS                   0
#define HLP_MSEC_RX_LANE_SC1_STAT_LATE_h_BITS                   63

#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD_WIDTH                 2
#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD_ENTRIES_0             2
#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD_ENTRIES_1             8
#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD(index1, index0, word) ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CA8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD_l_BITS                0
#define HLP_MSEC_RX_LANE_SC1_STAT_NOT_VLD_h_BITS                63

#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CB0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD_l_BITS                  0
#define HLP_MSEC_RX_LANE_SC1_STAT_INVLD_h_BITS                  63

#define HLP_MSEC_RX_LANE_SC1_STAT_DLY_WIDTH                     2
#define HLP_MSEC_RX_LANE_SC1_STAT_DLY_ENTRIES_0                 2
#define HLP_MSEC_RX_LANE_SC1_STAT_DLY_ENTRIES_1                 8
#define HLP_MSEC_RX_LANE_SC1_STAT_DLY(index1, index0, word)     ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CB8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_DLY_l_BITS                    0
#define HLP_MSEC_RX_LANE_SC1_STAT_DLY_h_BITS                    63

#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK_WIDTH                   2
#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK_ENTRIES_0               2
#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK_ENTRIES_1               8
#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK(index1, index0, word)   ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CC0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK_l_BITS                  0
#define HLP_MSEC_RX_LANE_SC1_STAT_UNCHK_h_BITS                  63

#define HLP_MSEC_RX_LANE_SC1_STAT_OK_WIDTH                      2
#define HLP_MSEC_RX_LANE_SC1_STAT_OK_ENTRIES_0                  2
#define HLP_MSEC_RX_LANE_SC1_STAT_OK_ENTRIES_1                  8
#define HLP_MSEC_RX_LANE_SC1_STAT_OK(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CC8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_OK_l_BITS                     0
#define HLP_MSEC_RX_LANE_SC1_STAT_OK_h_BITS                     63

#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CD0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_l_BITS              0
#define HLP_MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_h_BITS              63

#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE_WIDTH               2
#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE_ENTRIES_0           2
#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE_ENTRIES_1           8
#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE(index1, index0, word)((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0020CD8) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE_l_BITS              0
#define HLP_MSEC_RX_LANE_SC1_STAT_DECR_BYTE_h_BITS              63

#define HLP_MSEC_RX_LANE_SCI_DFLT_WIDTH                         2
#define HLP_MSEC_RX_LANE_SCI_DFLT_ENTRIES_0                     2
#define HLP_MSEC_RX_LANE_SCI_DFLT_ENTRIES_1                     8
#define HLP_MSEC_RX_LANE_SCI_DFLT(index1, index0, word)         ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x0021400) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_LANE_SCI_DFLT_l_RSV35                       1
#define HLP_MSEC_RX_LANE_SCI_DFLT_h_RSV35                       63
#define HLP_MSEC_RX_LANE_SCI_DFLT_b_BITS                        0

#define HLP_MSEC_PTI_RX_LANE_THROUGH_WIDTH                      2
#define HLP_MSEC_PTI_RX_LANE_THROUGH_ENTRIES_0                  2
#define HLP_MSEC_PTI_RX_LANE_THROUGH_ENTRIES_1                  8
#define HLP_MSEC_PTI_RX_LANE_THROUGH(index1, index0, word)      ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00214C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_PTI_RX_LANE_THROUGH_l_PTI_RX_THROUGH_CNTR      0
#define HLP_MSEC_PTI_RX_LANE_THROUGH_h_PTI_RX_THROUGH_CNTR      63

#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED_WIDTH                 2
#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED_ENTRIES_0             2
#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED_ENTRIES_1             8
#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED(index1, index0, word) ((0x0040000) * ((index1) - 0) + (0x0002000) * ((index0) - 0) + ((word)*4)+ (0x00214C8) + (HLP_MSEC_BASE))

#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED_l_BITS                0
#define HLP_MSEC_PTI_RX_LANE_UNCONTROLLED_h_BITS                63

#define HLP_MSEC_RX_CNTRL_WIDTH                                 2
#define HLP_MSEC_RX_CNTRL_ENTRIES                               8
#define HLP_MSEC_RX_CNTRL(index, word)                          ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0029400) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_CNTRL_l_RSV33                               16
#define HLP_MSEC_RX_CNTRL_h_RSV33                               63
#define HLP_MSEC_RX_CNTRL_l_RESERVED                            3
#define HLP_MSEC_RX_CNTRL_h_RESERVED                            15
#define HLP_MSEC_RX_CNTRL_b_REPLAYPROTECT                       2
#define HLP_MSEC_RX_CNTRL_l_VALIDATEFRAMES                      0
#define HLP_MSEC_RX_CNTRL_h_VALIDATEFRAMES                      1

#define HLP_MSEC_RX_RPLY_WIN_WIDTH                              2
#define HLP_MSEC_RX_RPLY_WIN_ENTRIES                            8
#define HLP_MSEC_RX_RPLY_WIN(index, word)                       ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0029408) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_RPLY_WIN_l_RSV34                            32
#define HLP_MSEC_RX_RPLY_WIN_h_RSV34                            63
#define HLP_MSEC_RX_RPLY_WIN_l_BITS                             0
#define HLP_MSEC_RX_RPLY_WIN_h_BITS                             31

#define HLP_MSEC_RX_ADD_FCS_WIDTH                               2
#define HLP_MSEC_RX_ADD_FCS_ENTRIES                             8
#define HLP_MSEC_RX_ADD_FCS(index, word)                        ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0029410) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_ADD_FCS_l_RSV36                             1
#define HLP_MSEC_RX_ADD_FCS_h_RSV36                             63
#define HLP_MSEC_RX_ADD_FCS_b_BITS                              0

#define HLP_MSEC_RX_KEEP_TAG_WIDTH                              2
#define HLP_MSEC_RX_KEEP_TAG_ENTRIES                            8
#define HLP_MSEC_RX_KEEP_TAG(index, word)                       ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0029418) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_KEEP_TAG_l_RSV37                            1
#define HLP_MSEC_RX_KEEP_TAG_h_RSV37                            63
#define HLP_MSEC_RX_KEEP_TAG_b_BITS                             0

#define HLP_MSEC_RX_DBG_WIDTH                                   4
#define HLP_MSEC_RX_DBG_ENTRIES                                 8
#define HLP_MSEC_RX_DBG(index, word)                            ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0029480) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_DBG_l_BITS                                  0
#define HLP_MSEC_RX_DBG_h_BITS                                  127

#define HLP_MSEC_RX_DBG_PTI_WIDTH                               2
#define HLP_MSEC_RX_DBG_PTI_ENTRIES                             8
#define HLP_MSEC_RX_DBG_PTI(index, word)                        ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x00294C0) + (HLP_MSEC_BASE))

#define HLP_MSEC_RX_DBG_PTI_l_BITS                              0
#define HLP_MSEC_RX_DBG_PTI_h_BITS                              63


/******** MSEC_SHELL_CTL_BASE *******/
#define HLP_MSEC_SHELL_CTL_BASE                                 (0x0400100)
#define HLP_MSEC_SHELL_CTL_SIZE                                 (0x0200000)

#define HLP_MSEC_ECC_COR_ERR_WIDTH                              2
#define HLP_MSEC_ECC_COR_ERR_ENTRIES                            8
#define HLP_MSEC_ECC_COR_ERR(index, word)                       ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_ECC_COR_ERR_l__RSVD_                           12
#define HLP_MSEC_ECC_COR_ERR_h__RSVD_                           31
#define HLP_MSEC_ECC_COR_ERR_l_COUNTER                          0
#define HLP_MSEC_ECC_COR_ERR_h_COUNTER                          11

#define HLP_MSEC_ECC_UNCOR_ERR_WIDTH                            2
#define HLP_MSEC_ECC_UNCOR_ERR_ENTRIES                          8
#define HLP_MSEC_ECC_UNCOR_ERR(index, word)                     ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_ECC_UNCOR_ERR_l__RSVD_                         12
#define HLP_MSEC_ECC_UNCOR_ERR_h__RSVD_                         31
#define HLP_MSEC_ECC_UNCOR_ERR_l_COUNTER                        0
#define HLP_MSEC_ECC_UNCOR_ERR_h_COUNTER                        11

#define HLP_MSEC_STAT_MEM1_STATUS_WIDTH                         2
#define HLP_MSEC_STAT_MEM1_STATUS_ENTRIES                       8
#define HLP_MSEC_STAT_MEM1_STATUS(index, word)                  ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_STAT_MEM1_STATUS_l__RSVD1_                     30
#define HLP_MSEC_STAT_MEM1_STATUS_h__RSVD1_                     31
#define HLP_MSEC_STAT_MEM1_STATUS_l_ERROR_ADDRESS               12
#define HLP_MSEC_STAT_MEM1_STATUS_h_ERROR_ADDRESS               29
#define HLP_MSEC_STAT_MEM1_STATUS_l__RSVD0_                     4
#define HLP_MSEC_STAT_MEM1_STATUS_h__RSVD0_                     11
#define HLP_MSEC_STAT_MEM1_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_MSEC_STAT_MEM1_STATUS_b_INIT_DONE                   2
#define HLP_MSEC_STAT_MEM1_STATUS_b_ECC_CORRECTABLE             1
#define HLP_MSEC_STAT_MEM1_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_MSEC_STAT_MEM1_CONFIG_WIDTH                         2
#define HLP_MSEC_STAT_MEM1_CONFIG_ENTRIES                       8
#define HLP_MSEC_STAT_MEM1_CONFIG(index, word)                  ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_STAT_MEM1_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_MSEC_STAT_MEM1_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_MSEC_STAT_MEM1_CONFIG_l__RSVD3_                     20
#define HLP_MSEC_STAT_MEM1_CONFIG_h__RSVD3_                     24
#define HLP_MSEC_STAT_MEM1_CONFIG_l_READ_MARGIN                 16
#define HLP_MSEC_STAT_MEM1_CONFIG_h_READ_MARGIN                 19
#define HLP_MSEC_STAT_MEM1_CONFIG_l__RSVD2_                     13
#define HLP_MSEC_STAT_MEM1_CONFIG_h__RSVD2_                     15
#define HLP_MSEC_STAT_MEM1_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_MSEC_STAT_MEM1_CONFIG_l__RSVD1_                     10
#define HLP_MSEC_STAT_MEM1_CONFIG_h__RSVD1_                     11
#define HLP_MSEC_STAT_MEM1_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_MSEC_STAT_MEM1_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_MSEC_STAT_MEM1_CONFIG_l__RSVD0_                     6
#define HLP_MSEC_STAT_MEM1_CONFIG_h__RSVD0_                     7
#define HLP_MSEC_STAT_MEM1_CONFIG_b_MASK_INT                    5
#define HLP_MSEC_STAT_MEM1_CONFIG_b_LS_BYPASS                   4
#define HLP_MSEC_STAT_MEM1_CONFIG_b_LS_FORCE                    3
#define HLP_MSEC_STAT_MEM1_CONFIG_b_INVERT_2                    2
#define HLP_MSEC_STAT_MEM1_CONFIG_b_INVERT_1                    1
#define HLP_MSEC_STAT_MEM1_CONFIG_b_ECC_ENABLE                  0

#define HLP_MSEC_STAT_MEM2_STATUS_WIDTH                         2
#define HLP_MSEC_STAT_MEM2_STATUS_ENTRIES                       8
#define HLP_MSEC_STAT_MEM2_STATUS(index, word)                  ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_STAT_MEM2_STATUS_l__RSVD1_                     30
#define HLP_MSEC_STAT_MEM2_STATUS_h__RSVD1_                     31
#define HLP_MSEC_STAT_MEM2_STATUS_l_ERROR_ADDRESS               12
#define HLP_MSEC_STAT_MEM2_STATUS_h_ERROR_ADDRESS               29
#define HLP_MSEC_STAT_MEM2_STATUS_l__RSVD0_                     4
#define HLP_MSEC_STAT_MEM2_STATUS_h__RSVD0_                     11
#define HLP_MSEC_STAT_MEM2_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_MSEC_STAT_MEM2_STATUS_b_INIT_DONE                   2
#define HLP_MSEC_STAT_MEM2_STATUS_b_ECC_CORRECTABLE             1
#define HLP_MSEC_STAT_MEM2_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_MSEC_STAT_MEM2_CONFIG_WIDTH                         2
#define HLP_MSEC_STAT_MEM2_CONFIG_ENTRIES                       8
#define HLP_MSEC_STAT_MEM2_CONFIG(index, word)                  ((0x0040000) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_MSEC_SHELL_CTL_BASE))

#define HLP_MSEC_STAT_MEM2_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_MSEC_STAT_MEM2_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_MSEC_STAT_MEM2_CONFIG_l__RSVD3_                     20
#define HLP_MSEC_STAT_MEM2_CONFIG_h__RSVD3_                     24
#define HLP_MSEC_STAT_MEM2_CONFIG_l_READ_MARGIN                 16
#define HLP_MSEC_STAT_MEM2_CONFIG_h_READ_MARGIN                 19
#define HLP_MSEC_STAT_MEM2_CONFIG_l__RSVD2_                     13
#define HLP_MSEC_STAT_MEM2_CONFIG_h__RSVD2_                     15
#define HLP_MSEC_STAT_MEM2_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_MSEC_STAT_MEM2_CONFIG_l__RSVD1_                     10
#define HLP_MSEC_STAT_MEM2_CONFIG_h__RSVD1_                     11
#define HLP_MSEC_STAT_MEM2_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_MSEC_STAT_MEM2_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_MSEC_STAT_MEM2_CONFIG_l__RSVD0_                     6
#define HLP_MSEC_STAT_MEM2_CONFIG_h__RSVD0_                     7
#define HLP_MSEC_STAT_MEM2_CONFIG_b_MASK_INT                    5
#define HLP_MSEC_STAT_MEM2_CONFIG_b_LS_BYPASS                   4
#define HLP_MSEC_STAT_MEM2_CONFIG_b_LS_FORCE                    3
#define HLP_MSEC_STAT_MEM2_CONFIG_b_INVERT_2                    2
#define HLP_MSEC_STAT_MEM2_CONFIG_b_INVERT_1                    1
#define HLP_MSEC_STAT_MEM2_CONFIG_b_ECC_ENABLE                  0


/******** MAC_BASE *******/
#define HLP_MAC_BASE                                            (0x0600000)
#define HLP_MAC_SIZE                                            (0x0020000)

#define HLP_MAC_SCRATCH_WIDTH                                   2
#define HLP_MAC_SCRATCH_ENTRIES                                 32
#define HLP_MAC_SCRATCH(index, word)                            ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MAC_BASE))

#define HLP_MAC_SCRATCH_l_SCRATCH                               0
#define HLP_MAC_SCRATCH_h_SCRATCH                               63

#define HLP_MAC_IP_WIDTH                                        2
#define HLP_MAC_IP_ENTRIES                                      32
#define HLP_MAC_IP(index, word)                                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_MAC_BASE))

#define HLP_MAC_IP_b_PIA_TX_FIFO_UNDERRUN                       34
#define HLP_MAC_IP_b_PIA_TX_FIFO_OVERRUN                        33
#define HLP_MAC_IP_b_PIA_RX_FIFO_OVERRUN                        32
#define HLP_MAC_IP_b_INVALID_SPEED                              31
#define HLP_MAC_IP_b_PRI_ENC_IPV4                               30
#define HLP_MAC_IP_b_PRI_ENC_IPV6                               29
#define HLP_MAC_IP_b_PRI_ENC_MPLS1                              28
#define HLP_MAC_IP_b_PRI_ENC_MPLS2                              27
#define HLP_MAC_IP_b_PRI_ENC_VLAN1                              26
#define HLP_MAC_IP_b_PRI_ENC_VLAN2                              25
#define HLP_MAC_IP_b_LINK_FAULT_DEBOUNCED                       24
#define HLP_MAC_IP_b_LINK_FAULT_CHANGE                          23
#define HLP_MAC_IP_b_LPI_RX                                     22
#define HLP_MAC_IP_b_RX_LINK_UP                                 21
#define HLP_MAC_IP_b_TX_FRAME                                   20
#define HLP_MAC_IP_b_RX_FRAME                                   19
#define HLP_MAC_IP_b_RX_SEQ_OR_SIG                              18
#define HLP_MAC_IP_b_ERROR_RX_PREAMBLE                          17
#define HLP_MAC_IP_b_ERROR_RX_CODE                              16
#define HLP_MAC_IP_b_ERROR_RX_FRAME                             15
#define HLP_MAC_IP_b_ERROR_RX_FCS                               14
#define HLP_MAC_IP_b_ERROR_RX_OVERSIZE                          13
#define HLP_MAC_IP_b_ERROR_RX_JABBER                            12
#define HLP_MAC_IP_b_ERROR_RX_UNDERSIZE                         11
#define HLP_MAC_IP_b_ERROR_RX_RUNT                              10
#define HLP_MAC_IP_b_ERROR_RX_OVERRUN                           9
#define HLP_MAC_IP_b_ERROR_TX_DATA_CORRUPT                      8
#define HLP_MAC_IP_b_ERROR_TX_FCS                               7
#define HLP_MAC_IP_b_ERROR_TX_UNDERRUN                          6
#define HLP_MAC_IP_b_TIMEOUT_DROP                               5
#define HLP_MAC_IP_b_LPI_SILENT                                 4
#define HLP_MAC_IP_b_CONTROL_FRAME_SENT                         3
#define HLP_MAC_IP_b_PAUSE_CONGESTION                           2
#define HLP_MAC_IP_b_PFC_CONGESTION                             1
#define HLP_MAC_IP_b_STATS_READY                                0

#define HLP_MAC_IM_WIDTH                                        2
#define HLP_MAC_IM_ENTRIES                                      32
#define HLP_MAC_IM(index, word)                                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_MAC_BASE))

#define HLP_MAC_IM_b_PIA_TX_FIFO_UNDERRUN                       34
#define HLP_MAC_IM_b_PIA_TX_FIFO_OVERRUN                        33
#define HLP_MAC_IM_b_PIA_RX_FIFO_OVERRUN                        32
#define HLP_MAC_IM_b_INVALID_SPEED                              31
#define HLP_MAC_IM_b_PRI_ENC_IPV4                               30
#define HLP_MAC_IM_b_PRI_ENC_IPV6                               29
#define HLP_MAC_IM_b_PRI_ENC_MPLS1                              28
#define HLP_MAC_IM_b_PRI_ENC_MPLS2                              27
#define HLP_MAC_IM_b_PRI_ENC_VLAN1                              26
#define HLP_MAC_IM_b_PRI_ENC_VLAN2                              25
#define HLP_MAC_IM_b_LINK_FAULT_DEBOUNCED                       24
#define HLP_MAC_IM_b_LINK_FAULT_CHANGE                          23
#define HLP_MAC_IM_b_LPI_RX                                     22
#define HLP_MAC_IM_b_RX_LINK_UP                                 21
#define HLP_MAC_IM_b_TX_FRAME                                   20
#define HLP_MAC_IM_b_RX_FRAME                                   19
#define HLP_MAC_IM_b_RX_SEQ_OR_SIG                              18
#define HLP_MAC_IM_b_ERROR_RX_PREAMBLE                          17
#define HLP_MAC_IM_b_ERROR_RX_CODE                              16
#define HLP_MAC_IM_b_ERROR_RX_FRAME                             15
#define HLP_MAC_IM_b_ERROR_RX_FCS                               14
#define HLP_MAC_IM_b_ERROR_RX_OVERSIZE                          13
#define HLP_MAC_IM_b_ERROR_RX_JABBER                            12
#define HLP_MAC_IM_b_ERROR_RX_UNDERSIZE                         11
#define HLP_MAC_IM_b_ERROR_RX_RUNT                              10
#define HLP_MAC_IM_b_ERROR_RX_OVERRUN                           9
#define HLP_MAC_IM_b_ERROR_TX_DATA_CORRUPT                      8
#define HLP_MAC_IM_b_ERROR_TX_FCS                               7
#define HLP_MAC_IM_b_ERROR_TX_UNDERRUN                          6
#define HLP_MAC_IM_b_TIMEOUT_DROP                               5
#define HLP_MAC_IM_b_LPI_SILENT                                 4
#define HLP_MAC_IM_b_CONTROL_FRAME_SENT                         3
#define HLP_MAC_IM_b_PAUSE_CONGESTION                           2
#define HLP_MAC_IM_b_PFC_CONGESTION                             1
#define HLP_MAC_IM_b_STATS_READY                                0

#define HLP_MAC_CFG_WIDTH                                       2
#define HLP_MAC_CFG_ENTRIES                                     32
#define HLP_MAC_CFG(index, word)                                ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_MAC_BASE))

#define HLP_MAC_CFG_b_LINK_STATUS_IGNORE_LPI                    32
#define HLP_MAC_CFG_l_ACTIVITY_TIMEOUT                          22
#define HLP_MAC_CFG_h_ACTIVITY_TIMEOUT                          31
#define HLP_MAC_CFG_l_ACTIVITY_TIMESCALE                        19
#define HLP_MAC_CFG_h_ACTIVITY_TIMESCALE                        21
#define HLP_MAC_CFG_b_MAC_LINKUP_ENABLE                         18
#define HLP_MAC_CFG_b_STATS_CLR_ON_SNAP                         17
#define HLP_MAC_CFG_b_STATS_REQUEST                             16
#define HLP_MAC_CFG_l_MAC_CONTROL_MODE                          14
#define HLP_MAC_CFG_h_MAC_CONTROL_MODE                          15
#define HLP_MAC_CFG_l_MAX_FRAME_LENGTH                          0
#define HLP_MAC_CFG_h_MAX_FRAME_LENGTH                          13

#define HLP_MAC_PATH_CFG_WIDTH                                  2
#define HLP_MAC_PATH_CFG_ENTRIES                                32
#define HLP_MAC_PATH_CFG(index, word)                           ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_MAC_BASE))

#define HLP_MAC_PATH_CFG_b_MSEC_ENABLE                          3
#define HLP_MAC_PATH_CFG_b_MSEC_HOLD                            2
#define HLP_MAC_PATH_CFG_b_MII_LOOPBACK                         1
#define HLP_MAC_PATH_CFG_b_SWITCH_LOOPBACK                      0

#define HLP_MAC_STATUS_WIDTH                                    2
#define HLP_MAC_STATUS_ENTRIES                                  32
#define HLP_MAC_STATUS(index, word)                             ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_MAC_BASE))

#define HLP_MAC_STATUS_b_MSEC_EMPTY                             17
#define HLP_MAC_STATUS_b_STATS_IN_PROGRESS                      16
#define HLP_MAC_STATUS_b_STATS_READY                            15
#define HLP_MAC_STATUS_l_LINK_FAULT_DEBOUNCED                   13
#define HLP_MAC_STATUS_h_LINK_FAULT_DEBOUNCED                   14
#define HLP_MAC_STATUS_l_LINK_FAULT_MAC                         11
#define HLP_MAC_STATUS_h_LINK_FAULT_MAC                         12
#define HLP_MAC_STATUS_l_LINK_FAULT                             9
#define HLP_MAC_STATUS_h_LINK_FAULT                             10
#define HLP_MAC_STATUS_b_TX_LINK_UP                             8
#define HLP_MAC_STATUS_b_RX_LINK_UP                             7
#define HLP_MAC_STATUS_b_TRANSMITTING                           6
#define HLP_MAC_STATUS_b_RECEIVING                              5
#define HLP_MAC_STATUS_b_LPI_TX                                 4
#define HLP_MAC_STATUS_b_LPI_RX                                 3
#define HLP_MAC_STATUS_b_LPI_SILENT                             2
#define HLP_MAC_STATUS_b_ACTIVITY                               1
#define HLP_MAC_STATUS_b_LINK_STATUS                            0

#define HLP_MAC_SA_WIDTH                                        2
#define HLP_MAC_SA_ENTRIES                                      32
#define HLP_MAC_SA(index, word)                                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000030) + (HLP_MAC_BASE))

#define HLP_MAC_SA_l_PHYS_ADDRESS                               0
#define HLP_MAC_SA_h_PHYS_ADDRESS                               47

#define HLP_MAC_TX_MII_CFG_WIDTH                                2
#define HLP_MAC_TX_MII_CFG_ENTRIES                              32
#define HLP_MAC_TX_MII_CFG(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000038) + (HLP_MAC_BASE))

#define HLP_MAC_TX_MII_CFG_b_IFG_ENABLE_DIC                     38
#define HLP_MAC_TX_MII_CFG_l_IFG_MIN_BYTES                      32
#define HLP_MAC_TX_MII_CFG_h_IFG_MIN_BYTES                      37
#define HLP_MAC_TX_MII_CFG_l_FAULT_MODE                         29
#define HLP_MAC_TX_MII_CFG_h_FAULT_MODE                         31
#define HLP_MAC_TX_MII_CFG_b_LPI_REQUEST                        28
#define HLP_MAC_TX_MII_CFG_b_LPI_AUTOMATIC_START                27
#define HLP_MAC_TX_MII_CFG_b_LPI_AUTOMATIC_STOP                 26
#define HLP_MAC_TX_MII_CFG_l_LPI_TIMEOUT                        16
#define HLP_MAC_TX_MII_CFG_h_LPI_TIMEOUT                        25
#define HLP_MAC_TX_MII_CFG_l_LPI_TIMESCALE                      13
#define HLP_MAC_TX_MII_CFG_h_LPI_TIMESCALE                      15
#define HLP_MAC_TX_MII_CFG_l_LPI_ACTIVITY_TIMEOUT               3
#define HLP_MAC_TX_MII_CFG_h_LPI_ACTIVITY_TIMEOUT               12
#define HLP_MAC_TX_MII_CFG_l_LPI_ACTIVITY_TIMESCALE             0
#define HLP_MAC_TX_MII_CFG_h_LPI_ACTIVITY_TIMESCALE             2

#define HLP_MAC_TX_PATH_CFG_WIDTH                               2
#define HLP_MAC_TX_PATH_CFG_ENTRIES                             32
#define HLP_MAC_TX_PATH_CFG(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000040) + (HLP_MAC_BASE))

#define HLP_MAC_TX_PATH_CFG_b_DISABLE_AGE_DROP                  33
#define HLP_MAC_TX_PATH_CFG_b_DRAIN_MODE                        32
#define HLP_MAC_TX_PATH_CFG_l_FORCE_XOFF_ENABLE                 24
#define HLP_MAC_TX_PATH_CFG_h_FORCE_XOFF_ENABLE                 31
#define HLP_MAC_TX_PATH_CFG_l_FORCE_XOFF_VALUE                  16
#define HLP_MAC_TX_PATH_CFG_h_FORCE_XOFF_VALUE                  23
#define HLP_MAC_TX_PATH_CFG_l_PAUSE_TIME                        0
#define HLP_MAC_TX_PATH_CFG_h_PAUSE_TIME                        15

#define HLP_MAC_TX_SEQUENCE_WIDTH                               2
#define HLP_MAC_TX_SEQUENCE_ENTRIES                             32
#define HLP_MAC_TX_SEQUENCE(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000048) + (HLP_MAC_BASE))

#define HLP_MAC_TX_SEQUENCE_l_D                                 0
#define HLP_MAC_TX_SEQUENCE_h_D                                 31

#define HLP_MAC_TX_CONTROL_STATUS_WIDTH                         2
#define HLP_MAC_TX_CONTROL_STATUS_ENTRIES                       32
#define HLP_MAC_TX_CONTROL_STATUS(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000050) + (HLP_MAC_BASE))

#define HLP_MAC_TX_CONTROL_STATUS_l_XOFF                        17
#define HLP_MAC_TX_CONTROL_STATUS_h_XOFF                        24
#define HLP_MAC_TX_CONTROL_STATUS_l_PAUSE_REFRESH_TIMER         0
#define HLP_MAC_TX_CONTROL_STATUS_h_PAUSE_REFRESH_TIMER         16

#define HLP_MAC_RX_MII_CFG_WIDTH                                2
#define HLP_MAC_RX_MII_CFG_ENTRIES                              32
#define HLP_MAC_RX_MII_CFG(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000058) + (HLP_MAC_BASE))

#define HLP_MAC_RX_MII_CFG_l_MIN_EVENT_RATE                     45
#define HLP_MAC_RX_MII_CFG_h_MIN_EVENT_RATE                     48
#define HLP_MAC_RX_MII_CFG_b_LINK_FAULT_DISABLE                 44
#define HLP_MAC_RX_MII_CFG_b_FORCE_BAD_FCS                      43
#define HLP_MAC_RX_MII_CFG_b_IGNORE_CODE_ERROR                  42
#define HLP_MAC_RX_MII_CFG_b_IGNORE_FCS_ERROR                   41
#define HLP_MAC_RX_MII_CFG_b_IGNORE_OVERSIZE_ERROR              40
#define HLP_MAC_RX_MII_CFG_b_IGNORE_PREAMBLE_ERROR              39
#define HLP_MAC_RX_MII_CFG_l_LPI_RX_TIMEOUT                     29
#define HLP_MAC_RX_MII_CFG_h_LPI_RX_TIMEOUT                     38
#define HLP_MAC_RX_MII_CFG_l_LPI_RX_TIMESCALE                   26
#define HLP_MAC_RX_MII_CFG_h_LPI_RX_TIMESCALE                   28
#define HLP_MAC_RX_MII_CFG_l_LINK_UP_TIMEOUT                    16
#define HLP_MAC_RX_MII_CFG_h_LINK_UP_TIMEOUT                    25
#define HLP_MAC_RX_MII_CFG_l_LINK_UP_TIMESCALE                  13
#define HLP_MAC_RX_MII_CFG_h_LINK_UP_TIMESCALE                  15
#define HLP_MAC_RX_MII_CFG_l_LINK_DOWN_TIMEOUT                  3
#define HLP_MAC_RX_MII_CFG_h_LINK_DOWN_TIMEOUT                  12
#define HLP_MAC_RX_MII_CFG_l_LINK_DOWN_TIMESCALE                0
#define HLP_MAC_RX_MII_CFG_h_LINK_DOWN_TIMESCALE                2

#define HLP_MAC_RX_PATH_CFG_WIDTH                               2
#define HLP_MAC_RX_PATH_CFG_ENTRIES                             32
#define HLP_MAC_RX_PATH_CFG(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000060) + (HLP_MAC_BASE))

#define HLP_MAC_RX_PATH_CFG_b_DRAIN_MODE                        21
#define HLP_MAC_RX_PATH_CFG_l_FORCE_XOFF_ENABLE                 13
#define HLP_MAC_RX_PATH_CFG_h_FORCE_XOFF_ENABLE                 20
#define HLP_MAC_RX_PATH_CFG_l_FORCE_XOFF_VALUE                  5
#define HLP_MAC_RX_PATH_CFG_h_FORCE_XOFF_VALUE                  12
#define HLP_MAC_RX_PATH_CFG_b_FORWARD_PAUSE                     4
#define HLP_MAC_RX_PATH_CFG_b_FORWARD_PFC                       3
#define HLP_MAC_RX_PATH_CFG_l_SELECT_TIMER                      0
#define HLP_MAC_RX_PATH_CFG_h_SELECT_TIMER                      2

#define HLP_MAC_RX_PARSER_CFG_1_WIDTH                           2
#define HLP_MAC_RX_PARSER_CFG_1_ENTRIES                         32
#define HLP_MAC_RX_PARSER_CFG_1(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000068) + (HLP_MAC_BASE))

#define HLP_MAC_RX_PARSER_CFG_1_l_EVENT_COUNTER_SELECT          36
#define HLP_MAC_RX_PARSER_CFG_1_h_EVENT_COUNTER_SELECT          38
#define HLP_MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE1_SEL           34
#define HLP_MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE1_SEL           35
#define HLP_MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE2_SEL           32
#define HLP_MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE2_SEL           33
#define HLP_MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE1               16
#define HLP_MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE1               31
#define HLP_MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE2               0
#define HLP_MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE2               15

#define HLP_MAC_RX_PARSER_CFG_2_WIDTH                           2
#define HLP_MAC_RX_PARSER_CFG_2_ENTRIES                         32
#define HLP_MAC_RX_PARSER_CFG_2(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000070) + (HLP_MAC_BASE))

#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE1               46
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE1               47
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE2               44
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE2               45
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE3               42
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE3               43
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE4               40
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE4               41
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_ENC_META                  32
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_ENC_META                  39
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_ENC_MPLS1                 24
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_ENC_MPLS1                 31
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_ENC_MPLS2                 16
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_ENC_MPLS2                 23
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_ENC_VLAN1                 8
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_ENC_VLAN1                 15
#define HLP_MAC_RX_PARSER_CFG_2_l_PRI_ENC_VLAN2                 0
#define HLP_MAC_RX_PARSER_CFG_2_h_PRI_ENC_VLAN2                 7

#define HLP_MAC_RX_PARSER_CFG_3_WIDTH                           2
#define HLP_MAC_RX_PARSER_CFG_3_ENTRIES                         32
#define HLP_MAC_RX_PARSER_CFG_3(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000078) + (HLP_MAC_BASE))

#define HLP_MAC_RX_PARSER_CFG_3_l_PRI_ENC_IP                    0
#define HLP_MAC_RX_PARSER_CFG_3_h_PRI_ENC_IP                    63

#define HLP_MAC_RX_SEQUENCE_WIDTH                               2
#define HLP_MAC_RX_SEQUENCE_ENTRIES                             32
#define HLP_MAC_RX_SEQUENCE(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_MAC_BASE))

#define HLP_MAC_RX_SEQUENCE_l_D                                 0
#define HLP_MAC_RX_SEQUENCE_h_D                                 31

#define HLP_MAC_RX_CONTROL_STATUS_WIDTH                         2
#define HLP_MAC_RX_CONTROL_STATUS_ENTRIES                       32
#define HLP_MAC_RX_CONTROL_STATUS(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000088) + (HLP_MAC_BASE))

#define HLP_MAC_RX_CONTROL_STATUS_l_XOFF                        41
#define HLP_MAC_RX_CONTROL_STATUS_h_XOFF                        48
#define HLP_MAC_RX_CONTROL_STATUS_b_PAUSE_TIMER_DONE            40
#define HLP_MAC_RX_CONTROL_STATUS_l_PFC_TIMER_DONE              32
#define HLP_MAC_RX_CONTROL_STATUS_h_PFC_TIMER_DONE              39
#define HLP_MAC_RX_CONTROL_STATUS_l_PRIORITY_ENABLE_VECTOR      16
#define HLP_MAC_RX_CONTROL_STATUS_h_PRIORITY_ENABLE_VECTOR      31
#define HLP_MAC_RX_CONTROL_STATUS_l_SELECTED_PAUSE_TIMER        0
#define HLP_MAC_RX_CONTROL_STATUS_h_SELECTED_PAUSE_TIMER        15

#define HLP_MAC_RX_LINK_COUNTER_WIDTH                           2
#define HLP_MAC_RX_LINK_COUNTER_ENTRIES                         32
#define HLP_MAC_RX_LINK_COUNTER(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000090) + (HLP_MAC_BASE))

#define HLP_MAC_RX_LINK_COUNTER_l_NO_FAULT                      20
#define HLP_MAC_RX_LINK_COUNTER_h_NO_FAULT                      31
#define HLP_MAC_RX_LINK_COUNTER_l_LOCAL_FAULT                   10
#define HLP_MAC_RX_LINK_COUNTER_h_LOCAL_FAULT                   19
#define HLP_MAC_RX_LINK_COUNTER_l_REMOTE_FAULT                  0
#define HLP_MAC_RX_LINK_COUNTER_h_REMOTE_FAULT                  9

#define HLP_MAC_RX_PARSER_COUNTER_WIDTH                         2
#define HLP_MAC_RX_PARSER_COUNTER_ENTRIES                       32
#define HLP_MAC_RX_PARSER_COUNTER(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000098) + (HLP_MAC_BASE))

#define HLP_MAC_RX_PARSER_COUNTER_l_COUNT                       0
#define HLP_MAC_RX_PARSER_COUNTER_h_COUNT                       31

#define HLP_MAC_PIA_CFG_WIDTH                                   2
#define HLP_MAC_PIA_CFG_ENTRIES                                 32
#define HLP_MAC_PIA_CFG(index, word)                            ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x00000A0) + (HLP_MAC_BASE))

#define HLP_MAC_PIA_CFG_b_XOFF_ENABLE                           10
#define HLP_MAC_PIA_CFG_b_ONPI_MASTER_MODE                      9
#define HLP_MAC_PIA_CFG_l_ONPI_SPEED                            1
#define HLP_MAC_PIA_CFG_h_ONPI_SPEED                            8
#define HLP_MAC_PIA_CFG_b_ONPI_ENABLE                           0

#define HLP_MAC_PIA_STATUS_WIDTH                                2
#define HLP_MAC_PIA_STATUS_ENTRIES                              32
#define HLP_MAC_PIA_STATUS(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x00000A8) + (HLP_MAC_BASE))

#define HLP_MAC_PIA_STATUS_l_ONPI_SPEED                         24
#define HLP_MAC_PIA_STATUS_h_ONPI_SPEED                         31
#define HLP_MAC_PIA_STATUS_l_TX_FIFO_DEPTH                      19
#define HLP_MAC_PIA_STATUS_h_TX_FIFO_DEPTH                      23
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_FULL                       18
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_AFULL                      17
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_AEMPTY                     16
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_EMPTY                      15
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_PARITY_ERR                 14
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_OVERFLOW                   13
#define HLP_MAC_PIA_STATUS_b_TX_FIFO_UNDERFLOW                  12
#define HLP_MAC_PIA_STATUS_l_RX_FIFO_DEPTH                      7
#define HLP_MAC_PIA_STATUS_h_RX_FIFO_DEPTH                      11
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_FULL                       6
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_AFULL                      5
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_AEMPTY                     4
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_EMPTY                      3
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_PARITY_ERR                 2
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_OVERFLOW                   1
#define HLP_MAC_PIA_STATUS_b_RX_FIFO_UNDERFLOW                  0

#define HLP_MAC_STAT_TX_OCTET_WIDTH                             2
#define HLP_MAC_STAT_TX_OCTET_ENTRIES                           32
#define HLP_MAC_STAT_TX_OCTET(index, word)                      ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_OCTET_l_COUNT                           0
#define HLP_MAC_STAT_TX_OCTET_h_COUNT                           63

#define HLP_MAC_STAT_TX_BAD_OCTET_WIDTH                         2
#define HLP_MAC_STAT_TX_BAD_OCTET_ENTRIES                       32
#define HLP_MAC_STAT_TX_BAD_OCTET(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000108) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_BAD_OCTET_l_COUNT                       0
#define HLP_MAC_STAT_TX_BAD_OCTET_h_COUNT                       63

#define HLP_MAC_STAT_TX_FRAME_WIDTH                             2
#define HLP_MAC_STAT_TX_FRAME_ENTRIES                           32
#define HLP_MAC_STAT_TX_FRAME(index, word)                      ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000110) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_FRAME_l_COUNT                           0
#define HLP_MAC_STAT_TX_FRAME_h_COUNT                           63

#define HLP_MAC_STAT_TX_BAD_FRAME_WIDTH                         2
#define HLP_MAC_STAT_TX_BAD_FRAME_ENTRIES                       32
#define HLP_MAC_STAT_TX_BAD_FRAME(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000118) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_BAD_FRAME_l_COUNT                       0
#define HLP_MAC_STAT_TX_BAD_FRAME_h_COUNT                       63

#define HLP_MAC_STAT_TX_FCS_ERROR_WIDTH                         2
#define HLP_MAC_STAT_TX_FCS_ERROR_ENTRIES                       32
#define HLP_MAC_STAT_TX_FCS_ERROR(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000120) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_FCS_ERROR_l_COUNT                       0
#define HLP_MAC_STAT_TX_FCS_ERROR_h_COUNT                       63

#define HLP_MAC_STAT_TX_CONTROL_WIDTH                           2
#define HLP_MAC_STAT_TX_CONTROL_ENTRIES                         32
#define HLP_MAC_STAT_TX_CONTROL(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000128) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_CONTROL_l_COUNT                         0
#define HLP_MAC_STAT_TX_CONTROL_h_COUNT                         63

#define HLP_MAC_STAT_TX_64_WIDTH                                2
#define HLP_MAC_STAT_TX_64_ENTRIES                              32
#define HLP_MAC_STAT_TX_64(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000130) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_64_l_COUNT                              0
#define HLP_MAC_STAT_TX_64_h_COUNT                              63

#define HLP_MAC_STAT_TX_65_WIDTH                                2
#define HLP_MAC_STAT_TX_65_ENTRIES                              32
#define HLP_MAC_STAT_TX_65(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000138) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_65_l_COUNT                              0
#define HLP_MAC_STAT_TX_65_h_COUNT                              63

#define HLP_MAC_STAT_TX_128_WIDTH                               2
#define HLP_MAC_STAT_TX_128_ENTRIES                             32
#define HLP_MAC_STAT_TX_128(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000140) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_128_l_COUNT                             0
#define HLP_MAC_STAT_TX_128_h_COUNT                             63

#define HLP_MAC_STAT_TX_256_WIDTH                               2
#define HLP_MAC_STAT_TX_256_ENTRIES                             32
#define HLP_MAC_STAT_TX_256(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000148) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_256_l_COUNT                             0
#define HLP_MAC_STAT_TX_256_h_COUNT                             63

#define HLP_MAC_STAT_TX_512_WIDTH                               2
#define HLP_MAC_STAT_TX_512_ENTRIES                             32
#define HLP_MAC_STAT_TX_512(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000150) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_512_l_COUNT                             0
#define HLP_MAC_STAT_TX_512_h_COUNT                             63

#define HLP_MAC_STAT_TX_1024_WIDTH                              2
#define HLP_MAC_STAT_TX_1024_ENTRIES                            32
#define HLP_MAC_STAT_TX_1024(index, word)                       ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000158) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_1024_l_COUNT                            0
#define HLP_MAC_STAT_TX_1024_h_COUNT                            63

#define HLP_MAC_STAT_TX_1519_WIDTH                              2
#define HLP_MAC_STAT_TX_1519_ENTRIES                            32
#define HLP_MAC_STAT_TX_1519(index, word)                       ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000160) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_1519_l_COUNT                            0
#define HLP_MAC_STAT_TX_1519_h_COUNT                            63

#define HLP_MAC_STAT_TX_JABBER_WIDTH                            2
#define HLP_MAC_STAT_TX_JABBER_ENTRIES                          32
#define HLP_MAC_STAT_TX_JABBER(index, word)                     ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000168) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_JABBER_l_COUNT                          0
#define HLP_MAC_STAT_TX_JABBER_h_COUNT                          63

#define HLP_MAC_STAT_TX_UNDERRUN_WIDTH                          2
#define HLP_MAC_STAT_TX_UNDERRUN_ENTRIES                        32
#define HLP_MAC_STAT_TX_UNDERRUN(index, word)                   ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000170) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_UNDERRUN_l_COUNT                        0
#define HLP_MAC_STAT_TX_UNDERRUN_h_COUNT                        63

#define HLP_MAC_STAT_TX_DRAIN_DROP_WIDTH                        2
#define HLP_MAC_STAT_TX_DRAIN_DROP_ENTRIES                      32
#define HLP_MAC_STAT_TX_DRAIN_DROP(index, word)                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000178) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_DRAIN_DROP_l_COUNT                      0
#define HLP_MAC_STAT_TX_DRAIN_DROP_h_COUNT                      63

#define HLP_MAC_STAT_TX_TIMEOUT_WIDTH                           2
#define HLP_MAC_STAT_TX_TIMEOUT_ENTRIES                         32
#define HLP_MAC_STAT_TX_TIMEOUT(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000180) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_TIMEOUT_l_COUNT                         0
#define HLP_MAC_STAT_TX_TIMEOUT_h_COUNT                         63

#define HLP_MAC_STAT_TX_DATA_CORRUPT_WIDTH                      2
#define HLP_MAC_STAT_TX_DATA_CORRUPT_ENTRIES                    32
#define HLP_MAC_STAT_TX_DATA_CORRUPT(index, word)               ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000188) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_TX_DATA_CORRUPT_l_COUNT                    0
#define HLP_MAC_STAT_TX_DATA_CORRUPT_h_COUNT                    63

#define HLP_MAC_STAT_RX_OCTET_WIDTH                             2
#define HLP_MAC_STAT_RX_OCTET_ENTRIES                           32
#define HLP_MAC_STAT_RX_OCTET(index, word)                      ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_OCTET_l_COUNT                           0
#define HLP_MAC_STAT_RX_OCTET_h_COUNT                           63

#define HLP_MAC_STAT_RX_BAD_OCTET_WIDTH                         2
#define HLP_MAC_STAT_RX_BAD_OCTET_ENTRIES                       32
#define HLP_MAC_STAT_RX_BAD_OCTET(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000208) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_BAD_OCTET_l_COUNT                       0
#define HLP_MAC_STAT_RX_BAD_OCTET_h_COUNT                       63

#define HLP_MAC_STAT_RX_FRAME_WIDTH                             2
#define HLP_MAC_STAT_RX_FRAME_ENTRIES                           32
#define HLP_MAC_STAT_RX_FRAME(index, word)                      ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000210) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_FRAME_l_COUNT                           0
#define HLP_MAC_STAT_RX_FRAME_h_COUNT                           63

#define HLP_MAC_STAT_RX_BAD_FRAME_WIDTH                         2
#define HLP_MAC_STAT_RX_BAD_FRAME_ENTRIES                       32
#define HLP_MAC_STAT_RX_BAD_FRAME(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000218) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_BAD_FRAME_l_COUNT                       0
#define HLP_MAC_STAT_RX_BAD_FRAME_h_COUNT                       63

#define HLP_MAC_STAT_RX_FCS_ERROR_WIDTH                         2
#define HLP_MAC_STAT_RX_FCS_ERROR_ENTRIES                       32
#define HLP_MAC_STAT_RX_FCS_ERROR(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000220) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_FCS_ERROR_l_COUNT                       0
#define HLP_MAC_STAT_RX_FCS_ERROR_h_COUNT                       63

#define HLP_MAC_STAT_RX_PAUSE_WIDTH                             2
#define HLP_MAC_STAT_RX_PAUSE_ENTRIES                           32
#define HLP_MAC_STAT_RX_PAUSE(index, word)                      ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000228) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_PAUSE_l_COUNT                           0
#define HLP_MAC_STAT_RX_PAUSE_h_COUNT                           63

#define HLP_MAC_STAT_RX_PFC_WIDTH                               2
#define HLP_MAC_STAT_RX_PFC_ENTRIES                             32
#define HLP_MAC_STAT_RX_PFC(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000230) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_PFC_l_COUNT                             0
#define HLP_MAC_STAT_RX_PFC_h_COUNT                             63

#define HLP_MAC_STAT_RX_CONTROL_WIDTH                           2
#define HLP_MAC_STAT_RX_CONTROL_ENTRIES                         32
#define HLP_MAC_STAT_RX_CONTROL(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000238) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_CONTROL_l_COUNT                         0
#define HLP_MAC_STAT_RX_CONTROL_h_COUNT                         63

#define HLP_MAC_STAT_RX_RUNT_WIDTH                              2
#define HLP_MAC_STAT_RX_RUNT_ENTRIES                            32
#define HLP_MAC_STAT_RX_RUNT(index, word)                       ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000240) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_RUNT_l_COUNT                            0
#define HLP_MAC_STAT_RX_RUNT_h_COUNT                            63

#define HLP_MAC_STAT_RX_UNDERSIZE_WIDTH                         2
#define HLP_MAC_STAT_RX_UNDERSIZE_ENTRIES                       32
#define HLP_MAC_STAT_RX_UNDERSIZE(index, word)                  ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000248) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_UNDERSIZE_l_COUNT                       0
#define HLP_MAC_STAT_RX_UNDERSIZE_h_COUNT                       63

#define HLP_MAC_STAT_RX_64_WIDTH                                2
#define HLP_MAC_STAT_RX_64_ENTRIES                              32
#define HLP_MAC_STAT_RX_64(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000250) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_64_l_COUNT                              0
#define HLP_MAC_STAT_RX_64_h_COUNT                              63

#define HLP_MAC_STAT_RX_65_WIDTH                                2
#define HLP_MAC_STAT_RX_65_ENTRIES                              32
#define HLP_MAC_STAT_RX_65(index, word)                         ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000258) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_65_l_COUNT                              0
#define HLP_MAC_STAT_RX_65_h_COUNT                              63

#define HLP_MAC_STAT_RX_128_WIDTH                               2
#define HLP_MAC_STAT_RX_128_ENTRIES                             32
#define HLP_MAC_STAT_RX_128(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000260) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_128_l_COUNT                             0
#define HLP_MAC_STAT_RX_128_h_COUNT                             63

#define HLP_MAC_STAT_RX_256_WIDTH                               2
#define HLP_MAC_STAT_RX_256_ENTRIES                             32
#define HLP_MAC_STAT_RX_256(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000268) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_256_l_COUNT                             0
#define HLP_MAC_STAT_RX_256_h_COUNT                             63

#define HLP_MAC_STAT_RX_512_WIDTH                               2
#define HLP_MAC_STAT_RX_512_ENTRIES                             32
#define HLP_MAC_STAT_RX_512(index, word)                        ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000270) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_512_l_COUNT                             0
#define HLP_MAC_STAT_RX_512_h_COUNT                             63

#define HLP_MAC_STAT_RX_1024_WIDTH                              2
#define HLP_MAC_STAT_RX_1024_ENTRIES                            32
#define HLP_MAC_STAT_RX_1024(index, word)                       ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000278) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_1024_l_COUNT                            0
#define HLP_MAC_STAT_RX_1024_h_COUNT                            63

#define HLP_MAC_STAT_RX_1519_WIDTH                              2
#define HLP_MAC_STAT_RX_1519_ENTRIES                            32
#define HLP_MAC_STAT_RX_1519(index, word)                       ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000280) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_1519_l_COUNT                            0
#define HLP_MAC_STAT_RX_1519_h_COUNT                            63

#define HLP_MAC_STAT_RX_OVERSIZE_WIDTH                          2
#define HLP_MAC_STAT_RX_OVERSIZE_ENTRIES                        32
#define HLP_MAC_STAT_RX_OVERSIZE(index, word)                   ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000288) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_OVERSIZE_l_COUNT                        0
#define HLP_MAC_STAT_RX_OVERSIZE_h_COUNT                        63

#define HLP_MAC_STAT_RX_JABBER_WIDTH                            2
#define HLP_MAC_STAT_RX_JABBER_ENTRIES                          32
#define HLP_MAC_STAT_RX_JABBER(index, word)                     ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000290) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_JABBER_l_COUNT                          0
#define HLP_MAC_STAT_RX_JABBER_h_COUNT                          63

#define HLP_MAC_STAT_RX_OVERRUN_WIDTH                           2
#define HLP_MAC_STAT_RX_OVERRUN_ENTRIES                         32
#define HLP_MAC_STAT_RX_OVERRUN(index, word)                    ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x0000298) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_OVERRUN_l_COUNT                         0
#define HLP_MAC_STAT_RX_OVERRUN_h_COUNT                         63

#define HLP_MAC_STAT_RX_DRAIN_DROP_WIDTH                        2
#define HLP_MAC_STAT_RX_DRAIN_DROP_ENTRIES                      32
#define HLP_MAC_STAT_RX_DRAIN_DROP(index, word)                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x00002A0) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_DRAIN_DROP_l_COUNT                      0
#define HLP_MAC_STAT_RX_DRAIN_DROP_h_COUNT                      63

#define HLP_MAC_STAT_RX_CODE_ERROR_WIDTH                        2
#define HLP_MAC_STAT_RX_CODE_ERROR_ENTRIES                      32
#define HLP_MAC_STAT_RX_CODE_ERROR(index, word)                 ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x00002A8) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_CODE_ERROR_l_COUNT                      0
#define HLP_MAC_STAT_RX_CODE_ERROR_h_COUNT                      63

#define HLP_MAC_STAT_RX_MSDATA_DROP_WIDTH                       2
#define HLP_MAC_STAT_RX_MSDATA_DROP_ENTRIES                     32
#define HLP_MAC_STAT_RX_MSDATA_DROP(index, word)                ((0x0001000) * ((index) - 0) + ((word)*4)+ (0x00002B0) + (HLP_MAC_BASE))

#define HLP_MAC_STAT_RX_MSDATA_DROP_l_COUNT                     0
#define HLP_MAC_STAT_RX_MSDATA_DROP_h_COUNT                     63


/******** MAC4_BASE *******/
#define HLP_MAC4_BASE                                           (0x0600400)
#define HLP_MAC4_SIZE                                           (0x0020000)

#define HLP_MAC4_SCRATCH_WIDTH                                  2
#define HLP_MAC4_SCRATCH_ENTRIES                                8
#define HLP_MAC4_SCRATCH(index, word)                           ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MAC4_BASE))

#define HLP_MAC4_SCRATCH_l_SCRATCH                              0
#define HLP_MAC4_SCRATCH_h_SCRATCH                              63

#define HLP_MAC4_IP_WIDTH                                       2
#define HLP_MAC4_IP_ENTRIES                                     8
#define HLP_MAC4_IP(index, word)                                ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_MAC4_BASE))

#define HLP_MAC4_IP_b_SHELL_CTRL_ERR                            0

#define HLP_MAC4_IM_WIDTH                                       2
#define HLP_MAC4_IM_ENTRIES                                     8
#define HLP_MAC4_IM(index, word)                                ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_MAC4_BASE))

#define HLP_MAC4_IM_b_SHELL_CTRL_ERR                            0


/******** MAC4_SHELL_CTL_BASE *******/
#define HLP_MAC4_SHELL_CTL_BASE                                 (0x0600418)
#define HLP_MAC4_SHELL_CTL_SIZE                                 (0x0020000)

#define HLP_MAC4_ECC_COR_ERR_WIDTH                              2
#define HLP_MAC4_ECC_COR_ERR_ENTRIES                            8
#define HLP_MAC4_ECC_COR_ERR(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_ECC_COR_ERR_l__RSVD_                           12
#define HLP_MAC4_ECC_COR_ERR_h__RSVD_                           31
#define HLP_MAC4_ECC_COR_ERR_l_COUNTER                          0
#define HLP_MAC4_ECC_COR_ERR_h_COUNTER                          11

#define HLP_MAC4_ECC_UNCOR_ERR_WIDTH                            2
#define HLP_MAC4_ECC_UNCOR_ERR_ENTRIES                          8
#define HLP_MAC4_ECC_UNCOR_ERR(index, word)                     ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_ECC_UNCOR_ERR_l__RSVD_                         12
#define HLP_MAC4_ECC_UNCOR_ERR_h__RSVD_                         31
#define HLP_MAC4_ECC_UNCOR_ERR_l_COUNTER                        0
#define HLP_MAC4_ECC_UNCOR_ERR_h_COUNTER                        11

#define HLP_MAC4_STATS_FULL_RX_STATUS_WIDTH                     2
#define HLP_MAC4_STATS_FULL_RX_STATUS_ENTRIES                   8
#define HLP_MAC4_STATS_FULL_RX_STATUS(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_RX_STATUS_l__RSVD1_                 30
#define HLP_MAC4_STATS_FULL_RX_STATUS_h__RSVD1_                 31
#define HLP_MAC4_STATS_FULL_RX_STATUS_l_ERROR_ADDRESS           12
#define HLP_MAC4_STATS_FULL_RX_STATUS_h_ERROR_ADDRESS           29
#define HLP_MAC4_STATS_FULL_RX_STATUS_l__RSVD0_                 4
#define HLP_MAC4_STATS_FULL_RX_STATUS_h__RSVD0_                 11
#define HLP_MAC4_STATS_FULL_RX_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_MAC4_STATS_FULL_RX_STATUS_b_INIT_DONE               2
#define HLP_MAC4_STATS_FULL_RX_STATUS_b_ECC_CORRECTABLE         1
#define HLP_MAC4_STATS_FULL_RX_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_MAC4_STATS_FULL_RX_CONFIG_WIDTH                     2
#define HLP_MAC4_STATS_FULL_RX_CONFIG_ENTRIES                   8
#define HLP_MAC4_STATS_FULL_RX_CONFIG(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_RX_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_MAC4_STATS_FULL_RX_CONFIG_l__RSVD3_                 20
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h__RSVD3_                 24
#define HLP_MAC4_STATS_FULL_RX_CONFIG_l_READ_MARGIN             16
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h_READ_MARGIN             19
#define HLP_MAC4_STATS_FULL_RX_CONFIG_l__RSVD2_                 13
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h__RSVD2_                 15
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_MAC4_STATS_FULL_RX_CONFIG_l__RSVD1_                 10
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h__RSVD1_                 11
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_MAC4_STATS_FULL_RX_CONFIG_l__RSVD0_                 6
#define HLP_MAC4_STATS_FULL_RX_CONFIG_h__RSVD0_                 7
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_MASK_INT                5
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_LS_BYPASS               4
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_LS_FORCE                3
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_INVERT_2                2
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_INVERT_1                1
#define HLP_MAC4_STATS_FULL_RX_CONFIG_b_ECC_ENABLE              0

#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_WIDTH                    2
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_ENTRIES                  8
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL(index, word)             ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_b_DONE                   31
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_b_RD_EN                  30
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_l__RSVD_                 26
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_h__RSVD_                 29
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_l_DW_SEL                 18
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_h_DW_SEL                 25
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_l_ADDRESS                0
#define HLP_MAC4_STATS_FULL_RX_DBG_CTL_h_ADDRESS                17

#define HLP_MAC4_STATS_FULL_RX_DBG_DATA_WIDTH                   2
#define HLP_MAC4_STATS_FULL_RX_DBG_DATA_ENTRIES                 8
#define HLP_MAC4_STATS_FULL_RX_DBG_DATA(index, word)            ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_RX_DBG_DATA_l_DW_RD                 0
#define HLP_MAC4_STATS_FULL_RX_DBG_DATA_h_DW_RD                 31

#define HLP_MAC4_STATS_FULL_TX_STATUS_WIDTH                     2
#define HLP_MAC4_STATS_FULL_TX_STATUS_ENTRIES                   8
#define HLP_MAC4_STATS_FULL_TX_STATUS(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000030) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_TX_STATUS_l__RSVD1_                 30
#define HLP_MAC4_STATS_FULL_TX_STATUS_h__RSVD1_                 31
#define HLP_MAC4_STATS_FULL_TX_STATUS_l_ERROR_ADDRESS           12
#define HLP_MAC4_STATS_FULL_TX_STATUS_h_ERROR_ADDRESS           29
#define HLP_MAC4_STATS_FULL_TX_STATUS_l__RSVD0_                 4
#define HLP_MAC4_STATS_FULL_TX_STATUS_h__RSVD0_                 11
#define HLP_MAC4_STATS_FULL_TX_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_MAC4_STATS_FULL_TX_STATUS_b_INIT_DONE               2
#define HLP_MAC4_STATS_FULL_TX_STATUS_b_ECC_CORRECTABLE         1
#define HLP_MAC4_STATS_FULL_TX_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_MAC4_STATS_FULL_TX_CONFIG_WIDTH                     2
#define HLP_MAC4_STATS_FULL_TX_CONFIG_ENTRIES                   8
#define HLP_MAC4_STATS_FULL_TX_CONFIG(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000038) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_TX_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_MAC4_STATS_FULL_TX_CONFIG_l__RSVD3_                 20
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h__RSVD3_                 24
#define HLP_MAC4_STATS_FULL_TX_CONFIG_l_READ_MARGIN             16
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h_READ_MARGIN             19
#define HLP_MAC4_STATS_FULL_TX_CONFIG_l__RSVD2_                 13
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h__RSVD2_                 15
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_MAC4_STATS_FULL_TX_CONFIG_l__RSVD1_                 10
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h__RSVD1_                 11
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_MAC4_STATS_FULL_TX_CONFIG_l__RSVD0_                 6
#define HLP_MAC4_STATS_FULL_TX_CONFIG_h__RSVD0_                 7
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_MASK_INT                5
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_LS_BYPASS               4
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_LS_FORCE                3
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_INVERT_2                2
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_INVERT_1                1
#define HLP_MAC4_STATS_FULL_TX_CONFIG_b_ECC_ENABLE              0

#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_WIDTH                    2
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_ENTRIES                  8
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL(index, word)             ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000040) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_b_DONE                   31
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_b_RD_EN                  30
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_l__RSVD_                 26
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_h__RSVD_                 29
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_l_DW_SEL                 18
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_h_DW_SEL                 25
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_l_ADDRESS                0
#define HLP_MAC4_STATS_FULL_TX_DBG_CTL_h_ADDRESS                17

#define HLP_MAC4_STATS_FULL_TX_DBG_DATA_WIDTH                   2
#define HLP_MAC4_STATS_FULL_TX_DBG_DATA_ENTRIES                 8
#define HLP_MAC4_STATS_FULL_TX_DBG_DATA(index, word)            ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000048) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_FULL_TX_DBG_DATA_l_DW_RD                 0
#define HLP_MAC4_STATS_FULL_TX_DBG_DATA_h_DW_RD                 31

#define HLP_MAC4_STATS_SNAP_RX_STATUS_WIDTH                     2
#define HLP_MAC4_STATS_SNAP_RX_STATUS_ENTRIES                   8
#define HLP_MAC4_STATS_SNAP_RX_STATUS(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000050) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_RX_STATUS_l__RSVD1_                 30
#define HLP_MAC4_STATS_SNAP_RX_STATUS_h__RSVD1_                 31
#define HLP_MAC4_STATS_SNAP_RX_STATUS_l_ERROR_ADDRESS           12
#define HLP_MAC4_STATS_SNAP_RX_STATUS_h_ERROR_ADDRESS           29
#define HLP_MAC4_STATS_SNAP_RX_STATUS_l__RSVD0_                 4
#define HLP_MAC4_STATS_SNAP_RX_STATUS_h__RSVD0_                 11
#define HLP_MAC4_STATS_SNAP_RX_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_MAC4_STATS_SNAP_RX_STATUS_b_INIT_DONE               2
#define HLP_MAC4_STATS_SNAP_RX_STATUS_b_ECC_CORRECTABLE         1
#define HLP_MAC4_STATS_SNAP_RX_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_MAC4_STATS_SNAP_RX_CONFIG_WIDTH                     2
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_ENTRIES                   8
#define HLP_MAC4_STATS_SNAP_RX_CONFIG(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000058) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l__RSVD3_                 20
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h__RSVD3_                 24
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l_READ_MARGIN             16
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h_READ_MARGIN             19
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l__RSVD2_                 13
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h__RSVD2_                 15
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l__RSVD1_                 10
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h__RSVD1_                 11
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_l__RSVD0_                 6
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_h__RSVD0_                 7
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_MASK_INT                5
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_LS_BYPASS               4
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_LS_FORCE                3
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_INVERT_2                2
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_INVERT_1                1
#define HLP_MAC4_STATS_SNAP_RX_CONFIG_b_ECC_ENABLE              0

#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_WIDTH                    2
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_ENTRIES                  8
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL(index, word)             ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000060) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_b_DONE                   31
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_b_RD_EN                  30
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_l__RSVD_                 26
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_h__RSVD_                 29
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_l_DW_SEL                 18
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_h_DW_SEL                 25
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_l_ADDRESS                0
#define HLP_MAC4_STATS_SNAP_RX_DBG_CTL_h_ADDRESS                17

#define HLP_MAC4_STATS_SNAP_RX_DBG_DATA_WIDTH                   2
#define HLP_MAC4_STATS_SNAP_RX_DBG_DATA_ENTRIES                 8
#define HLP_MAC4_STATS_SNAP_RX_DBG_DATA(index, word)            ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000068) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_RX_DBG_DATA_l_DW_RD                 0
#define HLP_MAC4_STATS_SNAP_RX_DBG_DATA_h_DW_RD                 31

#define HLP_MAC4_STATS_SNAP_TX_STATUS_WIDTH                     2
#define HLP_MAC4_STATS_SNAP_TX_STATUS_ENTRIES                   8
#define HLP_MAC4_STATS_SNAP_TX_STATUS(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000070) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_TX_STATUS_l__RSVD1_                 30
#define HLP_MAC4_STATS_SNAP_TX_STATUS_h__RSVD1_                 31
#define HLP_MAC4_STATS_SNAP_TX_STATUS_l_ERROR_ADDRESS           12
#define HLP_MAC4_STATS_SNAP_TX_STATUS_h_ERROR_ADDRESS           29
#define HLP_MAC4_STATS_SNAP_TX_STATUS_l__RSVD0_                 4
#define HLP_MAC4_STATS_SNAP_TX_STATUS_h__RSVD0_                 11
#define HLP_MAC4_STATS_SNAP_TX_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_MAC4_STATS_SNAP_TX_STATUS_b_INIT_DONE               2
#define HLP_MAC4_STATS_SNAP_TX_STATUS_b_ECC_CORRECTABLE         1
#define HLP_MAC4_STATS_SNAP_TX_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_MAC4_STATS_SNAP_TX_CONFIG_WIDTH                     2
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_ENTRIES                   8
#define HLP_MAC4_STATS_SNAP_TX_CONFIG(index, word)              ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000078) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l__RSVD3_                 20
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h__RSVD3_                 24
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l_READ_MARGIN             16
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h_READ_MARGIN             19
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l__RSVD2_                 13
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h__RSVD2_                 15
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l__RSVD1_                 10
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h__RSVD1_                 11
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_l__RSVD0_                 6
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_h__RSVD0_                 7
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_MASK_INT                5
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_LS_BYPASS               4
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_LS_FORCE                3
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_INVERT_2                2
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_INVERT_1                1
#define HLP_MAC4_STATS_SNAP_TX_CONFIG_b_ECC_ENABLE              0

#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_WIDTH                    2
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_ENTRIES                  8
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL(index, word)             ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_b_DONE                   31
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_b_RD_EN                  30
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_l__RSVD_                 26
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_h__RSVD_                 29
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_l_DW_SEL                 18
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_h_DW_SEL                 25
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_l_ADDRESS                0
#define HLP_MAC4_STATS_SNAP_TX_DBG_CTL_h_ADDRESS                17

#define HLP_MAC4_STATS_SNAP_TX_DBG_DATA_WIDTH                   2
#define HLP_MAC4_STATS_SNAP_TX_DBG_DATA_ENTRIES                 8
#define HLP_MAC4_STATS_SNAP_TX_DBG_DATA(index, word)            ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000088) + (HLP_MAC4_SHELL_CTL_BASE))

#define HLP_MAC4_STATS_SNAP_TX_DBG_DATA_l_DW_RD                 0
#define HLP_MAC4_STATS_SNAP_TX_DBG_DATA_h_DW_RD                 31


/******** SIA_RX_BASE *******/
#define HLP_SIA_RX_BASE                                         (0x0600800)
#define HLP_SIA_RX_SIZE                                         (0x0020000)

#define HLP_SIA_RX_Q_BOUNDS0_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS0_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS0(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS0_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS0_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS0_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS0_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS0_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS0_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS1_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS1_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS1(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS1_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS1_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS1_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS1_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS1_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS1_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS2_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS2_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS2(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS2_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS2_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS2_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS2_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS2_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS2_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS3_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS3_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS3(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS3_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS3_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS3_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS3_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS3_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS3_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS4_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS4_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS4(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS4_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS4_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS4_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS4_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS4_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS4_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS5_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS5_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS5(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS5_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS5_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS5_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS5_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS5_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS5_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS6_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS6_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS6(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000030) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS6_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS6_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS6_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS6_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS6_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS6_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_BOUNDS7_WIDTH                              2
#define HLP_SIA_RX_Q_BOUNDS7_ENTRIES                            8
#define HLP_SIA_RX_Q_BOUNDS7(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000038) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_BOUNDS7_l_UPPER_BOUND                      16
#define HLP_SIA_RX_Q_BOUNDS7_h_UPPER_BOUND                      26
#define HLP_SIA_RX_Q_BOUNDS7_l__RSVD_                           11
#define HLP_SIA_RX_Q_BOUNDS7_h__RSVD_                           15
#define HLP_SIA_RX_Q_BOUNDS7_l_LOWER_BOUND                      0
#define HLP_SIA_RX_Q_BOUNDS7_h_LOWER_BOUND                      10

#define HLP_SIA_RX_Q_CFG_WIDTH                                  2
#define HLP_SIA_RX_Q_CFG_ENTRIES_0                              8
#define HLP_SIA_RX_Q_CFG_ENTRIES_1                              8
#define HLP_SIA_RX_Q_CFG(index1, index0, word)                  ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000040) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_CFG_b_LOSSLESS_EN                          31
#define HLP_SIA_RX_Q_CFG_b_QUEUE_DRAIN                          30
#define HLP_SIA_RX_Q_CFG_l_RXQ_XOFF_TO_PC                       22
#define HLP_SIA_RX_Q_CFG_h_RXQ_XOFF_TO_PC                       29
#define HLP_SIA_RX_Q_CFG_l_XOFF_WATERMARK                       11
#define HLP_SIA_RX_Q_CFG_h_XOFF_WATERMARK                       21
#define HLP_SIA_RX_Q_CFG_l_XON_WATERMARK                        0
#define HLP_SIA_RX_Q_CFG_h_XON_WATERMARK                        10

#define HLP_SIA_RX_Q_STAT_WIDTH                                 2
#define HLP_SIA_RX_Q_STAT_ENTRIES_0                             8
#define HLP_SIA_RX_Q_STAT_ENTRIES_1                             8
#define HLP_SIA_RX_Q_STAT(index1, index0, word)                 ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000080) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_STAT_b_RX_Q_XOFF                           31
#define HLP_SIA_RX_Q_STAT_b_QRAM_UER_TAIL_DROP                  30
#define HLP_SIA_RX_Q_STAT_b_QRAM_UER_CACHE_LOAD                 29
#define HLP_SIA_RX_Q_STAT_l__RSVD_                              11
#define HLP_SIA_RX_Q_STAT_h__RSVD_                              28
#define HLP_SIA_RX_Q_STAT_l_QUEUE_DEPTH                         0
#define HLP_SIA_RX_Q_STAT_h_QUEUE_DEPTH                         10

#define HLP_SIA_RX_Q_OVERRUN_WIDTH                              2
#define HLP_SIA_RX_Q_OVERRUN_ENTRIES_0                          8
#define HLP_SIA_RX_Q_OVERRUN_ENTRIES_1                          8
#define HLP_SIA_RX_Q_OVERRUN(index1, index0, word)              ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00000C0) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_Q_OVERRUN_l_TRUNCATE_PKT_COUNT               32
#define HLP_SIA_RX_Q_OVERRUN_h_TRUNCATE_PKT_COUNT               63
#define HLP_SIA_RX_Q_OVERRUN_l_DROP_PKT_COUNT                   0
#define HLP_SIA_RX_Q_OVERRUN_h_DROP_PKT_COUNT                   31

#define HLP_SIA_RX_PORT_TD_WIDTH                                2
#define HLP_SIA_RX_PORT_TD_ENTRIES_0                            4
#define HLP_SIA_RX_PORT_TD_ENTRIES_1                            8
#define HLP_SIA_RX_PORT_TD(index1, index0, word)                ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000100) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_PORT_TD_l_TD_BUF_COUNT                       32
#define HLP_SIA_RX_PORT_TD_h_TD_BUF_COUNT                       63
#define HLP_SIA_RX_PORT_TD_l_TD_PKT_COUNT                       0
#define HLP_SIA_RX_PORT_TD_h_TD_PKT_COUNT                       31

#define HLP_SIA_RX_PORT_PTOT_DROP_WIDTH                         2
#define HLP_SIA_RX_PORT_PTOT_DROP_ENTRIES_0                     4
#define HLP_SIA_RX_PORT_PTOT_DROP_ENTRIES_1                     8
#define HLP_SIA_RX_PORT_PTOT_DROP(index1, index0, word)         ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000120) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_PORT_PTOT_DROP_l_PTOT_DROP_COUNT_QUEUE_EVN   32
#define HLP_SIA_RX_PORT_PTOT_DROP_h_PTOT_DROP_COUNT_QUEUE_EVN   63
#define HLP_SIA_RX_PORT_PTOT_DROP_l_PTOT_DROP_COUNT_QUEUE_ODD   0
#define HLP_SIA_RX_PORT_PTOT_DROP_h_PTOT_DROP_COUNT_QUEUE_ODD   31

#define HLP_SIA_RX_PORT_CFG_WIDTH                               2
#define HLP_SIA_RX_PORT_CFG_ENTRIES_0                           4
#define HLP_SIA_RX_PORT_CFG_ENTRIES_1                           8
#define HLP_SIA_RX_PORT_CFG(index1, index0, word)               ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000140) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_PORT_CFG_l_NUM_SEGMENTS                      0
#define HLP_SIA_RX_PORT_CFG_h_NUM_SEGMENTS                      10

#define HLP_SIA_RX_TAP_PORT_CFG_WIDTH                           2
#define HLP_SIA_RX_TAP_PORT_CFG_ENTRIES_0                       4
#define HLP_SIA_RX_TAP_PORT_CFG_ENTRIES_1                       8
#define HLP_SIA_RX_TAP_PORT_CFG(index1, index0, word)           ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000160) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_TAP_PORT_CFG_l_IARB_TOKEN_LIMIT              0
#define HLP_SIA_RX_TAP_PORT_CFG_h_IARB_TOKEN_LIMIT              3

#define HLP_SIA_MAP_PORT_CFG_WIDTH                              2
#define HLP_SIA_MAP_PORT_CFG_ENTRIES_0                          4
#define HLP_SIA_MAP_PORT_CFG_ENTRIES_1                          8
#define HLP_SIA_MAP_PORT_CFG(index1, index0, word)              ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000180) + (HLP_SIA_RX_BASE))

#define HLP_SIA_MAP_PORT_CFG_l_TC7_TO_PC                        53
#define HLP_SIA_MAP_PORT_CFG_h_TC7_TO_PC                        55
#define HLP_SIA_MAP_PORT_CFG_l_TC6_TO_PC                        50
#define HLP_SIA_MAP_PORT_CFG_h_TC6_TO_PC                        52
#define HLP_SIA_MAP_PORT_CFG_l_TC5_TO_PC                        47
#define HLP_SIA_MAP_PORT_CFG_h_TC5_TO_PC                        49
#define HLP_SIA_MAP_PORT_CFG_l_TC4_TO_PC                        44
#define HLP_SIA_MAP_PORT_CFG_h_TC4_TO_PC                        46
#define HLP_SIA_MAP_PORT_CFG_l_TC3_TO_PC                        41
#define HLP_SIA_MAP_PORT_CFG_h_TC3_TO_PC                        43
#define HLP_SIA_MAP_PORT_CFG_l_TC2_TO_PC                        38
#define HLP_SIA_MAP_PORT_CFG_h_TC2_TO_PC                        40
#define HLP_SIA_MAP_PORT_CFG_l_TC1_TO_PC                        35
#define HLP_SIA_MAP_PORT_CFG_h_TC1_TO_PC                        37
#define HLP_SIA_MAP_PORT_CFG_l_TC0_TO_PC                        32
#define HLP_SIA_MAP_PORT_CFG_h_TC0_TO_PC                        34
#define HLP_SIA_MAP_PORT_CFG_l__RSVD_                           20
#define HLP_SIA_MAP_PORT_CFG_h__RSVD_                           31
#define HLP_SIA_MAP_PORT_CFG_l_SMP1_TO_Q                        18
#define HLP_SIA_MAP_PORT_CFG_h_SMP1_TO_Q                        19
#define HLP_SIA_MAP_PORT_CFG_l_SMP1_TO_PC                       10
#define HLP_SIA_MAP_PORT_CFG_h_SMP1_TO_PC                       17
#define HLP_SIA_MAP_PORT_CFG_l_SMP0_TO_Q                        8
#define HLP_SIA_MAP_PORT_CFG_h_SMP0_TO_Q                        9
#define HLP_SIA_MAP_PORT_CFG_l_SMP0_TO_PC                       0
#define HLP_SIA_MAP_PORT_CFG_h_SMP0_TO_PC                       7

#define HLP_SIA_RX_PKT_META_SIZE_WIDTH                          2
#define HLP_SIA_RX_PKT_META_SIZE_ENTRIES                        8
#define HLP_SIA_RX_PKT_META_SIZE(index, word)                   ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00001A0) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT3_QUEUE1       14
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT3_QUEUE1       15
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT3_QUEUE0       12
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT3_QUEUE0       13
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT2_QUEUE1       10
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT2_QUEUE1       11
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT2_QUEUE0       8
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT2_QUEUE0       9
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT1_QUEUE1       6
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT1_QUEUE1       7
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT1_QUEUE0       4
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT1_QUEUE0       5
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT0_QUEUE1       2
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT0_QUEUE1       3
#define HLP_SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT0_QUEUE0       0
#define HLP_SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT0_QUEUE0       1

#define HLP_SIA_RX_IARB_TOKEN_RATE_WIDTH                        2
#define HLP_SIA_RX_IARB_TOKEN_RATE_ENTRIES                      8
#define HLP_SIA_RX_IARB_TOKEN_RATE(index, word)                 ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00001A8) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_IARB_TOKEN_RATE_l_RX_RUNT_RCVD               16
#define HLP_SIA_RX_IARB_TOKEN_RATE_h_RX_RUNT_RCVD               19
#define HLP_SIA_RX_IARB_TOKEN_RATE_l__RSVD_                     6
#define HLP_SIA_RX_IARB_TOKEN_RATE_h__RSVD_                     15
#define HLP_SIA_RX_IARB_TOKEN_RATE_l_IARB_TOKEN_RATE            0
#define HLP_SIA_RX_IARB_TOKEN_RATE_h_IARB_TOKEN_RATE            5

#define HLP_SIA_RX_SCRATCH_WIDTH                                2
#define HLP_SIA_RX_SCRATCH_ENTRIES                              8
#define HLP_SIA_RX_SCRATCH(index, word)                         ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00001B0) + (HLP_SIA_RX_BASE))

#define HLP_SIA_RX_SCRATCH_l_SIA_SCRATCH                        0
#define HLP_SIA_RX_SCRATCH_h_SIA_SCRATCH                        31


/******** SIA_TX_BASE *******/
#define HLP_SIA_TX_BASE                                         (0x0600A00)
#define HLP_SIA_TX_SIZE                                         (0x0020000)

#define HLP_SIA_TX_PORT_CTL_WIDTH                               2
#define HLP_SIA_TX_PORT_CTL_ENTRIES_0                           4
#define HLP_SIA_TX_PORT_CTL_ENTRIES_1                           8
#define HLP_SIA_TX_PORT_CTL(index1, index0, word)               ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_SIA_TX_BASE))

#define HLP_SIA_TX_PORT_CTL_l_DIAGNOSE_RSVD                     24
#define HLP_SIA_TX_PORT_CTL_h_DIAGNOSE_RSVD                     31
#define HLP_SIA_TX_PORT_CTL_b_SIA_TX_EN                         16
#define HLP_SIA_TX_PORT_CTL_b_CLEAR_CREDIT                      12
#define HLP_SIA_TX_PORT_CTL_b_INIT_CREDIT_DONE                  9
#define HLP_SIA_TX_PORT_CTL_b_INIT_CREDIT                       8
#define HLP_SIA_TX_PORT_CTL_l_INIT_CREDIT_VALUE                 0
#define HLP_SIA_TX_PORT_CTL_h_INIT_CREDIT_VALUE                 5

#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_WIDTH                     2
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_ENTRIES_0                 4
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_ENTRIES_1                 8
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR(index1, index0, word)     ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000040) + (HLP_SIA_TX_BASE))

#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_l_READ_POINTER            48
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_h_READ_POINTER            53
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_l_WRITE_POINTER           32
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_h_WRITE_POINTER           37
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_l_UPPER_BOUND             16
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_h_UPPER_BOUND             21
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_l_LOWER_BOUND             0
#define HLP_SIA_TX_PORT_MEM_BOUND_PTR_h_LOWER_BOUND             5

#define HLP_SIA_TX_PORT_JITTER_WIDTH                            2
#define HLP_SIA_TX_PORT_JITTER_ENTRIES_0                        4
#define HLP_SIA_TX_PORT_JITTER_ENTRIES_1                        8
#define HLP_SIA_TX_PORT_JITTER(index1, index0, word)            ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000080) + (HLP_SIA_TX_BASE))

#define HLP_SIA_TX_PORT_JITTER_l_JITTER_R_SHIFT                 24
#define HLP_SIA_TX_PORT_JITTER_h_JITTER_R_SHIFT                 26
#define HLP_SIA_TX_PORT_JITTER_l_JITTER_MULTIPLIER              16
#define HLP_SIA_TX_PORT_JITTER_h_JITTER_MULTIPLIER              20
#define HLP_SIA_TX_PORT_JITTER_l_JITTER_BASE                    0
#define HLP_SIA_TX_PORT_JITTER_h_JITTER_BASE                    13

#define HLP_SIA_TX_CONTROL_WIDTH                                2
#define HLP_SIA_TX_CONTROL_ENTRIES                              8
#define HLP_SIA_TX_CONTROL(index, word)                         ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00000C0) + (HLP_SIA_TX_BASE))

#define HLP_SIA_TX_CONTROL_b_TX_SWITCH_READY                    8
#define HLP_SIA_TX_CONTROL_l_TX_MIN_SYNC_CYCLES                 4
#define HLP_SIA_TX_CONTROL_h_TX_MIN_SYNC_CYCLES                 6
#define HLP_SIA_TX_CONTROL_l_TX_MEM_RD_ARB_MODE                 0
#define HLP_SIA_TX_CONTROL_h_TX_MEM_RD_ARB_MODE                 1

#define HLP_SIA_IP_WIDTH                                        2
#define HLP_SIA_IP_ENTRIES                                      8
#define HLP_SIA_IP(index, word)                                 ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00000D0) + (HLP_SIA_TX_BASE))

#define HLP_SIA_IP_b_SIA_RX_RUNT                                22
#define HLP_SIA_IP_b_MEM_ECC_ERR                                21
#define HLP_SIA_IP_l_SIA_RX_INT                                 13
#define HLP_SIA_IP_h_SIA_RX_INT                                 20
#define HLP_SIA_IP_l_SIA_TX_INT                                 9
#define HLP_SIA_IP_h_SIA_TX_INT                                 12
#define HLP_SIA_IP_b_RIPPLE_TOO_FAST                            8
#define HLP_SIA_IP_l_SIA_TX_TAP_INT                             0
#define HLP_SIA_IP_h_SIA_TX_TAP_INT                             7

#define HLP_SIA_IM_WIDTH                                        2
#define HLP_SIA_IM_ENTRIES                                      8
#define HLP_SIA_IM(index, word)                                 ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x00000D8) + (HLP_SIA_TX_BASE))

#define HLP_SIA_IM_b_SIA_RX_RUNT                                22
#define HLP_SIA_IM_b_MEM_ECC_ERR                                21
#define HLP_SIA_IM_l_SIA_RX_INT                                 13
#define HLP_SIA_IM_h_SIA_RX_INT                                 20
#define HLP_SIA_IM_l_SIA_TX_INT                                 9
#define HLP_SIA_IM_h_SIA_TX_INT                                 12
#define HLP_SIA_IM_b_RIPPLE_TOO_FAST                            8
#define HLP_SIA_IM_l_SIA_TX_TAP_INT                             0
#define HLP_SIA_IM_h_SIA_TX_TAP_INT                             7


/******** SIA_SHELL_CTL_BASE *******/
#define HLP_SIA_SHELL_CTL_BASE                                  (0x0600C00)
#define HLP_SIA_SHELL_CTL_SIZE                                  (0x0020000)

#define HLP_SIA_ECC_COR_ERR_WIDTH                               2
#define HLP_SIA_ECC_COR_ERR_ENTRIES                             8
#define HLP_SIA_ECC_COR_ERR(index, word)                        ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_ECC_COR_ERR_l__RSVD_                            12
#define HLP_SIA_ECC_COR_ERR_h__RSVD_                            31
#define HLP_SIA_ECC_COR_ERR_l_COUNTER                           0
#define HLP_SIA_ECC_COR_ERR_h_COUNTER                           11

#define HLP_SIA_ECC_UNCOR_ERR_WIDTH                             2
#define HLP_SIA_ECC_UNCOR_ERR_ENTRIES                           8
#define HLP_SIA_ECC_UNCOR_ERR(index, word)                      ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_ECC_UNCOR_ERR_l__RSVD_                          12
#define HLP_SIA_ECC_UNCOR_ERR_h__RSVD_                          31
#define HLP_SIA_ECC_UNCOR_ERR_l_COUNTER                         0
#define HLP_SIA_ECC_UNCOR_ERR_h_COUNTER                         11

#define HLP_SIA_QRAM_STATUS_WIDTH                               2
#define HLP_SIA_QRAM_STATUS_ENTRIES                             8
#define HLP_SIA_QRAM_STATUS(index, word)                        ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_QRAM_STATUS_l__RSVD1_                           30
#define HLP_SIA_QRAM_STATUS_h__RSVD1_                           31
#define HLP_SIA_QRAM_STATUS_l_ERROR_ADDRESS                     12
#define HLP_SIA_QRAM_STATUS_h_ERROR_ADDRESS                     29
#define HLP_SIA_QRAM_STATUS_l__RSVD0_                           4
#define HLP_SIA_QRAM_STATUS_h__RSVD0_                           11
#define HLP_SIA_QRAM_STATUS_b_GLOBAL_INIT_DONE                  3
#define HLP_SIA_QRAM_STATUS_b_INIT_DONE                         2
#define HLP_SIA_QRAM_STATUS_b_ECC_CORRECTABLE                   1
#define HLP_SIA_QRAM_STATUS_b_ECC_UNCORRECTABLE                 0

#define HLP_SIA_QRAM_CONFIG_WIDTH                               2
#define HLP_SIA_QRAM_CONFIG_ENTRIES                             8
#define HLP_SIA_QRAM_CONFIG(index, word)                        ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_QRAM_CONFIG_l_GEN_ECC_INST_NUM                  25
#define HLP_SIA_QRAM_CONFIG_h_GEN_ECC_INST_NUM                  31
#define HLP_SIA_QRAM_CONFIG_l__RSVD3_                           20
#define HLP_SIA_QRAM_CONFIG_h__RSVD3_                           24
#define HLP_SIA_QRAM_CONFIG_l_READ_MARGIN                       16
#define HLP_SIA_QRAM_CONFIG_h_READ_MARGIN                       19
#define HLP_SIA_QRAM_CONFIG_l__RSVD2_                           13
#define HLP_SIA_QRAM_CONFIG_h__RSVD2_                           15
#define HLP_SIA_QRAM_CONFIG_b_READ_MARGIN_ENABLE                12
#define HLP_SIA_QRAM_CONFIG_l__RSVD1_                           10
#define HLP_SIA_QRAM_CONFIG_h__RSVD1_                           11
#define HLP_SIA_QRAM_CONFIG_b_U_ECC_COUNT_ENABLE                9
#define HLP_SIA_QRAM_CONFIG_b_C_ECC_COUNT_ENABLE                8
#define HLP_SIA_QRAM_CONFIG_l__RSVD0_                           6
#define HLP_SIA_QRAM_CONFIG_h__RSVD0_                           7
#define HLP_SIA_QRAM_CONFIG_b_MASK_INT                          5
#define HLP_SIA_QRAM_CONFIG_b_LS_BYPASS                         4
#define HLP_SIA_QRAM_CONFIG_b_LS_FORCE                          3
#define HLP_SIA_QRAM_CONFIG_b_INVERT_2                          2
#define HLP_SIA_QRAM_CONFIG_b_INVERT_1                          1
#define HLP_SIA_QRAM_CONFIG_b_ECC_ENABLE                        0

#define HLP_SIA_RXRAM_STATUS_WIDTH                              2
#define HLP_SIA_RXRAM_STATUS_ENTRIES                            8
#define HLP_SIA_RXRAM_STATUS(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_RXRAM_STATUS_l__RSVD1_                          30
#define HLP_SIA_RXRAM_STATUS_h__RSVD1_                          31
#define HLP_SIA_RXRAM_STATUS_l_ERROR_ADDRESS                    12
#define HLP_SIA_RXRAM_STATUS_h_ERROR_ADDRESS                    29
#define HLP_SIA_RXRAM_STATUS_l__RSVD0_                          4
#define HLP_SIA_RXRAM_STATUS_h__RSVD0_                          11
#define HLP_SIA_RXRAM_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_SIA_RXRAM_STATUS_b_INIT_DONE                        2
#define HLP_SIA_RXRAM_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_SIA_RXRAM_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_SIA_RXRAM_CONFIG_WIDTH                              2
#define HLP_SIA_RXRAM_CONFIG_ENTRIES                            8
#define HLP_SIA_RXRAM_CONFIG(index, word)                       ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_RXRAM_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_SIA_RXRAM_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_SIA_RXRAM_CONFIG_l__RSVD3_                          20
#define HLP_SIA_RXRAM_CONFIG_h__RSVD3_                          24
#define HLP_SIA_RXRAM_CONFIG_l_READ_MARGIN                      16
#define HLP_SIA_RXRAM_CONFIG_h_READ_MARGIN                      19
#define HLP_SIA_RXRAM_CONFIG_l__RSVD2_                          13
#define HLP_SIA_RXRAM_CONFIG_h__RSVD2_                          15
#define HLP_SIA_RXRAM_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_SIA_RXRAM_CONFIG_l__RSVD1_                          10
#define HLP_SIA_RXRAM_CONFIG_h__RSVD1_                          11
#define HLP_SIA_RXRAM_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_SIA_RXRAM_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_SIA_RXRAM_CONFIG_l__RSVD0_                          6
#define HLP_SIA_RXRAM_CONFIG_h__RSVD0_                          7
#define HLP_SIA_RXRAM_CONFIG_b_MASK_INT                         5
#define HLP_SIA_RXRAM_CONFIG_b_LS_BYPASS                        4
#define HLP_SIA_RXRAM_CONFIG_b_LS_FORCE                         3
#define HLP_SIA_RXRAM_CONFIG_b_INVERT_2                         2
#define HLP_SIA_RXRAM_CONFIG_b_INVERT_1                         1
#define HLP_SIA_RXRAM_CONFIG_b_ECC_ENABLE                       0

#define HLP_SIA_TXMETARAM_STATUS_WIDTH                          2
#define HLP_SIA_TXMETARAM_STATUS_ENTRIES                        8
#define HLP_SIA_TXMETARAM_STATUS(index, word)                   ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000030) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_TXMETARAM_STATUS_l__RSVD1_                      30
#define HLP_SIA_TXMETARAM_STATUS_h__RSVD1_                      31
#define HLP_SIA_TXMETARAM_STATUS_l_ERROR_ADDRESS                12
#define HLP_SIA_TXMETARAM_STATUS_h_ERROR_ADDRESS                29
#define HLP_SIA_TXMETARAM_STATUS_l__RSVD0_                      4
#define HLP_SIA_TXMETARAM_STATUS_h__RSVD0_                      11
#define HLP_SIA_TXMETARAM_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_SIA_TXMETARAM_STATUS_b_INIT_DONE                    2
#define HLP_SIA_TXMETARAM_STATUS_b_ECC_CORRECTABLE              1
#define HLP_SIA_TXMETARAM_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_SIA_TXMETARAM_CONFIG_WIDTH                          2
#define HLP_SIA_TXMETARAM_CONFIG_ENTRIES                        8
#define HLP_SIA_TXMETARAM_CONFIG(index, word)                   ((0x0004000) * ((index) - 0) + ((word)*4)+ (0x0000038) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_TXMETARAM_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_SIA_TXMETARAM_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_SIA_TXMETARAM_CONFIG_l__RSVD3_                      20
#define HLP_SIA_TXMETARAM_CONFIG_h__RSVD3_                      24
#define HLP_SIA_TXMETARAM_CONFIG_l_READ_MARGIN                  16
#define HLP_SIA_TXMETARAM_CONFIG_h_READ_MARGIN                  19
#define HLP_SIA_TXMETARAM_CONFIG_l__RSVD2_                      13
#define HLP_SIA_TXMETARAM_CONFIG_h__RSVD2_                      15
#define HLP_SIA_TXMETARAM_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_SIA_TXMETARAM_CONFIG_l__RSVD1_                      10
#define HLP_SIA_TXMETARAM_CONFIG_h__RSVD1_                      11
#define HLP_SIA_TXMETARAM_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_SIA_TXMETARAM_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_SIA_TXMETARAM_CONFIG_l__RSVD0_                      6
#define HLP_SIA_TXMETARAM_CONFIG_h__RSVD0_                      7
#define HLP_SIA_TXMETARAM_CONFIG_b_MASK_INT                     5
#define HLP_SIA_TXMETARAM_CONFIG_b_LS_BYPASS                    4
#define HLP_SIA_TXMETARAM_CONFIG_b_LS_FORCE                     3
#define HLP_SIA_TXMETARAM_CONFIG_b_INVERT_2                     2
#define HLP_SIA_TXMETARAM_CONFIG_b_INVERT_1                     1
#define HLP_SIA_TXMETARAM_CONFIG_b_ECC_ENABLE                   0

#define HLP_SIA_TXRAM_STATUS_WIDTH                              2
#define HLP_SIA_TXRAM_STATUS_ENTRIES_0                          10
#define HLP_SIA_TXRAM_STATUS_ENTRIES_1                          8
#define HLP_SIA_TXRAM_STATUS(index1, index0, word)              ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000080) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_TXRAM_STATUS_l__RSVD1_                          30
#define HLP_SIA_TXRAM_STATUS_h__RSVD1_                          31
#define HLP_SIA_TXRAM_STATUS_l_ERROR_ADDRESS                    12
#define HLP_SIA_TXRAM_STATUS_h_ERROR_ADDRESS                    29
#define HLP_SIA_TXRAM_STATUS_l__RSVD0_                          4
#define HLP_SIA_TXRAM_STATUS_h__RSVD0_                          11
#define HLP_SIA_TXRAM_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_SIA_TXRAM_STATUS_b_INIT_DONE                        2
#define HLP_SIA_TXRAM_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_SIA_TXRAM_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_SIA_TXRAM_CONFIG_WIDTH                              2
#define HLP_SIA_TXRAM_CONFIG_ENTRIES_0                          10
#define HLP_SIA_TXRAM_CONFIG_ENTRIES_1                          8
#define HLP_SIA_TXRAM_CONFIG(index1, index0, word)              ((0x0004000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000100) + (HLP_SIA_SHELL_CTL_BASE))

#define HLP_SIA_TXRAM_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_SIA_TXRAM_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_SIA_TXRAM_CONFIG_l__RSVD3_                          20
#define HLP_SIA_TXRAM_CONFIG_h__RSVD3_                          24
#define HLP_SIA_TXRAM_CONFIG_l_READ_MARGIN                      16
#define HLP_SIA_TXRAM_CONFIG_h_READ_MARGIN                      19
#define HLP_SIA_TXRAM_CONFIG_l__RSVD2_                          13
#define HLP_SIA_TXRAM_CONFIG_h__RSVD2_                          15
#define HLP_SIA_TXRAM_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_SIA_TXRAM_CONFIG_l__RSVD1_                          10
#define HLP_SIA_TXRAM_CONFIG_h__RSVD1_                          11
#define HLP_SIA_TXRAM_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_SIA_TXRAM_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_SIA_TXRAM_CONFIG_l__RSVD0_                          6
#define HLP_SIA_TXRAM_CONFIG_h__RSVD0_                          7
#define HLP_SIA_TXRAM_CONFIG_b_MASK_INT                         5
#define HLP_SIA_TXRAM_CONFIG_b_LS_BYPASS                        4
#define HLP_SIA_TXRAM_CONFIG_b_LS_FORCE                         3
#define HLP_SIA_TXRAM_CONFIG_b_INVERT_2                         2
#define HLP_SIA_TXRAM_CONFIG_b_INVERT_1                         1
#define HLP_SIA_TXRAM_CONFIG_b_ECC_ENABLE                       0


/******** PARSER_BASE *******/
#define HLP_PARSER_BASE                                         (0x2000000)
#define HLP_PARSER_SIZE                                         (0x0010000)

#define HLP_PARSER_NH_CFG_WIDTH                                 2
#define HLP_PARSER_NH_CFG_ENTRIES_0                             256
#define HLP_PARSER_NH_CFG_ENTRIES_1                             2
#define HLP_PARSER_NH_CFG(index1, index0, word)                 ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_PARSER_BASE))

#define HLP_PARSER_NH_CFG_l_INITIAL_W0_OFFSET                   56
#define HLP_PARSER_NH_CFG_h_INITIAL_W0_OFFSET                   63
#define HLP_PARSER_NH_CFG_l_INITIAL_W1_OFFSET                   48
#define HLP_PARSER_NH_CFG_h_INITIAL_W1_OFFSET                   55
#define HLP_PARSER_NH_CFG_l_INITIAL_W2_OFFSET                   40
#define HLP_PARSER_NH_CFG_h_INITIAL_W2_OFFSET                   47
#define HLP_PARSER_NH_CFG_l_INITIAL_PTR                         32
#define HLP_PARSER_NH_CFG_h_INITIAL_PTR                         39
#define HLP_PARSER_NH_CFG_l_INITIAL_STATE                       16
#define HLP_PARSER_NH_CFG_h_INITIAL_STATE                       31
#define HLP_PARSER_NH_CFG_l_INITIAL_OP_MASK                     4
#define HLP_PARSER_NH_CFG_h_INITIAL_OP_MASK                     15
#define HLP_PARSER_NH_CFG_l_INITIAL_OP_ROT                      0
#define HLP_PARSER_NH_CFG_h_INITIAL_OP_ROT                      3

#define HLP_PARSER_PORT_CFG_WIDTH                               2
#define HLP_PARSER_PORT_CFG_ENTRIES                             24
#define HLP_PARSER_PORT_CFG(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001000) + (HLP_PARSER_BASE))

#define HLP_PARSER_PORT_CFG_l_INITIAL_W0_OFFSET                 56
#define HLP_PARSER_PORT_CFG_h_INITIAL_W0_OFFSET                 63
#define HLP_PARSER_PORT_CFG_l_INITIAL_W1_OFFSET                 48
#define HLP_PARSER_PORT_CFG_h_INITIAL_W1_OFFSET                 55
#define HLP_PARSER_PORT_CFG_l_INITIAL_W2_OFFSET                 40
#define HLP_PARSER_PORT_CFG_h_INITIAL_W2_OFFSET                 47
#define HLP_PARSER_PORT_CFG_l_INITIAL_PTR                       32
#define HLP_PARSER_PORT_CFG_h_INITIAL_PTR                       39
#define HLP_PARSER_PORT_CFG_l_INITIAL_STATE                     16
#define HLP_PARSER_PORT_CFG_h_INITIAL_STATE                     31
#define HLP_PARSER_PORT_CFG_l_INITIAL_OP_MASK                   4
#define HLP_PARSER_PORT_CFG_h_INITIAL_OP_MASK                   15
#define HLP_PARSER_PORT_CFG_l_INITIAL_OP_ROT                    0
#define HLP_PARSER_PORT_CFG_h_INITIAL_OP_ROT                    3

#define HLP_PARSER_CSUM_CFG_WIDTH                               2
#define HLP_PARSER_CSUM_CFG_ENTRIES                             24
#define HLP_PARSER_CSUM_CFG(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001100) + (HLP_PARSER_BASE))

#define HLP_PARSER_CSUM_CFG_l_VALIDATE_L4_CSUM                  4
#define HLP_PARSER_CSUM_CFG_h_VALIDATE_L4_CSUM                  5
#define HLP_PARSER_CSUM_CFG_b_STORE_L4_PARTIAL_CSUM             3
#define HLP_PARSER_CSUM_CFG_b_COMPUTE_L4_CSUM                   2
#define HLP_PARSER_CSUM_CFG_l_VALIDATE_L3_LENGTH                0
#define HLP_PARSER_CSUM_CFG_h_VALIDATE_L3_LENGTH                1

#define HLP_PARSER_WINDOW_CFG_WIDTH                             2
#define HLP_PARSER_WINDOW_CFG(word)                             (((word)*4) + (0x0001200) + (HLP_PARSER_BASE))

#define HLP_PARSER_WINDOW_CFG_b_MODE_1                          13
#define HLP_PARSER_WINDOW_CFG_l_PORT_1                          7
#define HLP_PARSER_WINDOW_CFG_h_PORT_1                          12
#define HLP_PARSER_WINDOW_CFG_b_MODE_0                          6
#define HLP_PARSER_WINDOW_CFG_l_PORT_0                          0
#define HLP_PARSER_WINDOW_CFG_h_PORT_0                          5

#define HLP_PARSER_IP_WIDTH                                     2
#define HLP_PARSER_IP(word)                                     (((word)*4) + (0x0001208) + (HLP_PARSER_BASE))

#define HLP_PARSER_IP_b_MEM_ERROR                               0

#define HLP_PARSER_IM_WIDTH                                     2
#define HLP_PARSER_IM(word)                                     (((word)*4) + (0x0001210) + (HLP_PARSER_BASE))

#define HLP_PARSER_IM_b_MEM_ERROR                               0

#define HLP_PARSER_KEY_W_WIDTH                                  2
#define HLP_PARSER_KEY_W_ENTRIES_0                              16
#define HLP_PARSER_KEY_W_ENTRIES_1                              32
#define HLP_PARSER_KEY_W(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002000) + (HLP_PARSER_BASE))

#define HLP_PARSER_KEY_W_l_W1_VALUE                             48
#define HLP_PARSER_KEY_W_h_W1_VALUE                             63
#define HLP_PARSER_KEY_W_l_W1_MASK                              32
#define HLP_PARSER_KEY_W_h_W1_MASK                              47
#define HLP_PARSER_KEY_W_l_W0_VALUE                             16
#define HLP_PARSER_KEY_W_h_W0_VALUE                             31
#define HLP_PARSER_KEY_W_l_W0_MASK                              0
#define HLP_PARSER_KEY_W_h_W0_MASK                              15

#define HLP_PARSER_KEY_S_WIDTH                                  2
#define HLP_PARSER_KEY_S_ENTRIES_0                              16
#define HLP_PARSER_KEY_S_ENTRIES_1                              32
#define HLP_PARSER_KEY_S(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0003000) + (HLP_PARSER_BASE))

#define HLP_PARSER_KEY_S_l_STATE_VALUE                          16
#define HLP_PARSER_KEY_S_h_STATE_VALUE                          31
#define HLP_PARSER_KEY_S_l_STATE_MASK                           0
#define HLP_PARSER_KEY_S_h_STATE_MASK                           15

#define HLP_PARSER_ANA_W_WIDTH                                  2
#define HLP_PARSER_ANA_W_ENTRIES_0                              16
#define HLP_PARSER_ANA_W_ENTRIES_1                              32
#define HLP_PARSER_ANA_W(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0004000) + (HLP_PARSER_BASE))

#define HLP_PARSER_ANA_W_l_NEXT_W0_OFFSET                       24
#define HLP_PARSER_ANA_W_h_NEXT_W0_OFFSET                       31
#define HLP_PARSER_ANA_W_l_NEXT_W1_OFFSET                       16
#define HLP_PARSER_ANA_W_h_NEXT_W1_OFFSET                       23
#define HLP_PARSER_ANA_W_l_NEXT_W2_OFFSET                       8
#define HLP_PARSER_ANA_W_h_NEXT_W2_OFFSET                       15
#define HLP_PARSER_ANA_W_l_SKIP                                 0
#define HLP_PARSER_ANA_W_h_SKIP                                 7

#define HLP_PARSER_ANA_S_WIDTH                                  2
#define HLP_PARSER_ANA_S_ENTRIES_0                              16
#define HLP_PARSER_ANA_S_ENTRIES_1                              32
#define HLP_PARSER_ANA_S(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0005000) + (HLP_PARSER_BASE))

#define HLP_PARSER_ANA_S_l_NEXT_STATE                           32
#define HLP_PARSER_ANA_S_h_NEXT_STATE                           47
#define HLP_PARSER_ANA_S_l_NEXT_STATE_MASK                      16
#define HLP_PARSER_ANA_S_h_NEXT_STATE_MASK                      31
#define HLP_PARSER_ANA_S_l_NEXT_OP                              0
#define HLP_PARSER_ANA_S_h_NEXT_OP                              15

#define HLP_PARSER_EXC_WIDTH                                    2
#define HLP_PARSER_EXC_ENTRIES_0                                16
#define HLP_PARSER_EXC_ENTRIES_1                                32
#define HLP_PARSER_EXC(index1, index0, word)                    ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0006000) + (HLP_PARSER_BASE))

#define HLP_PARSER_EXC_l_EX_OFFSET                              1
#define HLP_PARSER_EXC_h_EX_OFFSET                              8
#define HLP_PARSER_EXC_b_PARSING_DONE                           0

#define HLP_PARSER_EXT_WIDTH                                    2
#define HLP_PARSER_EXT_ENTRIES_0                                32
#define HLP_PARSER_EXT_ENTRIES_1                                32
#define HLP_PARSER_EXT(index1, index0, word)                    ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0008000) + (HLP_PARSER_BASE))

#define HLP_PARSER_EXT_l_KEY_START                              25
#define HLP_PARSER_EXT_h_KEY_START                              31
#define HLP_PARSER_EXT_l_KEY_LEN                                18
#define HLP_PARSER_EXT_h_KEY_LEN                                24
#define HLP_PARSER_EXT_l_KEY_OFFSET                             10
#define HLP_PARSER_EXT_h_KEY_OFFSET                             17
#define HLP_PARSER_EXT_l_FLAG_NUM                               4
#define HLP_PARSER_EXT_h_FLAG_NUM                               9
#define HLP_PARSER_EXT_b_FLAG_VALUE                             3
#define HLP_PARSER_EXT_l_PTR_NUM                                0
#define HLP_PARSER_EXT_h_PTR_NUM                                2


/******** PARSER_SHELL_CTL_BASE *******/
#define HLP_PARSER_SHELL_CTL_BASE                               (0x2010000)
#define HLP_PARSER_SHELL_CTL_SIZE                               (0x0000800)

#define HLP_PARSER_ECC_COR_ERR_WIDTH                            2
#define HLP_PARSER_ECC_COR_ERR(word)                            (((word)*4) + (0x0000000) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PARSER_ECC_COR_ERR_l__RSVD_                         12
#define HLP_PARSER_ECC_COR_ERR_h__RSVD_                         31
#define HLP_PARSER_ECC_COR_ERR_l_COUNTER                        0
#define HLP_PARSER_ECC_COR_ERR_h_COUNTER                        11

#define HLP_PARSER_ECC_UNCOR_ERR_WIDTH                          2
#define HLP_PARSER_ECC_UNCOR_ERR(word)                          (((word)*4) + (0x0000008) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PARSER_ECC_UNCOR_ERR_l__RSVD_                       12
#define HLP_PARSER_ECC_UNCOR_ERR_h__RSVD_                       31
#define HLP_PARSER_ECC_UNCOR_ERR_l_COUNTER                      0
#define HLP_PARSER_ECC_UNCOR_ERR_h_COUNTER                      11

#define HLP_PA_PKT_META_FIFO_STATUS_WIDTH                       2
#define HLP_PA_PKT_META_FIFO_STATUS_ENTRIES                     4
#define HLP_PA_PKT_META_FIFO_STATUS(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_PKT_META_FIFO_STATUS_l__RSVD1_                   30
#define HLP_PA_PKT_META_FIFO_STATUS_h__RSVD1_                   31
#define HLP_PA_PKT_META_FIFO_STATUS_l_ERROR_ADDRESS             12
#define HLP_PA_PKT_META_FIFO_STATUS_h_ERROR_ADDRESS             29
#define HLP_PA_PKT_META_FIFO_STATUS_l__RSVD0_                   4
#define HLP_PA_PKT_META_FIFO_STATUS_h__RSVD0_                   11
#define HLP_PA_PKT_META_FIFO_STATUS_b_GLOBAL_INIT_DONE          3
#define HLP_PA_PKT_META_FIFO_STATUS_b_INIT_DONE                 2
#define HLP_PA_PKT_META_FIFO_STATUS_b_ECC_CORRECTABLE           1
#define HLP_PA_PKT_META_FIFO_STATUS_b_ECC_UNCORRECTABLE         0

#define HLP_PA_PKT_META_FIFO_CONFIG_WIDTH                       2
#define HLP_PA_PKT_META_FIFO_CONFIG_ENTRIES                     4
#define HLP_PA_PKT_META_FIFO_CONFIG(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000040) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_PKT_META_FIFO_CONFIG_l_GEN_ECC_INST_NUM          25
#define HLP_PA_PKT_META_FIFO_CONFIG_h_GEN_ECC_INST_NUM          31
#define HLP_PA_PKT_META_FIFO_CONFIG_l__RSVD3_                   20
#define HLP_PA_PKT_META_FIFO_CONFIG_h__RSVD3_                   24
#define HLP_PA_PKT_META_FIFO_CONFIG_l_READ_MARGIN               16
#define HLP_PA_PKT_META_FIFO_CONFIG_h_READ_MARGIN               19
#define HLP_PA_PKT_META_FIFO_CONFIG_l__RSVD2_                   13
#define HLP_PA_PKT_META_FIFO_CONFIG_h__RSVD2_                   15
#define HLP_PA_PKT_META_FIFO_CONFIG_b_READ_MARGIN_ENABLE        12
#define HLP_PA_PKT_META_FIFO_CONFIG_l__RSVD1_                   10
#define HLP_PA_PKT_META_FIFO_CONFIG_h__RSVD1_                   11
#define HLP_PA_PKT_META_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE        9
#define HLP_PA_PKT_META_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE        8
#define HLP_PA_PKT_META_FIFO_CONFIG_l__RSVD0_                   6
#define HLP_PA_PKT_META_FIFO_CONFIG_h__RSVD0_                   7
#define HLP_PA_PKT_META_FIFO_CONFIG_b_MASK_INT                  5
#define HLP_PA_PKT_META_FIFO_CONFIG_b_LS_BYPASS                 4
#define HLP_PA_PKT_META_FIFO_CONFIG_b_LS_FORCE                  3
#define HLP_PA_PKT_META_FIFO_CONFIG_b_INVERT_2                  2
#define HLP_PA_PKT_META_FIFO_CONFIG_b_INVERT_1                  1
#define HLP_PA_PKT_META_FIFO_CONFIG_b_ECC_ENABLE                0

#define HLP_PA_SEG_DATA_FIFO0_STATUS_WIDTH                      2
#define HLP_PA_SEG_DATA_FIFO0_STATUS_ENTRIES                    32
#define HLP_PA_SEG_DATA_FIFO0_STATUS(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_DATA_FIFO0_STATUS_l__RSVD1_                  30
#define HLP_PA_SEG_DATA_FIFO0_STATUS_h__RSVD1_                  31
#define HLP_PA_SEG_DATA_FIFO0_STATUS_l_ERROR_ADDRESS            12
#define HLP_PA_SEG_DATA_FIFO0_STATUS_h_ERROR_ADDRESS            29
#define HLP_PA_SEG_DATA_FIFO0_STATUS_l__RSVD0_                  4
#define HLP_PA_SEG_DATA_FIFO0_STATUS_h__RSVD0_                  11
#define HLP_PA_SEG_DATA_FIFO0_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_PA_SEG_DATA_FIFO0_STATUS_b_INIT_DONE                2
#define HLP_PA_SEG_DATA_FIFO0_STATUS_b_ECC_CORRECTABLE          1
#define HLP_PA_SEG_DATA_FIFO0_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_PA_SEG_DATA_FIFO0_CONFIG_WIDTH                      2
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_ENTRIES                    32
#define HLP_PA_SEG_DATA_FIFO0_CONFIG(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l__RSVD3_                  20
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h__RSVD3_                  24
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l_READ_MARGIN              16
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h_READ_MARGIN              19
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l__RSVD2_                  13
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h__RSVD2_                  15
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l__RSVD1_                  10
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h__RSVD1_                  11
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_l__RSVD0_                  6
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_h__RSVD0_                  7
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_MASK_INT                 5
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_LS_BYPASS                4
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_LS_FORCE                 3
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_INVERT_2                 2
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_INVERT_1                 1
#define HLP_PA_SEG_DATA_FIFO0_CONFIG_b_ECC_ENABLE               0

#define HLP_PA_SEG_DATA_FIFO1_STATUS_WIDTH                      2
#define HLP_PA_SEG_DATA_FIFO1_STATUS_ENTRIES                    32
#define HLP_PA_SEG_DATA_FIFO1_STATUS(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000400) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_DATA_FIFO1_STATUS_l__RSVD1_                  30
#define HLP_PA_SEG_DATA_FIFO1_STATUS_h__RSVD1_                  31
#define HLP_PA_SEG_DATA_FIFO1_STATUS_l_ERROR_ADDRESS            12
#define HLP_PA_SEG_DATA_FIFO1_STATUS_h_ERROR_ADDRESS            29
#define HLP_PA_SEG_DATA_FIFO1_STATUS_l__RSVD0_                  4
#define HLP_PA_SEG_DATA_FIFO1_STATUS_h__RSVD0_                  11
#define HLP_PA_SEG_DATA_FIFO1_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_PA_SEG_DATA_FIFO1_STATUS_b_INIT_DONE                2
#define HLP_PA_SEG_DATA_FIFO1_STATUS_b_ECC_CORRECTABLE          1
#define HLP_PA_SEG_DATA_FIFO1_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_PA_SEG_DATA_FIFO1_CONFIG_WIDTH                      2
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_ENTRIES                    32
#define HLP_PA_SEG_DATA_FIFO1_CONFIG(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000500) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l__RSVD3_                  20
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h__RSVD3_                  24
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l_READ_MARGIN              16
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h_READ_MARGIN              19
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l__RSVD2_                  13
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h__RSVD2_                  15
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l__RSVD1_                  10
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h__RSVD1_                  11
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_l__RSVD0_                  6
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_h__RSVD0_                  7
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_MASK_INT                 5
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_LS_BYPASS                4
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_LS_FORCE                 3
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_INVERT_2                 2
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_INVERT_1                 1
#define HLP_PA_SEG_DATA_FIFO1_CONFIG_b_ECC_ENABLE               0

#define HLP_PA_SEG_META_FIFO_STATUS_WIDTH                       2
#define HLP_PA_SEG_META_FIFO_STATUS(word)                       (((word)*4) + (0x0000600) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_META_FIFO_STATUS_l__RSVD1_                   30
#define HLP_PA_SEG_META_FIFO_STATUS_h__RSVD1_                   31
#define HLP_PA_SEG_META_FIFO_STATUS_l_ERROR_ADDRESS             12
#define HLP_PA_SEG_META_FIFO_STATUS_h_ERROR_ADDRESS             29
#define HLP_PA_SEG_META_FIFO_STATUS_l__RSVD0_                   4
#define HLP_PA_SEG_META_FIFO_STATUS_h__RSVD0_                   11
#define HLP_PA_SEG_META_FIFO_STATUS_b_GLOBAL_INIT_DONE          3
#define HLP_PA_SEG_META_FIFO_STATUS_b_INIT_DONE                 2
#define HLP_PA_SEG_META_FIFO_STATUS_b_ECC_CORRECTABLE           1
#define HLP_PA_SEG_META_FIFO_STATUS_b_ECC_UNCORRECTABLE         0

#define HLP_PA_SEG_META_FIFO_CONFIG_WIDTH                       2
#define HLP_PA_SEG_META_FIFO_CONFIG(word)                       (((word)*4) + (0x0000608) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_SEG_META_FIFO_CONFIG_l_GEN_ECC_INST_NUM          25
#define HLP_PA_SEG_META_FIFO_CONFIG_h_GEN_ECC_INST_NUM          31
#define HLP_PA_SEG_META_FIFO_CONFIG_l__RSVD3_                   20
#define HLP_PA_SEG_META_FIFO_CONFIG_h__RSVD3_                   24
#define HLP_PA_SEG_META_FIFO_CONFIG_l_READ_MARGIN               16
#define HLP_PA_SEG_META_FIFO_CONFIG_h_READ_MARGIN               19
#define HLP_PA_SEG_META_FIFO_CONFIG_l__RSVD2_                   13
#define HLP_PA_SEG_META_FIFO_CONFIG_h__RSVD2_                   15
#define HLP_PA_SEG_META_FIFO_CONFIG_b_READ_MARGIN_ENABLE        12
#define HLP_PA_SEG_META_FIFO_CONFIG_l__RSVD1_                   10
#define HLP_PA_SEG_META_FIFO_CONFIG_h__RSVD1_                   11
#define HLP_PA_SEG_META_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE        9
#define HLP_PA_SEG_META_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE        8
#define HLP_PA_SEG_META_FIFO_CONFIG_l__RSVD0_                   6
#define HLP_PA_SEG_META_FIFO_CONFIG_h__RSVD0_                   7
#define HLP_PA_SEG_META_FIFO_CONFIG_b_MASK_INT                  5
#define HLP_PA_SEG_META_FIFO_CONFIG_b_LS_BYPASS                 4
#define HLP_PA_SEG_META_FIFO_CONFIG_b_LS_FORCE                  3
#define HLP_PA_SEG_META_FIFO_CONFIG_b_INVERT_2                  2
#define HLP_PA_SEG_META_FIFO_CONFIG_b_INVERT_1                  1
#define HLP_PA_SEG_META_FIFO_CONFIG_b_ECC_ENABLE                0

#define HLP_PA_TAIL_INFO_FIFO_STATUS_WIDTH                      2
#define HLP_PA_TAIL_INFO_FIFO_STATUS(word)                      (((word)*4) + (0x0000610) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_TAIL_INFO_FIFO_STATUS_l__RSVD1_                  30
#define HLP_PA_TAIL_INFO_FIFO_STATUS_h__RSVD1_                  31
#define HLP_PA_TAIL_INFO_FIFO_STATUS_l_ERROR_ADDRESS            12
#define HLP_PA_TAIL_INFO_FIFO_STATUS_h_ERROR_ADDRESS            29
#define HLP_PA_TAIL_INFO_FIFO_STATUS_l__RSVD0_                  4
#define HLP_PA_TAIL_INFO_FIFO_STATUS_h__RSVD0_                  11
#define HLP_PA_TAIL_INFO_FIFO_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_PA_TAIL_INFO_FIFO_STATUS_b_INIT_DONE                2
#define HLP_PA_TAIL_INFO_FIFO_STATUS_b_ECC_CORRECTABLE          1
#define HLP_PA_TAIL_INFO_FIFO_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_PA_TAIL_INFO_FIFO_CONFIG_WIDTH                      2
#define HLP_PA_TAIL_INFO_FIFO_CONFIG(word)                      (((word)*4) + (0x0000618) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l__RSVD3_                  20
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h__RSVD3_                  24
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l_READ_MARGIN              16
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h_READ_MARGIN              19
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l__RSVD2_                  13
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h__RSVD2_                  15
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l__RSVD1_                  10
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h__RSVD1_                  11
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_l__RSVD0_                  6
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_h__RSVD0_                  7
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_MASK_INT                 5
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_LS_BYPASS                4
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_LS_FORCE                 3
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_INVERT_2                 2
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_INVERT_1                 1
#define HLP_PA_TAIL_INFO_FIFO_CONFIG_b_ECC_ENABLE               0

#define HLP_PARSER_NH_CFG_STATUS_WIDTH                          2
#define HLP_PARSER_NH_CFG_STATUS(word)                          (((word)*4) + (0x0000620) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PARSER_NH_CFG_STATUS_l__RSVD1_                      30
#define HLP_PARSER_NH_CFG_STATUS_h__RSVD1_                      31
#define HLP_PARSER_NH_CFG_STATUS_l_ERROR_ADDRESS                12
#define HLP_PARSER_NH_CFG_STATUS_h_ERROR_ADDRESS                29
#define HLP_PARSER_NH_CFG_STATUS_l__RSVD0_                      4
#define HLP_PARSER_NH_CFG_STATUS_h__RSVD0_                      11
#define HLP_PARSER_NH_CFG_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_PARSER_NH_CFG_STATUS_b_INIT_DONE                    2
#define HLP_PARSER_NH_CFG_STATUS_b_ECC_CORRECTABLE              1
#define HLP_PARSER_NH_CFG_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_PARSER_NH_CFG_CONFIG_WIDTH                          2
#define HLP_PARSER_NH_CFG_CONFIG(word)                          (((word)*4) + (0x0000628) + (HLP_PARSER_SHELL_CTL_BASE))

#define HLP_PARSER_NH_CFG_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_PARSER_NH_CFG_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_PARSER_NH_CFG_CONFIG_l__RSVD3_                      20
#define HLP_PARSER_NH_CFG_CONFIG_h__RSVD3_                      24
#define HLP_PARSER_NH_CFG_CONFIG_l_READ_MARGIN                  16
#define HLP_PARSER_NH_CFG_CONFIG_h_READ_MARGIN                  19
#define HLP_PARSER_NH_CFG_CONFIG_l__RSVD2_                      13
#define HLP_PARSER_NH_CFG_CONFIG_h__RSVD2_                      15
#define HLP_PARSER_NH_CFG_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_PARSER_NH_CFG_CONFIG_l__RSVD1_                      10
#define HLP_PARSER_NH_CFG_CONFIG_h__RSVD1_                      11
#define HLP_PARSER_NH_CFG_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_PARSER_NH_CFG_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_PARSER_NH_CFG_CONFIG_l__RSVD0_                      6
#define HLP_PARSER_NH_CFG_CONFIG_h__RSVD0_                      7
#define HLP_PARSER_NH_CFG_CONFIG_b_MASK_INT                     5
#define HLP_PARSER_NH_CFG_CONFIG_b_LS_BYPASS                    4
#define HLP_PARSER_NH_CFG_CONFIG_b_LS_FORCE                     3
#define HLP_PARSER_NH_CFG_CONFIG_b_INVERT_2                     2
#define HLP_PARSER_NH_CFG_CONFIG_b_INVERT_1                     1
#define HLP_PARSER_NH_CFG_CONFIG_b_ECC_ENABLE                   0


/******** FFU_GROUP_BASE *******/
#define HLP_FFU_GROUP_BASE                                      (0x3000000)
#define HLP_FFU_GROUP_SIZE                                      (0x0300000)

#define HLP_FFU_TCAM_WIDTH                                      4
#define HLP_FFU_TCAM_ENTRIES_0                                  1024
#define HLP_FFU_TCAM_ENTRIES_1                                  16
#define HLP_FFU_TCAM_ENTRIES_2                                  3
#define HLP_FFU_TCAM(index2, index1, index0, word)              ((0x0100000) * ((index2) - 0)+(0x0004000) * ((index1) - 0) + (0x0000010) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_FFU_GROUP_BASE))

#define HLP_FFU_TCAM_l__RSVD1_                                  104
#define HLP_FFU_TCAM_h__RSVD1_                                  127
#define HLP_FFU_TCAM_l_KEY_TOP_INVERT                           96
#define HLP_FFU_TCAM_h_KEY_TOP_INVERT                           103
#define HLP_FFU_TCAM_l_KEY_INVERT                               64
#define HLP_FFU_TCAM_h_KEY_INVERT                               95
#define HLP_FFU_TCAM_l__RSVD0_                                  40
#define HLP_FFU_TCAM_h__RSVD0_                                  63
#define HLP_FFU_TCAM_l_KEY_TOP                                  32
#define HLP_FFU_TCAM_h_KEY_TOP                                  39
#define HLP_FFU_TCAM_l_KEY                                      0
#define HLP_FFU_TCAM_h_KEY                                      31

#define HLP_FFU_ACTION_WIDTH                                    2
#define HLP_FFU_ACTION_ENTRIES_0                                1024
#define HLP_FFU_ACTION_ENTRIES_1                                20
#define HLP_FFU_ACTION_ENTRIES_2                                3
#define HLP_FFU_ACTION(index2, index1, index0, word)            ((0x0100000) * ((index2) - 0)+(0x0002000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0040000) + (HLP_FFU_GROUP_BASE))

#define HLP_FFU_ACTION_l_ACTION1                                32
#define HLP_FFU_ACTION_h_ACTION1                                63
#define HLP_FFU_ACTION_l_ACTION0                                0
#define HLP_FFU_ACTION_h_ACTION0                                31

#define HLP_FFU_TCAM_CFG_WIDTH                                  2
#define HLP_FFU_TCAM_CFG_ENTRIES_0                              64
#define HLP_FFU_TCAM_CFG_ENTRIES_1                              16
#define HLP_FFU_TCAM_CFG_ENTRIES_2                              3
#define HLP_FFU_TCAM_CFG(index2, index1, index0, word)          ((0x0100000) * ((index2) - 0)+(0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0080000) + (HLP_FFU_GROUP_BASE))

#define HLP_FFU_TCAM_CFG_l_CHUNK_MASK                           36
#define HLP_FFU_TCAM_CFG_h_CHUNK_MASK                           51
#define HLP_FFU_TCAM_CFG_b_START_COMPARE                        35
#define HLP_FFU_TCAM_CFG_b_START_SET                            34
#define HLP_FFU_TCAM_CFG_l_SELECT_TOP                           28
#define HLP_FFU_TCAM_CFG_h_SELECT_TOP                           33
#define HLP_FFU_TCAM_CFG_l_SELECT0                              21
#define HLP_FFU_TCAM_CFG_h_SELECT0                              27
#define HLP_FFU_TCAM_CFG_l_SELECT1                              14
#define HLP_FFU_TCAM_CFG_h_SELECT1                              20
#define HLP_FFU_TCAM_CFG_l_SELECT2                              7
#define HLP_FFU_TCAM_CFG_h_SELECT2                              13
#define HLP_FFU_TCAM_CFG_l_SELECT3                              0
#define HLP_FFU_TCAM_CFG_h_SELECT3                              6

#define HLP_FFU_ACTION_CFG_WIDTH                                4
#define HLP_FFU_ACTION_CFG_ENTRIES_0                            64
#define HLP_FFU_ACTION_CFG_ENTRIES_1                            3
#define HLP_FFU_ACTION_CFG(index1, index0, word)                ((0x0100000) * ((index1) - 0) + (0x0000010) * ((index0) - 0) + ((word)*4)+ (0x0082000) + (HLP_FFU_GROUP_BASE))

#define HLP_FFU_ACTION_CFG_b_ENABLE_19                          99
#define HLP_FFU_ACTION_CFG_b_ENABLE_18                          98
#define HLP_FFU_ACTION_CFG_b_ENABLE_17                          97
#define HLP_FFU_ACTION_CFG_b_ENABLE_16                          96
#define HLP_FFU_ACTION_CFG_b_ENABLE_15                          95
#define HLP_FFU_ACTION_CFG_b_ENABLE_14                          94
#define HLP_FFU_ACTION_CFG_b_ENABLE_13                          93
#define HLP_FFU_ACTION_CFG_b_ENABLE_12                          92
#define HLP_FFU_ACTION_CFG_b_ENABLE_11                          91
#define HLP_FFU_ACTION_CFG_b_ENABLE_10                          90
#define HLP_FFU_ACTION_CFG_b_ENABLE_9                           89
#define HLP_FFU_ACTION_CFG_b_ENABLE_8                           88
#define HLP_FFU_ACTION_CFG_b_ENABLE_7                           87
#define HLP_FFU_ACTION_CFG_b_ENABLE_6                           86
#define HLP_FFU_ACTION_CFG_b_ENABLE_5                           85
#define HLP_FFU_ACTION_CFG_b_ENABLE_4                           84
#define HLP_FFU_ACTION_CFG_b_ENABLE_3                           83
#define HLP_FFU_ACTION_CFG_b_ENABLE_2                           82
#define HLP_FFU_ACTION_CFG_b_ENABLE_1                           81
#define HLP_FFU_ACTION_CFG_b_ENABLE_0                           80
#define HLP_FFU_ACTION_CFG_l_INDEX_19                           76
#define HLP_FFU_ACTION_CFG_h_INDEX_19                           79
#define HLP_FFU_ACTION_CFG_l_INDEX_18                           72
#define HLP_FFU_ACTION_CFG_h_INDEX_18                           75
#define HLP_FFU_ACTION_CFG_l_INDEX_17                           68
#define HLP_FFU_ACTION_CFG_h_INDEX_17                           71
#define HLP_FFU_ACTION_CFG_l_INDEX_16                           64
#define HLP_FFU_ACTION_CFG_h_INDEX_16                           67
#define HLP_FFU_ACTION_CFG_l_INDEX_15                           60
#define HLP_FFU_ACTION_CFG_h_INDEX_15                           63
#define HLP_FFU_ACTION_CFG_l_INDEX_14                           56
#define HLP_FFU_ACTION_CFG_h_INDEX_14                           59
#define HLP_FFU_ACTION_CFG_l_INDEX_13                           52
#define HLP_FFU_ACTION_CFG_h_INDEX_13                           55
#define HLP_FFU_ACTION_CFG_l_INDEX_12                           48
#define HLP_FFU_ACTION_CFG_h_INDEX_12                           51
#define HLP_FFU_ACTION_CFG_l_INDEX_11                           44
#define HLP_FFU_ACTION_CFG_h_INDEX_11                           47
#define HLP_FFU_ACTION_CFG_l_INDEX_10                           40
#define HLP_FFU_ACTION_CFG_h_INDEX_10                           43
#define HLP_FFU_ACTION_CFG_l_INDEX_9                            36
#define HLP_FFU_ACTION_CFG_h_INDEX_9                            39
#define HLP_FFU_ACTION_CFG_l_INDEX_8                            32
#define HLP_FFU_ACTION_CFG_h_INDEX_8                            35
#define HLP_FFU_ACTION_CFG_l_INDEX_7                            28
#define HLP_FFU_ACTION_CFG_h_INDEX_7                            31
#define HLP_FFU_ACTION_CFG_l_INDEX_6                            24
#define HLP_FFU_ACTION_CFG_h_INDEX_6                            27
#define HLP_FFU_ACTION_CFG_l_INDEX_5                            20
#define HLP_FFU_ACTION_CFG_h_INDEX_5                            23
#define HLP_FFU_ACTION_CFG_l_INDEX_4                            16
#define HLP_FFU_ACTION_CFG_h_INDEX_4                            19
#define HLP_FFU_ACTION_CFG_l_INDEX_3                            12
#define HLP_FFU_ACTION_CFG_h_INDEX_3                            15
#define HLP_FFU_ACTION_CFG_l_INDEX_2                            8
#define HLP_FFU_ACTION_CFG_h_INDEX_2                            11
#define HLP_FFU_ACTION_CFG_l_INDEX_1                            4
#define HLP_FFU_ACTION_CFG_h_INDEX_1                            7
#define HLP_FFU_ACTION_CFG_l_INDEX_0                            0
#define HLP_FFU_ACTION_CFG_h_INDEX_0                            3


/******** FGHASH_BASE *******/
#define HLP_FGHASH_BASE                                         (0x3400000)
#define HLP_FGHASH_SIZE                                         (0x00C0000)

#define HLP_FFU_HASH_LOOKUP_WIDTH                               4
#define HLP_FFU_HASH_LOOKUP_ENTRIES_0                           8192
#define HLP_FFU_HASH_LOOKUP_ENTRIES_1                           3
#define HLP_FFU_HASH_LOOKUP(index1, index0, word)               ((0x0040000) * ((index1) - 0) + (0x0000010) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_FGHASH_BASE))

#define HLP_FFU_HASH_LOOKUP_l_PTR                               64
#define HLP_FFU_HASH_LOOKUP_h_PTR                               83
#define HLP_FFU_HASH_LOOKUP_l_RSVD1_                            52
#define HLP_FFU_HASH_LOOKUP_h_RSVD1_                            63
#define HLP_FFU_HASH_LOOKUP_l_SELECT_4                          48
#define HLP_FFU_HASH_LOOKUP_h_SELECT_4                          51
#define HLP_FFU_HASH_LOOKUP_l_SELECT_3                          44
#define HLP_FFU_HASH_LOOKUP_h_SELECT_3                          47
#define HLP_FFU_HASH_LOOKUP_l_SELECT_2                          40
#define HLP_FFU_HASH_LOOKUP_h_SELECT_2                          43
#define HLP_FFU_HASH_LOOKUP_l_SELECT_1                          36
#define HLP_FFU_HASH_LOOKUP_h_SELECT_1                          39
#define HLP_FFU_HASH_LOOKUP_l_SELECT_0                          32
#define HLP_FFU_HASH_LOOKUP_h_SELECT_0                          35
#define HLP_FFU_HASH_LOOKUP_l_MASK                              0
#define HLP_FFU_HASH_LOOKUP_h_MASK                              31

#define HLP_FFU_HASH_CAM_WIDTH                                  2
#define HLP_FFU_HASH_CAM_ENTRIES_0                              8
#define HLP_FFU_HASH_CAM_ENTRIES_1                              32
#define HLP_FFU_HASH_CAM_ENTRIES_2                              3
#define HLP_FFU_HASH_CAM(index2, index1, index0, word)          ((0x0040000) * ((index2) - 0)+(0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0020000) + (HLP_FGHASH_BASE))

#define HLP_FFU_HASH_CAM_l_DATA                                 0
#define HLP_FFU_HASH_CAM_h_DATA                                 63

#define HLP_FFU_HASH_CAM_EN_WIDTH                               2
#define HLP_FFU_HASH_CAM_EN_ENTRIES_0                           32
#define HLP_FFU_HASH_CAM_EN_ENTRIES_1                           2
#define HLP_FFU_HASH_CAM_EN_ENTRIES_2                           3
#define HLP_FFU_HASH_CAM_EN(index2, index1, index0, word)       ((0x0040000) * ((index2) - 0)+(0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0020800) + (HLP_FGHASH_BASE))

#define HLP_FFU_HASH_CAM_EN_l_MASK                              0
#define HLP_FFU_HASH_CAM_EN_h_MASK                              63

#define HLP_FFU_KEY_MASK0_WIDTH                                 2
#define HLP_FFU_KEY_MASK0_ENTRIES_0                             64
#define HLP_FFU_KEY_MASK0_ENTRIES_1                             2
#define HLP_FFU_KEY_MASK0_ENTRIES_2                             3
#define HLP_FFU_KEY_MASK0(index2, index1, index0, word)         ((0x0040000) * ((index2) - 0)+(0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0020C00) + (HLP_FGHASH_BASE))

#define HLP_FFU_KEY_MASK0_l_KEY8_MASK                           0
#define HLP_FFU_KEY_MASK0_h_KEY8_MASK                           63

#define HLP_FFU_KEY_MASK1_WIDTH                                 2
#define HLP_FFU_KEY_MASK1_ENTRIES_0                             64
#define HLP_FFU_KEY_MASK1_ENTRIES_1                             2
#define HLP_FFU_KEY_MASK1_ENTRIES_2                             3
#define HLP_FFU_KEY_MASK1(index2, index1, index0, word)         ((0x0040000) * ((index2) - 0)+(0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0021000) + (HLP_FGHASH_BASE))

#define HLP_FFU_KEY_MASK1_l_KEY_SUBMODE1                        50
#define HLP_FFU_KEY_MASK1_h_KEY_SUBMODE1                        51
#define HLP_FFU_KEY_MASK1_l_KEY_SUBMODE0                        48
#define HLP_FFU_KEY_MASK1_h_KEY_SUBMODE0                        49
#define HLP_FFU_KEY_MASK1_l_KEY32_MASK                          32
#define HLP_FFU_KEY_MASK1_h_KEY32_MASK                          47
#define HLP_FFU_KEY_MASK1_l_KEY16_MASK                          0
#define HLP_FFU_KEY_MASK1_h_KEY16_MASK                          31

#define HLP_FFU_KEY_MASK2_WIDTH                                 2
#define HLP_FFU_KEY_MASK2_ENTRIES_0                             64
#define HLP_FFU_KEY_MASK2_ENTRIES_1                             2
#define HLP_FFU_KEY_MASK2_ENTRIES_2                             3
#define HLP_FFU_KEY_MASK2(index2, index1, index0, word)         ((0x0040000) * ((index2) - 0)+(0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0021400) + (HLP_FGHASH_BASE))

#define HLP_FFU_KEY_MASK2_l_KEY_SUBMASK1                        32
#define HLP_FFU_KEY_MASK2_h_KEY_SUBMASK1                        63
#define HLP_FFU_KEY_MASK2_l_KEY_SUBMASK0                        0
#define HLP_FFU_KEY_MASK2_h_KEY_SUBMASK0                        31

#define HLP_FFU_HASH_MISS_WIDTH                                 2
#define HLP_FFU_HASH_MISS_ENTRIES_0                             64
#define HLP_FFU_HASH_MISS_ENTRIES_1                             2
#define HLP_FFU_HASH_MISS_ENTRIES_2                             3
#define HLP_FFU_HASH_MISS(index2, index1, index0, word)         ((0x0040000) * ((index2) - 0)+(0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0021800) + (HLP_FGHASH_BASE))

#define HLP_FFU_HASH_MISS_l_ACTION1                             32
#define HLP_FFU_HASH_MISS_h_ACTION1                             63
#define HLP_FFU_HASH_MISS_l_ACTION0                             0
#define HLP_FFU_HASH_MISS_h_ACTION0                             31

#define HLP_FFU_HASH_CFG_WIDTH                                  2
#define HLP_FFU_HASH_CFG_ENTRIES_0                              64
#define HLP_FFU_HASH_CFG_ENTRIES_1                              3
#define HLP_FFU_HASH_CFG(index1, index0, word)                  ((0x0040000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0021C00) + (HLP_FGHASH_BASE))

#define HLP_FFU_HASH_CFG_b_MODE                                 46
#define HLP_FFU_HASH_CFG_l_BASE_PTR_0                           33
#define HLP_FFU_HASH_CFG_h_BASE_PTR_0                           45
#define HLP_FFU_HASH_CFG_l_BASE_PTR_1                           20
#define HLP_FFU_HASH_CFG_h_BASE_PTR_1                           32
#define HLP_FFU_HASH_CFG_l_HASH_SIZE_0                          15
#define HLP_FFU_HASH_CFG_h_HASH_SIZE_0                          19
#define HLP_FFU_HASH_CFG_l_HASH_SIZE_1                          10
#define HLP_FFU_HASH_CFG_h_HASH_SIZE_1                          14
#define HLP_FFU_HASH_CFG_l_ENTRY_SIZE_0                         5
#define HLP_FFU_HASH_CFG_h_ENTRY_SIZE_0                         9
#define HLP_FFU_HASH_CFG_l_ENTRY_SIZE_1                         0
#define HLP_FFU_HASH_CFG_h_ENTRY_SIZE_1                         4


/******** HASH_ENTRY_RAM_BASE *******/
#define HLP_HASH_ENTRY_RAM_BASE                                 (0x3500000)
#define HLP_HASH_ENTRY_RAM_SIZE                                 (0x0080000)

#define HLP_HASH_ENTRY0_WIDTH                                   2
#define HLP_HASH_ENTRY0_ENTRIES                                 65536
#define HLP_HASH_ENTRY0(index, word)                            ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY0_l_DATA                                  0
#define HLP_HASH_ENTRY0_h_DATA                                  63

#define HLP_HASH_ENTRY1_WIDTH                                   2
#define HLP_HASH_ENTRY1_ENTRIES                                 65536
#define HLP_HASH_ENTRY1(index, word)                            ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0080000) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY1_l_DATA                                  0
#define HLP_HASH_ENTRY1_h_DATA                                  63

#define HLP_HASH_ENTRY_RAM_ALLOC_WIDTH                          2
#define HLP_HASH_ENTRY_RAM_ALLOC_ENTRIES                        2
#define HLP_HASH_ENTRY_RAM_ALLOC(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0100000) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_ALLOC_l_GP_SEL                       0
#define HLP_HASH_ENTRY_RAM_ALLOC_h_GP_SEL                       7

#define HLP_HASH_ENTRY_RAM_ERR_WRITE_WIDTH                      2
#define HLP_HASH_ENTRY_RAM_ERR_WRITE_ENTRIES_0                  2
#define HLP_HASH_ENTRY_RAM_ERR_WRITE_ENTRIES_1                  2
#define HLP_HASH_ENTRY_RAM_ERR_WRITE(index1, index0, word)      ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0100020) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_ERR_WRITE_l_ERR_INJECT               0
#define HLP_HASH_ENTRY_RAM_ERR_WRITE_h_ERR_INJECT               1

#define HLP_HASH_ENTRY_RAM_CERR_READ_WIDTH                      2
#define HLP_HASH_ENTRY_RAM_CERR_READ_ENTRIES_0                  2
#define HLP_HASH_ENTRY_RAM_CERR_READ_ENTRIES_1                  2
#define HLP_HASH_ENTRY_RAM_CERR_READ(index1, index0, word)      ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0100040) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_CERR_READ_l_COL                      16
#define HLP_HASH_ENTRY_RAM_CERR_READ_h_COL                      18
#define HLP_HASH_ENTRY_RAM_CERR_READ_l_ADDR                     5
#define HLP_HASH_ENTRY_RAM_CERR_READ_h_ADDR                     15
#define HLP_HASH_ENTRY_RAM_CERR_READ_l_LANE                     3
#define HLP_HASH_ENTRY_RAM_CERR_READ_h_LANE                     4
#define HLP_HASH_ENTRY_RAM_CERR_READ_l_RSVD                     1
#define HLP_HASH_ENTRY_RAM_CERR_READ_h_RSVD                     2
#define HLP_HASH_ENTRY_RAM_CERR_READ_b_ERROR                    0

#define HLP_HASH_ENTRY_RAM_UERR_READ_WIDTH                      2
#define HLP_HASH_ENTRY_RAM_UERR_READ_ENTRIES_0                  2
#define HLP_HASH_ENTRY_RAM_UERR_READ_ENTRIES_1                  2
#define HLP_HASH_ENTRY_RAM_UERR_READ(index1, index0, word)      ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0100060) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_UERR_READ_l_COL                      16
#define HLP_HASH_ENTRY_RAM_UERR_READ_h_COL                      18
#define HLP_HASH_ENTRY_RAM_UERR_READ_l_ADDR                     5
#define HLP_HASH_ENTRY_RAM_UERR_READ_h_ADDR                     15
#define HLP_HASH_ENTRY_RAM_UERR_READ_l_LANE                     3
#define HLP_HASH_ENTRY_RAM_UERR_READ_h_LANE                     4
#define HLP_HASH_ENTRY_RAM_UERR_READ_l_RSVD                     1
#define HLP_HASH_ENTRY_RAM_UERR_READ_h_RSVD                     2
#define HLP_HASH_ENTRY_RAM_UERR_READ_b_ERROR                    0

#define HLP_HASH_ENTRY_RAM_CERR_CNT_WIDTH                       2
#define HLP_HASH_ENTRY_RAM_CERR_CNT_ENTRIES_0                   2
#define HLP_HASH_ENTRY_RAM_CERR_CNT_ENTRIES_1                   2
#define HLP_HASH_ENTRY_RAM_CERR_CNT(index1, index0, word)       ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x01000C0) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_CERR_CNT_l__RSVD_                    12
#define HLP_HASH_ENTRY_RAM_CERR_CNT_h__RSVD_                    31
#define HLP_HASH_ENTRY_RAM_CERR_CNT_l_COUNTER                   0
#define HLP_HASH_ENTRY_RAM_CERR_CNT_h_COUNTER                   11

#define HLP_HASH_ENTRY_RAM_UERR_CNT_WIDTH                       2
#define HLP_HASH_ENTRY_RAM_UERR_CNT_ENTRIES_0                   2
#define HLP_HASH_ENTRY_RAM_UERR_CNT_ENTRIES_1                   2
#define HLP_HASH_ENTRY_RAM_UERR_CNT(index1, index0, word)       ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x01000E0) + (HLP_HASH_ENTRY_RAM_BASE))

#define HLP_HASH_ENTRY_RAM_UERR_CNT_l__RSVD_                    12
#define HLP_HASH_ENTRY_RAM_UERR_CNT_h__RSVD_                    31
#define HLP_HASH_ENTRY_RAM_UERR_CNT_l_COUNTER                   0
#define HLP_HASH_ENTRY_RAM_UERR_CNT_h_COUNTER                   11


/******** ARP_VLAN_BASE *******/
#define HLP_ARP_VLAN_BASE                                       (0x3700000)
#define HLP_ARP_VLAN_SIZE                                       (0x0020000)

#define HLP_ARP_TABLE_WIDTH                                     4
#define HLP_ARP_TABLE_ENTRIES                                   16384
#define HLP_ARP_TABLE(index, word)                              ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_ARP_VLAN_BASE))

#define HLP_ARP_TABLE_b_UPDATE_L3_DOMAIN                        113
#define HLP_ARP_TABLE_b_UPDATE_L2_DOMAIN                        112
#define HLP_ARP_TABLE_l_L3_DOMAIN                               106
#define HLP_ARP_TABLE_h_L3_DOMAIN                               111
#define HLP_ARP_TABLE_l_L2_DOMAIN                               97
#define HLP_ARP_TABLE_h_L2_DOMAIN                               105
#define HLP_ARP_TABLE_l_MOD_IDX                                 79
#define HLP_ARP_TABLE_h_MOD_IDX                                 96
#define HLP_ARP_TABLE_l_MTU_INDEX                               76
#define HLP_ARP_TABLE_h_MTU_INDEX                               78
#define HLP_ARP_TABLE_l_EVID                                    64
#define HLP_ARP_TABLE_h_EVID                                    75
#define HLP_ARP_TABLE_l_RESERVED                                50
#define HLP_ARP_TABLE_h_RESERVED                                63
#define HLP_ARP_TABLE_b_IPV6_ENTRY                              49
#define HLP_ARP_TABLE_b_ENTRY_TYPE                              48
#define HLP_ARP_TABLE_l_DST_MAC                                 0
#define HLP_ARP_TABLE_h_DST_MAC                                 47

#define HLP_INGRESS_VID_TABLE_WIDTH                             2
#define HLP_INGRESS_VID_TABLE_ENTRIES                           4096
#define HLP_INGRESS_VID_TABLE(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0040000) + (HLP_ARP_VLAN_BASE))

#define HLP_INGRESS_VID_TABLE_b_TRAP_IGMP                       25
#define HLP_INGRESS_VID_TABLE_b_REFLECT                         24
#define HLP_INGRESS_VID_TABLE_l_MEMBERSHIP                      0
#define HLP_INGRESS_VID_TABLE_h_MEMBERSHIP                      23

#define HLP_EGRESS_VID_TABLE_WIDTH                              2
#define HLP_EGRESS_VID_TABLE_ENTRIES                            4096
#define HLP_EGRESS_VID_TABLE(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0048000) + (HLP_ARP_VLAN_BASE))

#define HLP_EGRESS_VID_TABLE_l_TRIG_ID                          24
#define HLP_EGRESS_VID_TABLE_h_TRIG_ID                          29
#define HLP_EGRESS_VID_TABLE_l_MEMBERSHIP                       0
#define HLP_EGRESS_VID_TABLE_h_MEMBERSHIP                       23

#define HLP_FLOOD_GLORT_TABLE_WIDTH                             2
#define HLP_FLOOD_GLORT_TABLE_ENTRIES                           512
#define HLP_FLOOD_GLORT_TABLE(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0050000) + (HLP_ARP_VLAN_BASE))

#define HLP_FLOOD_GLORT_TABLE_l_BROADCAST_GLORT                 32
#define HLP_FLOOD_GLORT_TABLE_h_BROADCAST_GLORT                 47
#define HLP_FLOOD_GLORT_TABLE_l_FLOOD_MULTICAST_GLORT           16
#define HLP_FLOOD_GLORT_TABLE_h_FLOOD_MULTICAST_GLORT           31
#define HLP_FLOOD_GLORT_TABLE_l_FLOOD_UNICAST_GLORT             0
#define HLP_FLOOD_GLORT_TABLE_h_FLOOD_UNICAST_GLORT             15

#define HLP_ARP_USED_WIDTH                                      2
#define HLP_ARP_USED_ENTRIES                                    256
#define HLP_ARP_USED(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0051000) + (HLP_ARP_VLAN_BASE))

#define HLP_ARP_USED_l_USED                                     0
#define HLP_ARP_USED_h_USED                                     63

#define HLP_MTU_TABLE_WIDTH                                     2
#define HLP_MTU_TABLE_ENTRIES                                   8
#define HLP_MTU_TABLE(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0051800) + (HLP_ARP_VLAN_BASE))

#define HLP_MTU_TABLE_l_MTU                                     0
#define HLP_MTU_TABLE_h_MTU                                     13

#define HLP_FWD_HASHING_CFG_WIDTH                               2
#define HLP_FWD_HASHING_CFG(word)                               (((word)*4) + (0x0051880) + (HLP_ARP_VLAN_BASE))

#define HLP_FWD_HASHING_CFG_b_USE_METADATA                      13
#define HLP_FWD_HASHING_CFG_b_ECMP_ROTATION                     12
#define HLP_FWD_HASHING_CFG_l_ROTATION_B                        10
#define HLP_FWD_HASHING_CFG_h_ROTATION_B                        11
#define HLP_FWD_HASHING_CFG_l_ROTATION_A                        8
#define HLP_FWD_HASHING_CFG_h_ROTATION_A                        9
#define HLP_FWD_HASHING_CFG_b_USE_VID                           7
#define HLP_FWD_HASHING_CFG_b_USE_VPRI                          6
#define HLP_FWD_HASHING_CFG_b_USE_TYPE                          5
#define HLP_FWD_HASHING_CFG_b_USE_SMAC                          4
#define HLP_FWD_HASHING_CFG_b_USE_DMAC                          3
#define HLP_FWD_HASHING_CFG_b_SYMMETRIC                         2
#define HLP_FWD_HASHING_CFG_b_USE_L34                           1
#define HLP_FWD_HASHING_CFG_b_USE_L2_IF_IP                      0


/******** MAPPER_BASE *******/
#define HLP_MAPPER_BASE                                         (0x3780000)
#define HLP_MAPPER_SIZE                                         (0x0080000)

#define HLP_MAP_PORT_CFG_WIDTH                                  2
#define HLP_MAP_PORT_CFG_ENTRIES                                24
#define HLP_MAP_PORT_CFG(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MAPPER_BASE))

#define HLP_MAP_PORT_CFG_l_DEFAULT_SGLORT                       5
#define HLP_MAP_PORT_CFG_h_DEFAULT_SGLORT                       20
#define HLP_MAP_PORT_CFG_b_DEFAULT_SGLORT_EN                    4
#define HLP_MAP_PORT_CFG_l_PORT_SCENARIO                        0
#define HLP_MAP_PORT_CFG_h_PORT_SCENARIO                        3

#define HLP_MAP_PORT_DEFAULT_WIDTH                              2
#define HLP_MAP_PORT_DEFAULT_ENTRIES_0                          6
#define HLP_MAP_PORT_DEFAULT_ENTRIES_1                          24
#define HLP_MAP_PORT_DEFAULT(index1, index0, word)              ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000800) + (HLP_MAPPER_BASE))

#define HLP_MAP_PORT_DEFAULT_b_USE_PARSE_PTR                    32
#define HLP_MAP_PORT_DEFAULT_l_VALUE                            16
#define HLP_MAP_PORT_DEFAULT_h_VALUE                            31
#define HLP_MAP_PORT_DEFAULT_l_USE_KEY                          8
#define HLP_MAP_PORT_DEFAULT_h_USE_KEY                          15
#define HLP_MAP_PORT_DEFAULT_l_TARGET                           0
#define HLP_MAP_PORT_DEFAULT_h_TARGET                           7

#define HLP_MAP_DGLORT_TCAM_WIDTH                               2
#define HLP_MAP_DGLORT_TCAM_ENTRIES                             8
#define HLP_MAP_DGLORT_TCAM(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DGLORT_TCAM_l_KEY_INVERT                        21
#define HLP_MAP_DGLORT_TCAM_h_KEY_INVERT                        41
#define HLP_MAP_DGLORT_TCAM_l_KEY                               0
#define HLP_MAP_DGLORT_TCAM_h_KEY                               20

#define HLP_MAP_DGLORT_ACTION_WIDTH                             2
#define HLP_MAP_DGLORT_ACTION_ENTRIES                           8
#define HLP_MAP_DGLORT_ACTION(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001040) + (HLP_MAPPER_BASE))

#define HLP_MAP_DGLORT_ACTION_b_ENABLE                          30
#define HLP_MAP_DGLORT_ACTION_l_ROT                             25
#define HLP_MAP_DGLORT_ACTION_h_ROT                             29
#define HLP_MAP_DGLORT_ACTION_l_START                           21
#define HLP_MAP_DGLORT_ACTION_h_START                           24
#define HLP_MAP_DGLORT_ACTION_l_LENGTH                          16
#define HLP_MAP_DGLORT_ACTION_h_LENGTH                          20
#define HLP_MAP_DGLORT_ACTION_l_BASE                            0
#define HLP_MAP_DGLORT_ACTION_h_BASE                            15

#define HLP_MAP_CPM_FN_WIDTH                                    2
#define HLP_MAP_CPM_FN(word)                                    (((word)*4) + (0x0001080) + (HLP_MAPPER_BASE))

#define HLP_MAP_CPM_FN_l_PORT_MASK                              0
#define HLP_MAP_CPM_FN_h_PORT_MASK                              23

#define HLP_MAP_LEN_LIMIT_WIDTH                                 2
#define HLP_MAP_LEN_LIMIT_ENTRIES                               24
#define HLP_MAP_LEN_LIMIT(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001100) + (HLP_MAPPER_BASE))

#define HLP_MAP_LEN_LIMIT_l_OTR_L2_LEN_LIMIT                    9
#define HLP_MAP_LEN_LIMIT_h_OTR_L2_LEN_LIMIT                    11
#define HLP_MAP_LEN_LIMIT_l_INR_L2_LEN_LIMIT                    6
#define HLP_MAP_LEN_LIMIT_h_INR_L2_LEN_LIMIT                    8
#define HLP_MAP_LEN_LIMIT_l_OTR_MPLS_LEN_LIMIT                  3
#define HLP_MAP_LEN_LIMIT_h_OTR_MPLS_LEN_LIMIT                  5
#define HLP_MAP_LEN_LIMIT_l_INR_MPLS_LEN_LIMIT                  0
#define HLP_MAP_LEN_LIMIT_h_INR_MPLS_LEN_LIMIT                  2

#define HLP_MAP_DOMAIN_TCAM_WIDTH                               4
#define HLP_MAP_DOMAIN_TCAM_ENTRIES                             4096
#define HLP_MAP_DOMAIN_TCAM(index, word)                        ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0010000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DOMAIN_TCAM_l__RSVD1_                           98
#define HLP_MAP_DOMAIN_TCAM_h__RSVD1_                           127
#define HLP_MAP_DOMAIN_TCAM_l_PORT_KEY_INVERT                   90
#define HLP_MAP_DOMAIN_TCAM_h_PORT_KEY_INVERT                   97
#define HLP_MAP_DOMAIN_TCAM_b_VID2_VALID_INVERT                 89
#define HLP_MAP_DOMAIN_TCAM_l_VID2_KEY_INVERT                   77
#define HLP_MAP_DOMAIN_TCAM_h_VID2_KEY_INVERT                   88
#define HLP_MAP_DOMAIN_TCAM_b_VID1_VALID_INVERT                 76
#define HLP_MAP_DOMAIN_TCAM_l_VID1_KEY_INVERT                   64
#define HLP_MAP_DOMAIN_TCAM_h_VID1_KEY_INVERT                   75
#define HLP_MAP_DOMAIN_TCAM_l__RSVD0_                           34
#define HLP_MAP_DOMAIN_TCAM_h__RSVD0_                           63
#define HLP_MAP_DOMAIN_TCAM_l_PORT_KEY                          26
#define HLP_MAP_DOMAIN_TCAM_h_PORT_KEY                          33
#define HLP_MAP_DOMAIN_TCAM_b_VID2_VALID                        25
#define HLP_MAP_DOMAIN_TCAM_l_VID2_KEY                          13
#define HLP_MAP_DOMAIN_TCAM_h_VID2_KEY                          24
#define HLP_MAP_DOMAIN_TCAM_b_VID1_VALID                        12
#define HLP_MAP_DOMAIN_TCAM_l_VID1_KEY                          0
#define HLP_MAP_DOMAIN_TCAM_h_VID1_KEY                          11

#define HLP_MAP_DOMAIN_ACTION0_WIDTH                            2
#define HLP_MAP_DOMAIN_ACTION0_ENTRIES                          4096
#define HLP_MAP_DOMAIN_ACTION0(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0020000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DOMAIN_ACTION0_l_L2_DOMAIN                      30
#define HLP_MAP_DOMAIN_ACTION0_h_L2_DOMAIN                      38
#define HLP_MAP_DOMAIN_ACTION0_l_L3_DOMAIN                      24
#define HLP_MAP_DOMAIN_ACTION0_h_L3_DOMAIN                      29
#define HLP_MAP_DOMAIN_ACTION0_l_OPERATOR_ID                    20
#define HLP_MAP_DOMAIN_ACTION0_h_OPERATOR_ID                    23
#define HLP_MAP_DOMAIN_ACTION0_b_UPDATE_DOMAINS                 19
#define HLP_MAP_DOMAIN_ACTION0_b_LEARN_EN                       18
#define HLP_MAP_DOMAIN_ACTION0_b_LEARN_MODE                     17
#define HLP_MAP_DOMAIN_ACTION0_l_PRIORITY_PROFILE               12
#define HLP_MAP_DOMAIN_ACTION0_h_PRIORITY_PROFILE               16
#define HLP_MAP_DOMAIN_ACTION0_l_PRI_SOURCE                     4
#define HLP_MAP_DOMAIN_ACTION0_h_PRI_SOURCE                     11
#define HLP_MAP_DOMAIN_ACTION0_b_FORCE_DEFAULT_PRI              3
#define HLP_MAP_DOMAIN_ACTION0_l_DEFAULT_PRI                    0
#define HLP_MAP_DOMAIN_ACTION0_h_DEFAULT_PRI                    2

#define HLP_MAP_DOMAIN_ACTION1_WIDTH                            2
#define HLP_MAP_DOMAIN_ACTION1_ENTRIES                          4096
#define HLP_MAP_DOMAIN_ACTION1(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0028000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DOMAIN_ACTION1_l_DOMAIN_SCENARIO                36
#define HLP_MAP_DOMAIN_ACTION1_h_DOMAIN_SCENARIO                43
#define HLP_MAP_DOMAIN_ACTION1_l_L2_POLICER                     24
#define HLP_MAP_DOMAIN_ACTION1_h_L2_POLICER                     35
#define HLP_MAP_DOMAIN_ACTION1_l_L3_POLICER                     12
#define HLP_MAP_DOMAIN_ACTION1_h_L3_POLICER                     23
#define HLP_MAP_DOMAIN_ACTION1_l_VLAN_COUNTER                   0
#define HLP_MAP_DOMAIN_ACTION1_h_VLAN_COUNTER                   11

#define HLP_MAP_DOMAIN_PROFILE_WIDTH                            2
#define HLP_MAP_DOMAIN_PROFILE_ENTRIES                          512
#define HLP_MAP_DOMAIN_PROFILE(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0030000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DOMAIN_PROFILE_l_PRIORITY_PROFILE               0
#define HLP_MAP_DOMAIN_PROFILE_h_PRIORITY_PROFILE               4

#define HLP_MAP_PORT_WIDTH                                      2
#define HLP_MAP_PORT_ENTRIES                                    24
#define HLP_MAP_PORT(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0031000) + (HLP_MAPPER_BASE))

#define HLP_MAP_PORT_l_MAP_PORT                                 0
#define HLP_MAP_PORT_h_MAP_PORT                                 3

#define HLP_MAP_MAC_WIDTH                                       4
#define HLP_MAP_MAC_ENTRIES                                     96
#define HLP_MAP_MAC(index, word)                                ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0031800) + (HLP_MAPPER_BASE))

#define HLP_MAP_MAC_b_MAC_ROUTABLE                              66
#define HLP_MAP_MAC_l_MAP_MAC                                   58
#define HLP_MAP_MAC_h_MAP_MAC                                   65
#define HLP_MAP_MAC_l_VALID                                     54
#define HLP_MAP_MAC_h_VALID                                     57
#define HLP_MAP_MAC_l_IGNORE_LENGTH                             48
#define HLP_MAP_MAC_h_IGNORE_LENGTH                             53
#define HLP_MAP_MAC_l_MAC                                       0
#define HLP_MAP_MAC_h_MAC                                       47

#define HLP_MAP_TYPE_WIDTH                                      2
#define HLP_MAP_TYPE_ENTRIES                                    16
#define HLP_MAP_TYPE(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032000) + (HLP_MAPPER_BASE))

#define HLP_MAP_TYPE_l_VALID                                    20
#define HLP_MAP_TYPE_h_VALID                                    21
#define HLP_MAP_TYPE_l_MAP_TYPE                                 16
#define HLP_MAP_TYPE_h_MAP_TYPE                                 19
#define HLP_MAP_TYPE_l_TYPE_XXX                                 0
#define HLP_MAP_TYPE_h_TYPE_XXX                                 15

#define HLP_MAP_IP_LO_WIDTH                                     2
#define HLP_MAP_IP_LO_ENTRIES                                   16
#define HLP_MAP_IP_LO(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032080) + (HLP_MAPPER_BASE))

#define HLP_MAP_IP_LO_l_IP_LO                                   0
#define HLP_MAP_IP_LO_h_IP_LO                                   63

#define HLP_MAP_IP_HI_WIDTH                                     2
#define HLP_MAP_IP_HI_ENTRIES                                   16
#define HLP_MAP_IP_HI(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032100) + (HLP_MAPPER_BASE))

#define HLP_MAP_IP_HI_l_IP_HI                                   0
#define HLP_MAP_IP_HI_h_IP_HI                                   63

#define HLP_MAP_IP_CFG_WIDTH                                    2
#define HLP_MAP_IP_CFG_ENTRIES                                  16
#define HLP_MAP_IP_CFG(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032180) + (HLP_MAPPER_BASE))

#define HLP_MAP_IP_CFG_l_MATCH_LENGTH                           11
#define HLP_MAP_IP_CFG_h_MATCH_LENGTH                           18
#define HLP_MAP_IP_CFG_l_VALID                                  7
#define HLP_MAP_IP_CFG_h_VALID                                  10
#define HLP_MAP_IP_CFG_l_MAP_IP                                 3
#define HLP_MAP_IP_CFG_h_MAP_IP                                 6
#define HLP_MAP_IP_CFG_l_IP_SCENARIO                            1
#define HLP_MAP_IP_CFG_h_IP_SCENARIO                            2
#define HLP_MAP_IP_CFG_b_IS_IPV6                                0

#define HLP_MAP_PROT_WIDTH                                      2
#define HLP_MAP_PROT_ENTRIES                                    8
#define HLP_MAP_PROT(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032200) + (HLP_MAPPER_BASE))

#define HLP_MAP_PROT_l_MAP_PROT                                 8
#define HLP_MAP_PROT_h_MAP_PROT                                 10
#define HLP_MAP_PROT_l_PROT                                     0
#define HLP_MAP_PROT_h_PROT                                     7

#define HLP_MAP_L4_SRC_WIDTH                                    2
#define HLP_MAP_L4_SRC_ENTRIES                                  64
#define HLP_MAP_L4_SRC(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032400) + (HLP_MAPPER_BASE))

#define HLP_MAP_L4_SRC_l_MAP_L4_SRC                             21
#define HLP_MAP_L4_SRC_h_MAP_L4_SRC                             36
#define HLP_MAP_L4_SRC_l_VALID                                  19
#define HLP_MAP_L4_SRC_h_VALID                                  20
#define HLP_MAP_L4_SRC_l_MAP_PROT                               16
#define HLP_MAP_L4_SRC_h_MAP_PROT                               18
#define HLP_MAP_L4_SRC_l_L4_SRC                                 0
#define HLP_MAP_L4_SRC_h_L4_SRC                                 15

#define HLP_MAP_L4_DST_WIDTH                                    2
#define HLP_MAP_L4_DST_ENTRIES                                  64
#define HLP_MAP_L4_DST(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032600) + (HLP_MAPPER_BASE))

#define HLP_MAP_L4_DST_l_MAP_L4_DST                             21
#define HLP_MAP_L4_DST_h_MAP_L4_DST                             36
#define HLP_MAP_L4_DST_l_VALID                                  19
#define HLP_MAP_L4_DST_h_VALID                                  20
#define HLP_MAP_L4_DST_l_MAP_PROT                               16
#define HLP_MAP_L4_DST_h_MAP_PROT                               18
#define HLP_MAP_L4_DST_l_L4_DST                                 0
#define HLP_MAP_L4_DST_h_L4_DST                                 15

#define HLP_MAP_EXP_TC_WIDTH                                    2
#define HLP_MAP_EXP_TC_ENTRIES                                  32
#define HLP_MAP_EXP_TC(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0032800) + (HLP_MAPPER_BASE))

#define HLP_MAP_EXP_TC_l_TC_7                                   21
#define HLP_MAP_EXP_TC_h_TC_7                                   23
#define HLP_MAP_EXP_TC_l_TC_6                                   18
#define HLP_MAP_EXP_TC_h_TC_6                                   20
#define HLP_MAP_EXP_TC_l_TC_5                                   15
#define HLP_MAP_EXP_TC_h_TC_5                                   17
#define HLP_MAP_EXP_TC_l_TC_4                                   12
#define HLP_MAP_EXP_TC_h_TC_4                                   14
#define HLP_MAP_EXP_TC_l_TC_3                                   9
#define HLP_MAP_EXP_TC_h_TC_3                                   11
#define HLP_MAP_EXP_TC_l_TC_2                                   6
#define HLP_MAP_EXP_TC_h_TC_2                                   8
#define HLP_MAP_EXP_TC_l_TC_1                                   3
#define HLP_MAP_EXP_TC_h_TC_1                                   5
#define HLP_MAP_EXP_TC_l_TC_0                                   0
#define HLP_MAP_EXP_TC_h_TC_0                                   2

#define HLP_MAP_DSCP_TC_WIDTH                                   2
#define HLP_MAP_DSCP_TC_ENTRIES                                 2048
#define HLP_MAP_DSCP_TC(index, word)                            ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0034000) + (HLP_MAPPER_BASE))

#define HLP_MAP_DSCP_TC_l_TC                                    6
#define HLP_MAP_DSCP_TC_h_TC                                    8
#define HLP_MAP_DSCP_TC_l_DSCP                                  0
#define HLP_MAP_DSCP_TC_h_DSCP                                  5

#define HLP_MAP_VPRI_TC_WIDTH                                   2
#define HLP_MAP_VPRI_TC_ENTRIES                                 32
#define HLP_MAP_VPRI_TC(index, word)                            ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0038000) + (HLP_MAPPER_BASE))

#define HLP_MAP_VPRI_TC_l_TC_15                                 45
#define HLP_MAP_VPRI_TC_h_TC_15                                 47
#define HLP_MAP_VPRI_TC_l_TC_14                                 42
#define HLP_MAP_VPRI_TC_h_TC_14                                 44
#define HLP_MAP_VPRI_TC_l_TC_13                                 39
#define HLP_MAP_VPRI_TC_h_TC_13                                 41
#define HLP_MAP_VPRI_TC_l_TC_12                                 36
#define HLP_MAP_VPRI_TC_h_TC_12                                 38
#define HLP_MAP_VPRI_TC_l_TC_11                                 33
#define HLP_MAP_VPRI_TC_h_TC_11                                 35
#define HLP_MAP_VPRI_TC_l_TC_10                                 30
#define HLP_MAP_VPRI_TC_h_TC_10                                 32
#define HLP_MAP_VPRI_TC_l_TC_9                                  27
#define HLP_MAP_VPRI_TC_h_TC_9                                  29
#define HLP_MAP_VPRI_TC_l_TC_8                                  24
#define HLP_MAP_VPRI_TC_h_TC_8                                  26
#define HLP_MAP_VPRI_TC_l_TC_7                                  21
#define HLP_MAP_VPRI_TC_h_TC_7                                  23
#define HLP_MAP_VPRI_TC_l_TC_6                                  18
#define HLP_MAP_VPRI_TC_h_TC_6                                  20
#define HLP_MAP_VPRI_TC_l_TC_5                                  15
#define HLP_MAP_VPRI_TC_h_TC_5                                  17
#define HLP_MAP_VPRI_TC_l_TC_4                                  12
#define HLP_MAP_VPRI_TC_h_TC_4                                  14
#define HLP_MAP_VPRI_TC_l_TC_3                                  9
#define HLP_MAP_VPRI_TC_h_TC_3                                  11
#define HLP_MAP_VPRI_TC_l_TC_2                                  6
#define HLP_MAP_VPRI_TC_h_TC_2                                  8
#define HLP_MAP_VPRI_TC_l_TC_1                                  3
#define HLP_MAP_VPRI_TC_h_TC_1                                  5
#define HLP_MAP_VPRI_TC_l_TC_0                                  0
#define HLP_MAP_VPRI_TC_h_TC_0                                  2

#define HLP_MAP_VPRI_WIDTH                                      2
#define HLP_MAP_VPRI_ENTRIES                                    32
#define HLP_MAP_VPRI(index, word)                               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0038100) + (HLP_MAPPER_BASE))

#define HLP_MAP_VPRI_l_VPRI_15                                  60
#define HLP_MAP_VPRI_h_VPRI_15                                  63
#define HLP_MAP_VPRI_l_VPRI_14                                  56
#define HLP_MAP_VPRI_h_VPRI_14                                  59
#define HLP_MAP_VPRI_l_VPRI_13                                  52
#define HLP_MAP_VPRI_h_VPRI_13                                  55
#define HLP_MAP_VPRI_l_VPRI_12                                  48
#define HLP_MAP_VPRI_h_VPRI_12                                  51
#define HLP_MAP_VPRI_l_VPRI_11                                  44
#define HLP_MAP_VPRI_h_VPRI_11                                  47
#define HLP_MAP_VPRI_l_VPRI_10                                  40
#define HLP_MAP_VPRI_h_VPRI_10                                  43
#define HLP_MAP_VPRI_l_VPRI_9                                   36
#define HLP_MAP_VPRI_h_VPRI_9                                   39
#define HLP_MAP_VPRI_l_VPRI_8                                   32
#define HLP_MAP_VPRI_h_VPRI_8                                   35
#define HLP_MAP_VPRI_l_VPRI_7                                   28
#define HLP_MAP_VPRI_h_VPRI_7                                   31
#define HLP_MAP_VPRI_l_VPRI_6                                   24
#define HLP_MAP_VPRI_h_VPRI_6                                   27
#define HLP_MAP_VPRI_l_VPRI_5                                   20
#define HLP_MAP_VPRI_h_VPRI_5                                   23
#define HLP_MAP_VPRI_l_VPRI_4                                   16
#define HLP_MAP_VPRI_h_VPRI_4                                   19
#define HLP_MAP_VPRI_l_VPRI_3                                   12
#define HLP_MAP_VPRI_h_VPRI_3                                   15
#define HLP_MAP_VPRI_l_VPRI_2                                   8
#define HLP_MAP_VPRI_h_VPRI_2                                   11
#define HLP_MAP_VPRI_l_VPRI_1                                   4
#define HLP_MAP_VPRI_h_VPRI_1                                   7
#define HLP_MAP_VPRI_l_VPRI_0                                   0
#define HLP_MAP_VPRI_h_VPRI_0                                   3

#define HLP_MAP_SCEN_KEY0_WIDTH                                 2
#define HLP_MAP_SCEN_KEY0_ENTRIES                               96
#define HLP_MAP_SCEN_KEY0(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0038400) + (HLP_MAPPER_BASE))

#define HLP_MAP_SCEN_KEY0_b_PTRS_ERR                            59
#define HLP_MAP_SCEN_KEY0_l_EX                                  56
#define HLP_MAP_SCEN_KEY0_h_EX                                  58
#define HLP_MAP_SCEN_KEY0_l_CSUM                                54
#define HLP_MAP_SCEN_KEY0_h_CSUM                                55
#define HLP_MAP_SCEN_KEY0_l_IP_IS_V6                            52
#define HLP_MAP_SCEN_KEY0_h_IP_IS_V6                            53
#define HLP_MAP_SCEN_KEY0_l_IP_FITS                             50
#define HLP_MAP_SCEN_KEY0_h_IP_FITS                             51
#define HLP_MAP_SCEN_KEY0_b_IHL_OK                              49
#define HLP_MAP_SCEN_KEY0_b_IHL_FITS                            48
#define HLP_MAP_SCEN_KEY0_l_FLAGS                               1
#define HLP_MAP_SCEN_KEY0_h_FLAGS                               47
#define HLP_MAP_SCEN_KEY0_b_RSVD                                0

#define HLP_MAP_SCEN_KEY_INVERT0_WIDTH                          2
#define HLP_MAP_SCEN_KEY_INVERT0_ENTRIES                        96
#define HLP_MAP_SCEN_KEY_INVERT0(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0038800) + (HLP_MAPPER_BASE))

#define HLP_MAP_SCEN_KEY_INVERT0_b_PTRS_ERR                     59
#define HLP_MAP_SCEN_KEY_INVERT0_l_EX                           56
#define HLP_MAP_SCEN_KEY_INVERT0_h_EX                           58
#define HLP_MAP_SCEN_KEY_INVERT0_l_CSUM                         54
#define HLP_MAP_SCEN_KEY_INVERT0_h_CSUM                         55
#define HLP_MAP_SCEN_KEY_INVERT0_l_IP_IS_V6                     52
#define HLP_MAP_SCEN_KEY_INVERT0_h_IP_IS_V6                     53
#define HLP_MAP_SCEN_KEY_INVERT0_l_IP_FITS                      50
#define HLP_MAP_SCEN_KEY_INVERT0_h_IP_FITS                      51
#define HLP_MAP_SCEN_KEY_INVERT0_b_IHL_OK                       49
#define HLP_MAP_SCEN_KEY_INVERT0_b_IHL_FITS                     48
#define HLP_MAP_SCEN_KEY_INVERT0_l_FLAGS                        1
#define HLP_MAP_SCEN_KEY_INVERT0_h_FLAGS                        47
#define HLP_MAP_SCEN_KEY_INVERT0_b_RSVD                         0

#define HLP_MAP_SCEN_KEY1_WIDTH                                 2
#define HLP_MAP_SCEN_KEY1_ENTRIES                               96
#define HLP_MAP_SCEN_KEY1(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0038C00) + (HLP_MAPPER_BASE))

#define HLP_MAP_SCEN_KEY1_l_METADATA_TYPE                       52
#define HLP_MAP_SCEN_KEY1_h_METADATA_TYPE                       59
#define HLP_MAP_SCEN_KEY1_l_METADATA_FLAGS                      41
#define HLP_MAP_SCEN_KEY1_h_METADATA_FLAGS                      51
#define HLP_MAP_SCEN_KEY1_l_L2_DOMAIN                           32
#define HLP_MAP_SCEN_KEY1_h_L2_DOMAIN                           40
#define HLP_MAP_SCEN_KEY1_l_L3_DOMAIN                           26
#define HLP_MAP_SCEN_KEY1_h_L3_DOMAIN                           31
#define HLP_MAP_SCEN_KEY1_l_IP_SCENARIO                         18
#define HLP_MAP_SCEN_KEY1_h_IP_SCENARIO                         25
#define HLP_MAP_SCEN_KEY1_l_PORT_SCENARIO                       14
#define HLP_MAP_SCEN_KEY1_h_PORT_SCENARIO                       17
#define HLP_MAP_SCEN_KEY1_l_DOMAIN_SCENARIO                     6
#define HLP_MAP_SCEN_KEY1_h_DOMAIN_SCENARIO                     13
#define HLP_MAP_SCEN_KEY1_l_MAC_ROUTABLE                        2
#define HLP_MAP_SCEN_KEY1_h_MAC_ROUTABLE                        5
#define HLP_MAP_SCEN_KEY1_l_MAC_MBCAST                          0
#define HLP_MAP_SCEN_KEY1_h_MAC_MBCAST                          1

#define HLP_MAP_SCEN_KEY_INVERT1_WIDTH                          2
#define HLP_MAP_SCEN_KEY_INVERT1_ENTRIES                        96
#define HLP_MAP_SCEN_KEY_INVERT1(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0039000) + (HLP_MAPPER_BASE))

#define HLP_MAP_SCEN_KEY_INVERT1_l_METADATA_TYPE                52
#define HLP_MAP_SCEN_KEY_INVERT1_h_METADATA_TYPE                59
#define HLP_MAP_SCEN_KEY_INVERT1_l_METADATA_FLAGS               41
#define HLP_MAP_SCEN_KEY_INVERT1_h_METADATA_FLAGS               51
#define HLP_MAP_SCEN_KEY_INVERT1_l_L2_DOMAIN                    32
#define HLP_MAP_SCEN_KEY_INVERT1_h_L2_DOMAIN                    40
#define HLP_MAP_SCEN_KEY_INVERT1_l_L3_DOMAIN                    26
#define HLP_MAP_SCEN_KEY_INVERT1_h_L3_DOMAIN                    31
#define HLP_MAP_SCEN_KEY_INVERT1_l_IP_SCENARIO                  18
#define HLP_MAP_SCEN_KEY_INVERT1_h_IP_SCENARIO                  25
#define HLP_MAP_SCEN_KEY_INVERT1_l_PORT_SCENARIO                14
#define HLP_MAP_SCEN_KEY_INVERT1_h_PORT_SCENARIO                17
#define HLP_MAP_SCEN_KEY_INVERT1_l_DOMAIN_SCENARIO              6
#define HLP_MAP_SCEN_KEY_INVERT1_h_DOMAIN_SCENARIO              13
#define HLP_MAP_SCEN_KEY_INVERT1_l_MAC_ROUTABLE                 2
#define HLP_MAP_SCEN_KEY_INVERT1_h_MAC_ROUTABLE                 5
#define HLP_MAP_SCEN_KEY_INVERT1_l_MAC_MBCAST                   0
#define HLP_MAP_SCEN_KEY_INVERT1_h_MAC_MBCAST                   1

#define HLP_MAP_SCEN_ACTION_WIDTH                               2
#define HLP_MAP_SCEN_ACTION_ENTRIES                             96
#define HLP_MAP_SCEN_ACTION(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0039400) + (HLP_MAPPER_BASE))

#define HLP_MAP_SCEN_ACTION_b_SCENARIO_VALID                    34
#define HLP_MAP_SCEN_ACTION_l_SCENARIO                          28
#define HLP_MAP_SCEN_ACTION_h_SCENARIO                          33
#define HLP_MAP_SCEN_ACTION_l_REWRITE_PROFILE                   24
#define HLP_MAP_SCEN_ACTION_h_REWRITE_PROFILE                   27
#define HLP_MAP_SCEN_ACTION_b_TRIG_VALID                        23
#define HLP_MAP_SCEN_ACTION_l_SCEN_TRIG                         15
#define HLP_MAP_SCEN_ACTION_h_SCEN_TRIG                         22
#define HLP_MAP_SCEN_ACTION_b_PARSER_ERROR                      14
#define HLP_MAP_SCEN_ACTION_l_IP_OPTIONS_MASK                   7
#define HLP_MAP_SCEN_ACTION_h_IP_OPTIONS_MASK                   13
#define HLP_MAP_SCEN_ACTION_b_PRIOS_VALID                       6
#define HLP_MAP_SCEN_ACTION_l_VPRI_TGT                          3
#define HLP_MAP_SCEN_ACTION_h_VPRI_TGT                          5
#define HLP_MAP_SCEN_ACTION_l_DSCP_TGT                          0
#define HLP_MAP_SCEN_ACTION_h_DSCP_TGT                          2

#define HLP_MAP_DOMAIN_POL_CFG_WIDTH                            2
#define HLP_MAP_DOMAIN_POL_CFG(word)                            (((word)*4) + (0x0039800) + (HLP_MAPPER_BASE))

#define HLP_MAP_DOMAIN_POL_CFG_l_L3_COLOR_CFG                   3
#define HLP_MAP_DOMAIN_POL_CFG_h_L3_COLOR_CFG                   5
#define HLP_MAP_DOMAIN_POL_CFG_l_L2_COLOR_CFG                   0
#define HLP_MAP_DOMAIN_POL_CFG_h_L2_COLOR_CFG                   2

#define HLP_MAP_REWRITE_WIDTH                                   2
#define HLP_MAP_REWRITE_ENTRIES_0                               32
#define HLP_MAP_REWRITE_ENTRIES_1                               16
#define HLP_MAP_REWRITE(index1, index0, word)                   ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x003A000) + (HLP_MAPPER_BASE))

#define HLP_MAP_REWRITE_l_SRC_ID                                0
#define HLP_MAP_REWRITE_h_SRC_ID                                5


/******** FGHASH_SHELL_CTL_BASE *******/
#define HLP_FGHASH_SHELL_CTL_BASE                               (0x37C0000)
#define HLP_FGHASH_SHELL_CTL_SIZE                               (0x0000C00)

#define HLP_FGHASH_ECC_COR_ERR_WIDTH                            2
#define HLP_FGHASH_ECC_COR_ERR_ENTRIES                          3
#define HLP_FGHASH_ECC_COR_ERR(index, word)                     ((0x0000400) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FGHASH_ECC_COR_ERR_l__RSVD_                         12
#define HLP_FGHASH_ECC_COR_ERR_h__RSVD_                         31
#define HLP_FGHASH_ECC_COR_ERR_l_COUNTER                        0
#define HLP_FGHASH_ECC_COR_ERR_h_COUNTER                        11

#define HLP_FGHASH_ECC_UNCOR_ERR_WIDTH                          2
#define HLP_FGHASH_ECC_UNCOR_ERR_ENTRIES                        3
#define HLP_FGHASH_ECC_UNCOR_ERR(index, word)                   ((0x0000400) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FGHASH_ECC_UNCOR_ERR_l__RSVD_                       12
#define HLP_FGHASH_ECC_UNCOR_ERR_h__RSVD_                       31
#define HLP_FGHASH_ECC_UNCOR_ERR_l_COUNTER                      0
#define HLP_FGHASH_ECC_UNCOR_ERR_h_COUNTER                      11

#define HLP_FFU_HASH_CFG_STATUS_WIDTH                           2
#define HLP_FFU_HASH_CFG_STATUS_ENTRIES                         3
#define HLP_FFU_HASH_CFG_STATUS(index, word)                    ((0x0000400) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_CFG_STATUS_l__RSVD1_                       30
#define HLP_FFU_HASH_CFG_STATUS_h__RSVD1_                       31
#define HLP_FFU_HASH_CFG_STATUS_l_ERROR_ADDRESS                 12
#define HLP_FFU_HASH_CFG_STATUS_h_ERROR_ADDRESS                 29
#define HLP_FFU_HASH_CFG_STATUS_l__RSVD0_                       4
#define HLP_FFU_HASH_CFG_STATUS_h__RSVD0_                       11
#define HLP_FFU_HASH_CFG_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_FFU_HASH_CFG_STATUS_b_INIT_DONE                     2
#define HLP_FFU_HASH_CFG_STATUS_b_ECC_CORRECTABLE               1
#define HLP_FFU_HASH_CFG_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_FFU_HASH_CFG_CONFIG_WIDTH                           2
#define HLP_FFU_HASH_CFG_CONFIG_ENTRIES                         3
#define HLP_FFU_HASH_CFG_CONFIG(index, word)                    ((0x0000400) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_CFG_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_FFU_HASH_CFG_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_FFU_HASH_CFG_CONFIG_l__RSVD3_                       20
#define HLP_FFU_HASH_CFG_CONFIG_h__RSVD3_                       24
#define HLP_FFU_HASH_CFG_CONFIG_l_READ_MARGIN                   16
#define HLP_FFU_HASH_CFG_CONFIG_h_READ_MARGIN                   19
#define HLP_FFU_HASH_CFG_CONFIG_l__RSVD2_                       13
#define HLP_FFU_HASH_CFG_CONFIG_h__RSVD2_                       15
#define HLP_FFU_HASH_CFG_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_FFU_HASH_CFG_CONFIG_l__RSVD1_                       10
#define HLP_FFU_HASH_CFG_CONFIG_h__RSVD1_                       11
#define HLP_FFU_HASH_CFG_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_FFU_HASH_CFG_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_FFU_HASH_CFG_CONFIG_l__RSVD0_                       6
#define HLP_FFU_HASH_CFG_CONFIG_h__RSVD0_                       7
#define HLP_FFU_HASH_CFG_CONFIG_b_MASK_INT                      5
#define HLP_FFU_HASH_CFG_CONFIG_b_LS_BYPASS                     4
#define HLP_FFU_HASH_CFG_CONFIG_b_LS_FORCE                      3
#define HLP_FFU_HASH_CFG_CONFIG_b_INVERT_2                      2
#define HLP_FFU_HASH_CFG_CONFIG_b_INVERT_1                      1
#define HLP_FFU_HASH_CFG_CONFIG_b_ECC_ENABLE                    0

#define HLP_FFU_HASH_LOOKUP_STATUS_WIDTH                        2
#define HLP_FFU_HASH_LOOKUP_STATUS_ENTRIES_0                    2
#define HLP_FFU_HASH_LOOKUP_STATUS_ENTRIES_1                    3
#define HLP_FFU_HASH_LOOKUP_STATUS(index1, index0, word)        ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000020) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_LOOKUP_STATUS_l__RSVD1_                    30
#define HLP_FFU_HASH_LOOKUP_STATUS_h__RSVD1_                    31
#define HLP_FFU_HASH_LOOKUP_STATUS_l_ERROR_ADDRESS              12
#define HLP_FFU_HASH_LOOKUP_STATUS_h_ERROR_ADDRESS              29
#define HLP_FFU_HASH_LOOKUP_STATUS_l__RSVD0_                    4
#define HLP_FFU_HASH_LOOKUP_STATUS_h__RSVD0_                    11
#define HLP_FFU_HASH_LOOKUP_STATUS_b_GLOBAL_INIT_DONE           3
#define HLP_FFU_HASH_LOOKUP_STATUS_b_INIT_DONE                  2
#define HLP_FFU_HASH_LOOKUP_STATUS_b_ECC_CORRECTABLE            1
#define HLP_FFU_HASH_LOOKUP_STATUS_b_ECC_UNCORRECTABLE          0

#define HLP_FFU_HASH_LOOKUP_CONFIG_WIDTH                        2
#define HLP_FFU_HASH_LOOKUP_CONFIG_ENTRIES_0                    2
#define HLP_FFU_HASH_LOOKUP_CONFIG_ENTRIES_1                    3
#define HLP_FFU_HASH_LOOKUP_CONFIG(index1, index0, word)        ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000030) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_LOOKUP_CONFIG_l_GEN_ECC_INST_NUM           25
#define HLP_FFU_HASH_LOOKUP_CONFIG_h_GEN_ECC_INST_NUM           31
#define HLP_FFU_HASH_LOOKUP_CONFIG_l__RSVD3_                    20
#define HLP_FFU_HASH_LOOKUP_CONFIG_h__RSVD3_                    24
#define HLP_FFU_HASH_LOOKUP_CONFIG_l_READ_MARGIN                16
#define HLP_FFU_HASH_LOOKUP_CONFIG_h_READ_MARGIN                19
#define HLP_FFU_HASH_LOOKUP_CONFIG_l__RSVD2_                    13
#define HLP_FFU_HASH_LOOKUP_CONFIG_h__RSVD2_                    15
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_READ_MARGIN_ENABLE         12
#define HLP_FFU_HASH_LOOKUP_CONFIG_l__RSVD1_                    10
#define HLP_FFU_HASH_LOOKUP_CONFIG_h__RSVD1_                    11
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_U_ECC_COUNT_ENABLE         9
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_C_ECC_COUNT_ENABLE         8
#define HLP_FFU_HASH_LOOKUP_CONFIG_l__RSVD0_                    6
#define HLP_FFU_HASH_LOOKUP_CONFIG_h__RSVD0_                    7
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_MASK_INT                   5
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_LS_BYPASS                  4
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_LS_FORCE                   3
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_INVERT_2                   2
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_INVERT_1                   1
#define HLP_FFU_HASH_LOOKUP_CONFIG_b_ECC_ENABLE                 0

#define HLP_FFU_HASH_MISS_STATUS_WIDTH                          2
#define HLP_FFU_HASH_MISS_STATUS_ENTRIES_0                      2
#define HLP_FFU_HASH_MISS_STATUS_ENTRIES_1                      3
#define HLP_FFU_HASH_MISS_STATUS(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000040) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_MISS_STATUS_l__RSVD1_                      30
#define HLP_FFU_HASH_MISS_STATUS_h__RSVD1_                      31
#define HLP_FFU_HASH_MISS_STATUS_l_ERROR_ADDRESS                12
#define HLP_FFU_HASH_MISS_STATUS_h_ERROR_ADDRESS                29
#define HLP_FFU_HASH_MISS_STATUS_l__RSVD0_                      4
#define HLP_FFU_HASH_MISS_STATUS_h__RSVD0_                      11
#define HLP_FFU_HASH_MISS_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_FFU_HASH_MISS_STATUS_b_INIT_DONE                    2
#define HLP_FFU_HASH_MISS_STATUS_b_ECC_CORRECTABLE              1
#define HLP_FFU_HASH_MISS_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_FFU_HASH_MISS_CONFIG_WIDTH                          2
#define HLP_FFU_HASH_MISS_CONFIG_ENTRIES_0                      2
#define HLP_FFU_HASH_MISS_CONFIG_ENTRIES_1                      3
#define HLP_FFU_HASH_MISS_CONFIG(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000050) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_HASH_MISS_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_FFU_HASH_MISS_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_FFU_HASH_MISS_CONFIG_l__RSVD3_                      20
#define HLP_FFU_HASH_MISS_CONFIG_h__RSVD3_                      24
#define HLP_FFU_HASH_MISS_CONFIG_l_READ_MARGIN                  16
#define HLP_FFU_HASH_MISS_CONFIG_h_READ_MARGIN                  19
#define HLP_FFU_HASH_MISS_CONFIG_l__RSVD2_                      13
#define HLP_FFU_HASH_MISS_CONFIG_h__RSVD2_                      15
#define HLP_FFU_HASH_MISS_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_FFU_HASH_MISS_CONFIG_l__RSVD1_                      10
#define HLP_FFU_HASH_MISS_CONFIG_h__RSVD1_                      11
#define HLP_FFU_HASH_MISS_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_FFU_HASH_MISS_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_FFU_HASH_MISS_CONFIG_l__RSVD0_                      6
#define HLP_FFU_HASH_MISS_CONFIG_h__RSVD0_                      7
#define HLP_FFU_HASH_MISS_CONFIG_b_MASK_INT                     5
#define HLP_FFU_HASH_MISS_CONFIG_b_LS_BYPASS                    4
#define HLP_FFU_HASH_MISS_CONFIG_b_LS_FORCE                     3
#define HLP_FFU_HASH_MISS_CONFIG_b_INVERT_2                     2
#define HLP_FFU_HASH_MISS_CONFIG_b_INVERT_1                     1
#define HLP_FFU_HASH_MISS_CONFIG_b_ECC_ENABLE                   0

#define HLP_FFU_KEY_MASK0_STATUS_WIDTH                          2
#define HLP_FFU_KEY_MASK0_STATUS_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK0_STATUS_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK0_STATUS(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000060) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK0_STATUS_l__RSVD1_                      30
#define HLP_FFU_KEY_MASK0_STATUS_h__RSVD1_                      31
#define HLP_FFU_KEY_MASK0_STATUS_l_ERROR_ADDRESS                12
#define HLP_FFU_KEY_MASK0_STATUS_h_ERROR_ADDRESS                29
#define HLP_FFU_KEY_MASK0_STATUS_l__RSVD0_                      4
#define HLP_FFU_KEY_MASK0_STATUS_h__RSVD0_                      11
#define HLP_FFU_KEY_MASK0_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_FFU_KEY_MASK0_STATUS_b_INIT_DONE                    2
#define HLP_FFU_KEY_MASK0_STATUS_b_ECC_CORRECTABLE              1
#define HLP_FFU_KEY_MASK0_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_FFU_KEY_MASK0_CONFIG_WIDTH                          2
#define HLP_FFU_KEY_MASK0_CONFIG_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK0_CONFIG_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK0_CONFIG(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000070) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK0_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_FFU_KEY_MASK0_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_FFU_KEY_MASK0_CONFIG_l__RSVD3_                      20
#define HLP_FFU_KEY_MASK0_CONFIG_h__RSVD3_                      24
#define HLP_FFU_KEY_MASK0_CONFIG_l_READ_MARGIN                  16
#define HLP_FFU_KEY_MASK0_CONFIG_h_READ_MARGIN                  19
#define HLP_FFU_KEY_MASK0_CONFIG_l__RSVD2_                      13
#define HLP_FFU_KEY_MASK0_CONFIG_h__RSVD2_                      15
#define HLP_FFU_KEY_MASK0_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_FFU_KEY_MASK0_CONFIG_l__RSVD1_                      10
#define HLP_FFU_KEY_MASK0_CONFIG_h__RSVD1_                      11
#define HLP_FFU_KEY_MASK0_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_FFU_KEY_MASK0_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_FFU_KEY_MASK0_CONFIG_l__RSVD0_                      6
#define HLP_FFU_KEY_MASK0_CONFIG_h__RSVD0_                      7
#define HLP_FFU_KEY_MASK0_CONFIG_b_MASK_INT                     5
#define HLP_FFU_KEY_MASK0_CONFIG_b_LS_BYPASS                    4
#define HLP_FFU_KEY_MASK0_CONFIG_b_LS_FORCE                     3
#define HLP_FFU_KEY_MASK0_CONFIG_b_INVERT_2                     2
#define HLP_FFU_KEY_MASK0_CONFIG_b_INVERT_1                     1
#define HLP_FFU_KEY_MASK0_CONFIG_b_ECC_ENABLE                   0

#define HLP_FFU_KEY_MASK1_STATUS_WIDTH                          2
#define HLP_FFU_KEY_MASK1_STATUS_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK1_STATUS_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK1_STATUS(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000080) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK1_STATUS_l__RSVD1_                      30
#define HLP_FFU_KEY_MASK1_STATUS_h__RSVD1_                      31
#define HLP_FFU_KEY_MASK1_STATUS_l_ERROR_ADDRESS                12
#define HLP_FFU_KEY_MASK1_STATUS_h_ERROR_ADDRESS                29
#define HLP_FFU_KEY_MASK1_STATUS_l__RSVD0_                      4
#define HLP_FFU_KEY_MASK1_STATUS_h__RSVD0_                      11
#define HLP_FFU_KEY_MASK1_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_FFU_KEY_MASK1_STATUS_b_INIT_DONE                    2
#define HLP_FFU_KEY_MASK1_STATUS_b_ECC_CORRECTABLE              1
#define HLP_FFU_KEY_MASK1_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_FFU_KEY_MASK1_CONFIG_WIDTH                          2
#define HLP_FFU_KEY_MASK1_CONFIG_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK1_CONFIG_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK1_CONFIG(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000090) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK1_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_FFU_KEY_MASK1_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_FFU_KEY_MASK1_CONFIG_l__RSVD3_                      20
#define HLP_FFU_KEY_MASK1_CONFIG_h__RSVD3_                      24
#define HLP_FFU_KEY_MASK1_CONFIG_l_READ_MARGIN                  16
#define HLP_FFU_KEY_MASK1_CONFIG_h_READ_MARGIN                  19
#define HLP_FFU_KEY_MASK1_CONFIG_l__RSVD2_                      13
#define HLP_FFU_KEY_MASK1_CONFIG_h__RSVD2_                      15
#define HLP_FFU_KEY_MASK1_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_FFU_KEY_MASK1_CONFIG_l__RSVD1_                      10
#define HLP_FFU_KEY_MASK1_CONFIG_h__RSVD1_                      11
#define HLP_FFU_KEY_MASK1_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_FFU_KEY_MASK1_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_FFU_KEY_MASK1_CONFIG_l__RSVD0_                      6
#define HLP_FFU_KEY_MASK1_CONFIG_h__RSVD0_                      7
#define HLP_FFU_KEY_MASK1_CONFIG_b_MASK_INT                     5
#define HLP_FFU_KEY_MASK1_CONFIG_b_LS_BYPASS                    4
#define HLP_FFU_KEY_MASK1_CONFIG_b_LS_FORCE                     3
#define HLP_FFU_KEY_MASK1_CONFIG_b_INVERT_2                     2
#define HLP_FFU_KEY_MASK1_CONFIG_b_INVERT_1                     1
#define HLP_FFU_KEY_MASK1_CONFIG_b_ECC_ENABLE                   0

#define HLP_FFU_KEY_MASK2_STATUS_WIDTH                          2
#define HLP_FFU_KEY_MASK2_STATUS_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK2_STATUS_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK2_STATUS(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00000A0) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK2_STATUS_l__RSVD1_                      30
#define HLP_FFU_KEY_MASK2_STATUS_h__RSVD1_                      31
#define HLP_FFU_KEY_MASK2_STATUS_l_ERROR_ADDRESS                12
#define HLP_FFU_KEY_MASK2_STATUS_h_ERROR_ADDRESS                29
#define HLP_FFU_KEY_MASK2_STATUS_l__RSVD0_                      4
#define HLP_FFU_KEY_MASK2_STATUS_h__RSVD0_                      11
#define HLP_FFU_KEY_MASK2_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_FFU_KEY_MASK2_STATUS_b_INIT_DONE                    2
#define HLP_FFU_KEY_MASK2_STATUS_b_ECC_CORRECTABLE              1
#define HLP_FFU_KEY_MASK2_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_FFU_KEY_MASK2_CONFIG_WIDTH                          2
#define HLP_FFU_KEY_MASK2_CONFIG_ENTRIES_0                      2
#define HLP_FFU_KEY_MASK2_CONFIG_ENTRIES_1                      3
#define HLP_FFU_KEY_MASK2_CONFIG(index1, index0, word)          ((0x0000400) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00000B0) + (HLP_FGHASH_SHELL_CTL_BASE))

#define HLP_FFU_KEY_MASK2_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_FFU_KEY_MASK2_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_FFU_KEY_MASK2_CONFIG_l__RSVD3_                      20
#define HLP_FFU_KEY_MASK2_CONFIG_h__RSVD3_                      24
#define HLP_FFU_KEY_MASK2_CONFIG_l_READ_MARGIN                  16
#define HLP_FFU_KEY_MASK2_CONFIG_h_READ_MARGIN                  19
#define HLP_FFU_KEY_MASK2_CONFIG_l__RSVD2_                      13
#define HLP_FFU_KEY_MASK2_CONFIG_h__RSVD2_                      15
#define HLP_FFU_KEY_MASK2_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_FFU_KEY_MASK2_CONFIG_l__RSVD1_                      10
#define HLP_FFU_KEY_MASK2_CONFIG_h__RSVD1_                      11
#define HLP_FFU_KEY_MASK2_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_FFU_KEY_MASK2_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_FFU_KEY_MASK2_CONFIG_l__RSVD0_                      6
#define HLP_FFU_KEY_MASK2_CONFIG_h__RSVD0_                      7
#define HLP_FFU_KEY_MASK2_CONFIG_b_MASK_INT                     5
#define HLP_FFU_KEY_MASK2_CONFIG_b_LS_BYPASS                    4
#define HLP_FFU_KEY_MASK2_CONFIG_b_LS_FORCE                     3
#define HLP_FFU_KEY_MASK2_CONFIG_b_INVERT_2                     2
#define HLP_FFU_KEY_MASK2_CONFIG_b_INVERT_1                     1
#define HLP_FFU_KEY_MASK2_CONFIG_b_ECC_ENABLE                   0


/******** FGRP_SHELL_CTL_BASE *******/
#define HLP_FGRP_SHELL_CTL_BASE                                 (0x37D0000)
#define HLP_FGRP_SHELL_CTL_SIZE                                 (0x0001800)

#define HLP_FGRP_ECC_COR_ERR_WIDTH                              2
#define HLP_FGRP_ECC_COR_ERR_ENTRIES                            3
#define HLP_FGRP_ECC_COR_ERR(index, word)                       ((0x0000800) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FGRP_ECC_COR_ERR_l__RSVD_                           12
#define HLP_FGRP_ECC_COR_ERR_h__RSVD_                           31
#define HLP_FGRP_ECC_COR_ERR_l_COUNTER                          0
#define HLP_FGRP_ECC_COR_ERR_h_COUNTER                          11

#define HLP_FGRP_ECC_UNCOR_ERR_WIDTH                            2
#define HLP_FGRP_ECC_UNCOR_ERR_ENTRIES                          3
#define HLP_FGRP_ECC_UNCOR_ERR(index, word)                     ((0x0000800) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FGRP_ECC_UNCOR_ERR_l__RSVD_                         12
#define HLP_FGRP_ECC_UNCOR_ERR_h__RSVD_                         31
#define HLP_FGRP_ECC_UNCOR_ERR_l_COUNTER                        0
#define HLP_FGRP_ECC_UNCOR_ERR_h_COUNTER                        11

#define HLP_FFU_ACTION_STATUS_WIDTH                             2
#define HLP_FFU_ACTION_STATUS_ENTRIES_0                         20
#define HLP_FFU_ACTION_STATUS_ENTRIES_1                         3
#define HLP_FFU_ACTION_STATUS(index1, index0, word)             ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000100) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_ACTION_STATUS_l__RSVD1_                         30
#define HLP_FFU_ACTION_STATUS_h__RSVD1_                         31
#define HLP_FFU_ACTION_STATUS_l_ERROR_ADDRESS                   12
#define HLP_FFU_ACTION_STATUS_h_ERROR_ADDRESS                   29
#define HLP_FFU_ACTION_STATUS_l__RSVD0_                         4
#define HLP_FFU_ACTION_STATUS_h__RSVD0_                         11
#define HLP_FFU_ACTION_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_FFU_ACTION_STATUS_b_INIT_DONE                       2
#define HLP_FFU_ACTION_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_FFU_ACTION_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_FFU_ACTION_CONFIG_WIDTH                             2
#define HLP_FFU_ACTION_CONFIG_ENTRIES_0                         20
#define HLP_FFU_ACTION_CONFIG_ENTRIES_1                         3
#define HLP_FFU_ACTION_CONFIG(index1, index0, word)             ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000200) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_ACTION_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_FFU_ACTION_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_FFU_ACTION_CONFIG_l__RSVD3_                         20
#define HLP_FFU_ACTION_CONFIG_h__RSVD3_                         24
#define HLP_FFU_ACTION_CONFIG_l_READ_MARGIN                     16
#define HLP_FFU_ACTION_CONFIG_h_READ_MARGIN                     19
#define HLP_FFU_ACTION_CONFIG_l__RSVD2_                         13
#define HLP_FFU_ACTION_CONFIG_h__RSVD2_                         15
#define HLP_FFU_ACTION_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_FFU_ACTION_CONFIG_l__RSVD1_                         10
#define HLP_FFU_ACTION_CONFIG_h__RSVD1_                         11
#define HLP_FFU_ACTION_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_FFU_ACTION_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_FFU_ACTION_CONFIG_l__RSVD0_                         6
#define HLP_FFU_ACTION_CONFIG_h__RSVD0_                         7
#define HLP_FFU_ACTION_CONFIG_b_MASK_INT                        5
#define HLP_FFU_ACTION_CONFIG_b_LS_BYPASS                       4
#define HLP_FFU_ACTION_CONFIG_b_LS_FORCE                        3
#define HLP_FFU_ACTION_CONFIG_b_INVERT_2                        2
#define HLP_FFU_ACTION_CONFIG_b_INVERT_1                        1
#define HLP_FFU_ACTION_CONFIG_b_ECC_ENABLE                      0

#define HLP_FFU_TCAM_STATUS_WIDTH                               2
#define HLP_FFU_TCAM_STATUS_ENTRIES_0                           32
#define HLP_FFU_TCAM_STATUS_ENTRIES_1                           3
#define HLP_FFU_TCAM_STATUS(index1, index0, word)               ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000400) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_STATUS_l__RSVD1_                           30
#define HLP_FFU_TCAM_STATUS_h__RSVD1_                           31
#define HLP_FFU_TCAM_STATUS_l_ERROR_ADDRESS                     12
#define HLP_FFU_TCAM_STATUS_h_ERROR_ADDRESS                     29
#define HLP_FFU_TCAM_STATUS_l__RSVD0_                           4
#define HLP_FFU_TCAM_STATUS_h__RSVD0_                           11
#define HLP_FFU_TCAM_STATUS_b_GLOBAL_INIT_DONE                  3
#define HLP_FFU_TCAM_STATUS_b_INIT_DONE                         2
#define HLP_FFU_TCAM_STATUS_b_ECC_CORRECTABLE                   1
#define HLP_FFU_TCAM_STATUS_b_ECC_UNCORRECTABLE                 0

#define HLP_FFU_TCAM_CONFIG_WIDTH                               2
#define HLP_FFU_TCAM_CONFIG_ENTRIES_0                           32
#define HLP_FFU_TCAM_CONFIG_ENTRIES_1                           3
#define HLP_FFU_TCAM_CONFIG(index1, index0, word)               ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000500) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_CONFIG_l_GEN_ECC_INST_NUM                  25
#define HLP_FFU_TCAM_CONFIG_h_GEN_ECC_INST_NUM                  31
#define HLP_FFU_TCAM_CONFIG_l__RSVD3_                           20
#define HLP_FFU_TCAM_CONFIG_h__RSVD3_                           24
#define HLP_FFU_TCAM_CONFIG_l_READ_MARGIN                       16
#define HLP_FFU_TCAM_CONFIG_h_READ_MARGIN                       19
#define HLP_FFU_TCAM_CONFIG_l__RSVD2_                           13
#define HLP_FFU_TCAM_CONFIG_h__RSVD2_                           15
#define HLP_FFU_TCAM_CONFIG_b_READ_MARGIN_ENABLE                12
#define HLP_FFU_TCAM_CONFIG_b_TCAM_UPDATE_DIS                   11
#define HLP_FFU_TCAM_CONFIG_b_TCAM_CHECK_ERR_DIS                10
#define HLP_FFU_TCAM_CONFIG_b_U_ECC_COUNT_ENABLE                9
#define HLP_FFU_TCAM_CONFIG_b_C_ECC_COUNT_ENABLE                8
#define HLP_FFU_TCAM_CONFIG_l__RSVD0_                           6
#define HLP_FFU_TCAM_CONFIG_h__RSVD0_                           7
#define HLP_FFU_TCAM_CONFIG_b_MASK_INT                          5
#define HLP_FFU_TCAM_CONFIG_b_LS_BYPASS                         4
#define HLP_FFU_TCAM_CONFIG_b_LS_FORCE                          3
#define HLP_FFU_TCAM_CONFIG_b_INVERT_2                          2
#define HLP_FFU_TCAM_CONFIG_b_INVERT_1                          1
#define HLP_FFU_TCAM_CONFIG_b_ECC_ENABLE                        0

#define HLP_FFU_TCAM_CFG_STATUS_WIDTH                           2
#define HLP_FFU_TCAM_CFG_STATUS_ENTRIES_0                       16
#define HLP_FFU_TCAM_CFG_STATUS_ENTRIES_1                       3
#define HLP_FFU_TCAM_CFG_STATUS(index1, index0, word)           ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000680) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_CFG_STATUS_l__RSVD1_                       30
#define HLP_FFU_TCAM_CFG_STATUS_h__RSVD1_                       31
#define HLP_FFU_TCAM_CFG_STATUS_l_ERROR_ADDRESS                 12
#define HLP_FFU_TCAM_CFG_STATUS_h_ERROR_ADDRESS                 29
#define HLP_FFU_TCAM_CFG_STATUS_l__RSVD0_                       4
#define HLP_FFU_TCAM_CFG_STATUS_h__RSVD0_                       11
#define HLP_FFU_TCAM_CFG_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_FFU_TCAM_CFG_STATUS_b_INIT_DONE                     2
#define HLP_FFU_TCAM_CFG_STATUS_b_ECC_CORRECTABLE               1
#define HLP_FFU_TCAM_CFG_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_FFU_TCAM_CFG_CONFIG_WIDTH                           2
#define HLP_FFU_TCAM_CFG_CONFIG_ENTRIES_0                       16
#define HLP_FFU_TCAM_CFG_CONFIG_ENTRIES_1                       3
#define HLP_FFU_TCAM_CFG_CONFIG(index1, index0, word)           ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000700) + (HLP_FGRP_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_CFG_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_FFU_TCAM_CFG_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_FFU_TCAM_CFG_CONFIG_l__RSVD3_                       20
#define HLP_FFU_TCAM_CFG_CONFIG_h__RSVD3_                       24
#define HLP_FFU_TCAM_CFG_CONFIG_l_READ_MARGIN                   16
#define HLP_FFU_TCAM_CFG_CONFIG_h_READ_MARGIN                   19
#define HLP_FFU_TCAM_CFG_CONFIG_l__RSVD2_                       13
#define HLP_FFU_TCAM_CFG_CONFIG_h__RSVD2_                       15
#define HLP_FFU_TCAM_CFG_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_FFU_TCAM_CFG_CONFIG_l__RSVD1_                       10
#define HLP_FFU_TCAM_CFG_CONFIG_h__RSVD1_                       11
#define HLP_FFU_TCAM_CFG_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_FFU_TCAM_CFG_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_FFU_TCAM_CFG_CONFIG_l__RSVD0_                       6
#define HLP_FFU_TCAM_CFG_CONFIG_h__RSVD0_                       7
#define HLP_FFU_TCAM_CFG_CONFIG_b_MASK_INT                      5
#define HLP_FFU_TCAM_CFG_CONFIG_b_LS_BYPASS                     4
#define HLP_FFU_TCAM_CFG_CONFIG_b_LS_FORCE                      3
#define HLP_FFU_TCAM_CFG_CONFIG_b_INVERT_2                      2
#define HLP_FFU_TCAM_CFG_CONFIG_b_INVERT_1                      1
#define HLP_FFU_TCAM_CFG_CONFIG_b_ECC_ENABLE                    0


/******** ENTROPY_BASE *******/
#define HLP_ENTROPY_BASE                                        (0x37E0000)
#define HLP_ENTROPY_SIZE                                        (0x0000100)

#define HLP_ENTROPY_HASH_CFG0_WIDTH                             2
#define HLP_ENTROPY_HASH_CFG0_ENTRIES_0                         64
#define HLP_ENTROPY_HASH_CFG0_ENTRIES_1                         2
#define HLP_ENTROPY_HASH_CFG0(index1, index0, word)             ((0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_ENTROPY_BASE))

#define HLP_ENTROPY_HASH_CFG0_l_KEY_MASK8                       0
#define HLP_ENTROPY_HASH_CFG0_h_KEY_MASK8                       63

#define HLP_ENTROPY_HASH_CFG1_WIDTH                             2
#define HLP_ENTROPY_HASH_CFG1_ENTRIES_0                         64
#define HLP_ENTROPY_HASH_CFG1_ENTRIES_1                         2
#define HLP_ENTROPY_HASH_CFG1(index1, index0, word)             ((0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000400) + (HLP_ENTROPY_BASE))

#define HLP_ENTROPY_HASH_CFG1_l_KEY_SUBMODE1                    50
#define HLP_ENTROPY_HASH_CFG1_h_KEY_SUBMODE1                    51
#define HLP_ENTROPY_HASH_CFG1_l_KEY_SUBMODE0                    48
#define HLP_ENTROPY_HASH_CFG1_h_KEY_SUBMODE0                    49
#define HLP_ENTROPY_HASH_CFG1_l_KEY_MASK32                      32
#define HLP_ENTROPY_HASH_CFG1_h_KEY_MASK32                      47
#define HLP_ENTROPY_HASH_CFG1_l_KEY_MASK16                      0
#define HLP_ENTROPY_HASH_CFG1_h_KEY_MASK16                      31

#define HLP_ENTROPY_HASH_CFG2_WIDTH                             2
#define HLP_ENTROPY_HASH_CFG2_ENTRIES_0                         64
#define HLP_ENTROPY_HASH_CFG2_ENTRIES_1                         2
#define HLP_ENTROPY_HASH_CFG2(index1, index0, word)             ((0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000800) + (HLP_ENTROPY_BASE))

#define HLP_ENTROPY_HASH_CFG2_l_KEY_SUBMASK1                    32
#define HLP_ENTROPY_HASH_CFG2_h_KEY_SUBMASK1                    63
#define HLP_ENTROPY_HASH_CFG2_l_KEY_SUBMASK0                    0
#define HLP_ENTROPY_HASH_CFG2_h_KEY_SUBMASK0                    31

#define HLP_ENTROPY_META_CFG_WIDTH                              2
#define HLP_ENTROPY_META_CFG_ENTRIES                            64
#define HLP_ENTROPY_META_CFG(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000C00) + (HLP_ENTROPY_BASE))

#define HLP_ENTROPY_META_CFG_l_BYTE_DEFAULTS                    12
#define HLP_ENTROPY_META_CFG_h_BYTE_DEFAULTS                    23
#define HLP_ENTROPY_META_CFG_l_HASH_START                       6
#define HLP_ENTROPY_META_CFG_h_HASH_START                       11
#define HLP_ENTROPY_META_CFG_l_HASH_SIZE                        0
#define HLP_ENTROPY_META_CFG_h_HASH_SIZE                        5


/******** MPLS_MUX_BASE *******/
#define HLP_MPLS_MUX_BASE                                       (0x37E1000)
#define HLP_MPLS_MUX_SIZE                                       (0x0008000)

#define HLP_MPLS_MUX_EXP_DS_WIDTH                               2
#define HLP_MPLS_MUX_EXP_DS_ENTRIES                             256
#define HLP_MPLS_MUX_EXP_DS(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MPLS_MUX_BASE))

#define HLP_MPLS_MUX_EXP_DS_l_DSCP                              6
#define HLP_MPLS_MUX_EXP_DS_h_DSCP                              11
#define HLP_MPLS_MUX_EXP_DS_l_ECN                               4
#define HLP_MPLS_MUX_EXP_DS_h_ECN                               5
#define HLP_MPLS_MUX_EXP_DS_l_TC                                0
#define HLP_MPLS_MUX_EXP_DS_h_TC                                3

#define HLP_MPLS_MUX_DSCP_TC_WIDTH                              2
#define HLP_MPLS_MUX_DSCP_TC_ENTRIES                            64
#define HLP_MPLS_MUX_DSCP_TC(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000800) + (HLP_MPLS_MUX_BASE))

#define HLP_MPLS_MUX_DSCP_TC_l_TC                               0
#define HLP_MPLS_MUX_DSCP_TC_h_TC                               3


/******** FCMN_SHELL_CTL_BASE *******/
#define HLP_FCMN_SHELL_CTL_BASE                                 (0x37E2000)
#define HLP_FCMN_SHELL_CTL_SIZE                                 (0x0000800)

#define HLP_FCMN_ECC_COR_ERR_WIDTH                              2
#define HLP_FCMN_ECC_COR_ERR(word)                              (((word)*4) + (0x0000000) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_FCMN_ECC_COR_ERR_l__RSVD_                           12
#define HLP_FCMN_ECC_COR_ERR_h__RSVD_                           31
#define HLP_FCMN_ECC_COR_ERR_l_COUNTER                          0
#define HLP_FCMN_ECC_COR_ERR_h_COUNTER                          11

#define HLP_FCMN_ECC_UNCOR_ERR_WIDTH                            2
#define HLP_FCMN_ECC_UNCOR_ERR(word)                            (((word)*4) + (0x0000008) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_FCMN_ECC_UNCOR_ERR_l__RSVD_                         12
#define HLP_FCMN_ECC_UNCOR_ERR_h__RSVD_                         31
#define HLP_FCMN_ECC_UNCOR_ERR_l_COUNTER                        0
#define HLP_FCMN_ECC_UNCOR_ERR_h_COUNTER                        11

#define HLP_DOMAIN_ACTION0_STATUS_WIDTH                         2
#define HLP_DOMAIN_ACTION0_STATUS(word)                         (((word)*4) + (0x0000010) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_DOMAIN_ACTION0_STATUS_l__RSVD1_                     30
#define HLP_DOMAIN_ACTION0_STATUS_h__RSVD1_                     31
#define HLP_DOMAIN_ACTION0_STATUS_l_ERROR_ADDRESS               12
#define HLP_DOMAIN_ACTION0_STATUS_h_ERROR_ADDRESS               29
#define HLP_DOMAIN_ACTION0_STATUS_l__RSVD0_                     4
#define HLP_DOMAIN_ACTION0_STATUS_h__RSVD0_                     11
#define HLP_DOMAIN_ACTION0_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_DOMAIN_ACTION0_STATUS_b_INIT_DONE                   2
#define HLP_DOMAIN_ACTION0_STATUS_b_ECC_CORRECTABLE             1
#define HLP_DOMAIN_ACTION0_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_DOMAIN_ACTION0_CONFIG_WIDTH                         2
#define HLP_DOMAIN_ACTION0_CONFIG(word)                         (((word)*4) + (0x0000018) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_DOMAIN_ACTION0_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_DOMAIN_ACTION0_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_DOMAIN_ACTION0_CONFIG_l__RSVD3_                     20
#define HLP_DOMAIN_ACTION0_CONFIG_h__RSVD3_                     24
#define HLP_DOMAIN_ACTION0_CONFIG_l_READ_MARGIN                 16
#define HLP_DOMAIN_ACTION0_CONFIG_h_READ_MARGIN                 19
#define HLP_DOMAIN_ACTION0_CONFIG_l__RSVD2_                     13
#define HLP_DOMAIN_ACTION0_CONFIG_h__RSVD2_                     15
#define HLP_DOMAIN_ACTION0_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_DOMAIN_ACTION0_CONFIG_l__RSVD1_                     10
#define HLP_DOMAIN_ACTION0_CONFIG_h__RSVD1_                     11
#define HLP_DOMAIN_ACTION0_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_DOMAIN_ACTION0_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_DOMAIN_ACTION0_CONFIG_l__RSVD0_                     6
#define HLP_DOMAIN_ACTION0_CONFIG_h__RSVD0_                     7
#define HLP_DOMAIN_ACTION0_CONFIG_b_MASK_INT                    5
#define HLP_DOMAIN_ACTION0_CONFIG_b_LS_BYPASS                   4
#define HLP_DOMAIN_ACTION0_CONFIG_b_LS_FORCE                    3
#define HLP_DOMAIN_ACTION0_CONFIG_b_INVERT_2                    2
#define HLP_DOMAIN_ACTION0_CONFIG_b_INVERT_1                    1
#define HLP_DOMAIN_ACTION0_CONFIG_b_ECC_ENABLE                  0

#define HLP_DOMAIN_ACTION1_STATUS_WIDTH                         2
#define HLP_DOMAIN_ACTION1_STATUS(word)                         (((word)*4) + (0x0000020) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_DOMAIN_ACTION1_STATUS_l__RSVD1_                     30
#define HLP_DOMAIN_ACTION1_STATUS_h__RSVD1_                     31
#define HLP_DOMAIN_ACTION1_STATUS_l_ERROR_ADDRESS               12
#define HLP_DOMAIN_ACTION1_STATUS_h_ERROR_ADDRESS               29
#define HLP_DOMAIN_ACTION1_STATUS_l__RSVD0_                     4
#define HLP_DOMAIN_ACTION1_STATUS_h__RSVD0_                     11
#define HLP_DOMAIN_ACTION1_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_DOMAIN_ACTION1_STATUS_b_INIT_DONE                   2
#define HLP_DOMAIN_ACTION1_STATUS_b_ECC_CORRECTABLE             1
#define HLP_DOMAIN_ACTION1_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_DOMAIN_ACTION1_CONFIG_WIDTH                         2
#define HLP_DOMAIN_ACTION1_CONFIG(word)                         (((word)*4) + (0x0000028) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_DOMAIN_ACTION1_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_DOMAIN_ACTION1_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_DOMAIN_ACTION1_CONFIG_l__RSVD3_                     20
#define HLP_DOMAIN_ACTION1_CONFIG_h__RSVD3_                     24
#define HLP_DOMAIN_ACTION1_CONFIG_l_READ_MARGIN                 16
#define HLP_DOMAIN_ACTION1_CONFIG_h_READ_MARGIN                 19
#define HLP_DOMAIN_ACTION1_CONFIG_l__RSVD2_                     13
#define HLP_DOMAIN_ACTION1_CONFIG_h__RSVD2_                     15
#define HLP_DOMAIN_ACTION1_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_DOMAIN_ACTION1_CONFIG_l__RSVD1_                     10
#define HLP_DOMAIN_ACTION1_CONFIG_h__RSVD1_                     11
#define HLP_DOMAIN_ACTION1_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_DOMAIN_ACTION1_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_DOMAIN_ACTION1_CONFIG_l__RSVD0_                     6
#define HLP_DOMAIN_ACTION1_CONFIG_h__RSVD0_                     7
#define HLP_DOMAIN_ACTION1_CONFIG_b_MASK_INT                    5
#define HLP_DOMAIN_ACTION1_CONFIG_b_LS_BYPASS                   4
#define HLP_DOMAIN_ACTION1_CONFIG_b_LS_FORCE                    3
#define HLP_DOMAIN_ACTION1_CONFIG_b_INVERT_2                    2
#define HLP_DOMAIN_ACTION1_CONFIG_b_INVERT_1                    1
#define HLP_DOMAIN_ACTION1_CONFIG_b_ECC_ENABLE                  0

#define HLP_FFU_TCAM_SWP_STATUS_WIDTH                           2
#define HLP_FFU_TCAM_SWP_STATUS(word)                           (((word)*4) + (0x0000030) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_SWP_STATUS_l__RSVD1_                       30
#define HLP_FFU_TCAM_SWP_STATUS_h__RSVD1_                       31
#define HLP_FFU_TCAM_SWP_STATUS_l_ERROR_ADDRESS                 12
#define HLP_FFU_TCAM_SWP_STATUS_h_ERROR_ADDRESS                 29
#define HLP_FFU_TCAM_SWP_STATUS_l__RSVD0_                       4
#define HLP_FFU_TCAM_SWP_STATUS_h__RSVD0_                       11
#define HLP_FFU_TCAM_SWP_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_FFU_TCAM_SWP_STATUS_b_INIT_DONE                     2
#define HLP_FFU_TCAM_SWP_STATUS_b_ECC_CORRECTABLE               1
#define HLP_FFU_TCAM_SWP_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_FFU_TCAM_SWP_CONFIG_WIDTH                           2
#define HLP_FFU_TCAM_SWP_CONFIG(word)                           (((word)*4) + (0x0000038) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_FFU_TCAM_SWP_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_FFU_TCAM_SWP_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_FFU_TCAM_SWP_CONFIG_l__RSVD3_                       20
#define HLP_FFU_TCAM_SWP_CONFIG_h__RSVD3_                       24
#define HLP_FFU_TCAM_SWP_CONFIG_l_READ_MARGIN                   16
#define HLP_FFU_TCAM_SWP_CONFIG_h_READ_MARGIN                   19
#define HLP_FFU_TCAM_SWP_CONFIG_l__RSVD2_                       13
#define HLP_FFU_TCAM_SWP_CONFIG_h__RSVD2_                       15
#define HLP_FFU_TCAM_SWP_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_FFU_TCAM_SWP_CONFIG_l__RSVD1_                       10
#define HLP_FFU_TCAM_SWP_CONFIG_h__RSVD1_                       11
#define HLP_FFU_TCAM_SWP_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_FFU_TCAM_SWP_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_FFU_TCAM_SWP_CONFIG_l__RSVD0_                       6
#define HLP_FFU_TCAM_SWP_CONFIG_h__RSVD0_                       7
#define HLP_FFU_TCAM_SWP_CONFIG_b_MASK_INT                      5
#define HLP_FFU_TCAM_SWP_CONFIG_b_LS_BYPASS                     4
#define HLP_FFU_TCAM_SWP_CONFIG_b_LS_FORCE                      3
#define HLP_FFU_TCAM_SWP_CONFIG_b_INVERT_2                      2
#define HLP_FFU_TCAM_SWP_CONFIG_b_INVERT_1                      1
#define HLP_FFU_TCAM_SWP_CONFIG_b_ECC_ENABLE                    0

#define HLP_HASH_ENTRY_STATUS_WIDTH                             2
#define HLP_HASH_ENTRY_STATUS_ENTRIES                           64
#define HLP_HASH_ENTRY_STATUS(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_HASH_ENTRY_STATUS_l__RSVD1_                         30
#define HLP_HASH_ENTRY_STATUS_h__RSVD1_                         31
#define HLP_HASH_ENTRY_STATUS_l_ERROR_ADDRESS                   12
#define HLP_HASH_ENTRY_STATUS_h_ERROR_ADDRESS                   29
#define HLP_HASH_ENTRY_STATUS_l__RSVD0_                         4
#define HLP_HASH_ENTRY_STATUS_h__RSVD0_                         11
#define HLP_HASH_ENTRY_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_HASH_ENTRY_STATUS_b_INIT_DONE                       2
#define HLP_HASH_ENTRY_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_HASH_ENTRY_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_HASH_ENTRY_CONFIG_WIDTH                             2
#define HLP_HASH_ENTRY_CONFIG_ENTRIES                           64
#define HLP_HASH_ENTRY_CONFIG(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000400) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_HASH_ENTRY_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_HASH_ENTRY_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_HASH_ENTRY_CONFIG_l__RSVD3_                         20
#define HLP_HASH_ENTRY_CONFIG_h__RSVD3_                         24
#define HLP_HASH_ENTRY_CONFIG_l_READ_MARGIN                     16
#define HLP_HASH_ENTRY_CONFIG_h_READ_MARGIN                     19
#define HLP_HASH_ENTRY_CONFIG_l__RSVD2_                         13
#define HLP_HASH_ENTRY_CONFIG_h__RSVD2_                         15
#define HLP_HASH_ENTRY_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_HASH_ENTRY_CONFIG_l__RSVD1_                         10
#define HLP_HASH_ENTRY_CONFIG_h__RSVD1_                         11
#define HLP_HASH_ENTRY_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_HASH_ENTRY_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_HASH_ENTRY_CONFIG_l__RSVD0_                         6
#define HLP_HASH_ENTRY_CONFIG_h__RSVD0_                         7
#define HLP_HASH_ENTRY_CONFIG_b_MASK_INT                        5
#define HLP_HASH_ENTRY_CONFIG_b_LS_BYPASS                       4
#define HLP_HASH_ENTRY_CONFIG_b_LS_FORCE                        3
#define HLP_HASH_ENTRY_CONFIG_b_INVERT_2                        2
#define HLP_HASH_ENTRY_CONFIG_b_INVERT_1                        1
#define HLP_HASH_ENTRY_CONFIG_b_ECC_ENABLE                      0

#define HLP_MAP_DOMAIN_STATUS_WIDTH                             2
#define HLP_MAP_DOMAIN_STATUS_ENTRIES                           8
#define HLP_MAP_DOMAIN_STATUS(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000640) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_MAP_DOMAIN_STATUS_l__RSVD1_                         30
#define HLP_MAP_DOMAIN_STATUS_h__RSVD1_                         31
#define HLP_MAP_DOMAIN_STATUS_l_ERROR_ADDRESS                   12
#define HLP_MAP_DOMAIN_STATUS_h_ERROR_ADDRESS                   29
#define HLP_MAP_DOMAIN_STATUS_l__RSVD0_                         4
#define HLP_MAP_DOMAIN_STATUS_h__RSVD0_                         11
#define HLP_MAP_DOMAIN_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_MAP_DOMAIN_STATUS_b_INIT_DONE                       2
#define HLP_MAP_DOMAIN_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_MAP_DOMAIN_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_MAP_DOMAIN_CONFIG_WIDTH                             2
#define HLP_MAP_DOMAIN_CONFIG_ENTRIES                           8
#define HLP_MAP_DOMAIN_CONFIG(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000680) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_MAP_DOMAIN_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_MAP_DOMAIN_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_MAP_DOMAIN_CONFIG_l__RSVD3_                         20
#define HLP_MAP_DOMAIN_CONFIG_h__RSVD3_                         24
#define HLP_MAP_DOMAIN_CONFIG_l_READ_MARGIN                     16
#define HLP_MAP_DOMAIN_CONFIG_h_READ_MARGIN                     19
#define HLP_MAP_DOMAIN_CONFIG_l__RSVD2_                         13
#define HLP_MAP_DOMAIN_CONFIG_h__RSVD2_                         15
#define HLP_MAP_DOMAIN_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_MAP_DOMAIN_CONFIG_b_TCAM_UPDATE_DIS                 11
#define HLP_MAP_DOMAIN_CONFIG_b_TCAM_CHECK_ERR_DIS              10
#define HLP_MAP_DOMAIN_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_MAP_DOMAIN_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_MAP_DOMAIN_CONFIG_l__RSVD0_                         6
#define HLP_MAP_DOMAIN_CONFIG_h__RSVD0_                         7
#define HLP_MAP_DOMAIN_CONFIG_b_MASK_INT                        5
#define HLP_MAP_DOMAIN_CONFIG_b_LS_BYPASS                       4
#define HLP_MAP_DOMAIN_CONFIG_b_LS_FORCE                        3
#define HLP_MAP_DOMAIN_CONFIG_b_INVERT_2                        2
#define HLP_MAP_DOMAIN_CONFIG_b_INVERT_1                        1
#define HLP_MAP_DOMAIN_CONFIG_b_ECC_ENABLE                      0

#define HLP_MAP_DSCP_TC_STATUS_WIDTH                            2
#define HLP_MAP_DSCP_TC_STATUS_ENTRIES                          2
#define HLP_MAP_DSCP_TC_STATUS(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00006C0) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_MAP_DSCP_TC_STATUS_l__RSVD1_                        30
#define HLP_MAP_DSCP_TC_STATUS_h__RSVD1_                        31
#define HLP_MAP_DSCP_TC_STATUS_l_ERROR_ADDRESS                  12
#define HLP_MAP_DSCP_TC_STATUS_h_ERROR_ADDRESS                  29
#define HLP_MAP_DSCP_TC_STATUS_l__RSVD0_                        4
#define HLP_MAP_DSCP_TC_STATUS_h__RSVD0_                        11
#define HLP_MAP_DSCP_TC_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_MAP_DSCP_TC_STATUS_b_INIT_DONE                      2
#define HLP_MAP_DSCP_TC_STATUS_b_ECC_CORRECTABLE                1
#define HLP_MAP_DSCP_TC_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_MAP_DSCP_TC_CONFIG_WIDTH                            2
#define HLP_MAP_DSCP_TC_CONFIG_ENTRIES                          2
#define HLP_MAP_DSCP_TC_CONFIG(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00006D0) + (HLP_FCMN_SHELL_CTL_BASE))

#define HLP_MAP_DSCP_TC_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_MAP_DSCP_TC_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_MAP_DSCP_TC_CONFIG_l__RSVD3_                        20
#define HLP_MAP_DSCP_TC_CONFIG_h__RSVD3_                        24
#define HLP_MAP_DSCP_TC_CONFIG_l_READ_MARGIN                    16
#define HLP_MAP_DSCP_TC_CONFIG_h_READ_MARGIN                    19
#define HLP_MAP_DSCP_TC_CONFIG_l__RSVD2_                        13
#define HLP_MAP_DSCP_TC_CONFIG_h__RSVD2_                        15
#define HLP_MAP_DSCP_TC_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_MAP_DSCP_TC_CONFIG_l__RSVD1_                        10
#define HLP_MAP_DSCP_TC_CONFIG_h__RSVD1_                        11
#define HLP_MAP_DSCP_TC_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_MAP_DSCP_TC_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_MAP_DSCP_TC_CONFIG_l__RSVD0_                        6
#define HLP_MAP_DSCP_TC_CONFIG_h__RSVD0_                        7
#define HLP_MAP_DSCP_TC_CONFIG_b_MASK_INT                       5
#define HLP_MAP_DSCP_TC_CONFIG_b_LS_BYPASS                      4
#define HLP_MAP_DSCP_TC_CONFIG_b_LS_FORCE                       3
#define HLP_MAP_DSCP_TC_CONFIG_b_INVERT_2                       2
#define HLP_MAP_DSCP_TC_CONFIG_b_INVERT_1                       1
#define HLP_MAP_DSCP_TC_CONFIG_b_ECC_ENABLE                     0


/******** FFU_MISC_MAP_BASE *******/
#define HLP_FFU_MISC_MAP_BASE                                   (0x37E3000)
#define HLP_FFU_MISC_MAP_SIZE                                   (0x0000800)

#define HLP_FFU_IP_WIDTH                                        2
#define HLP_FFU_IP(word)                                        (((word)*4) + (0x0000000) + (HLP_FFU_MISC_MAP_BASE))

#define HLP_FFU_IP_l_HASH_ENTRY_RAM_C_ERR                       12
#define HLP_FFU_IP_h_HASH_ENTRY_RAM_C_ERR                       15
#define HLP_FFU_IP_l_HASH_ENTRY_RAM_U_ERR                       8
#define HLP_FFU_IP_h_HASH_ENTRY_RAM_U_ERR                       11
#define HLP_FFU_IP_l_FGHASH_ERR                                 5
#define HLP_FFU_IP_h_FGHASH_ERR                                 7
#define HLP_FFU_IP_l_FGRP_ERR                                   2
#define HLP_FFU_IP_h_FGRP_ERR                                   4
#define HLP_FFU_IP_b_TCAM_SWEEP_ERR                             1
#define HLP_FFU_IP_b_FCMN_SHELL_CTRL_ERR                        0

#define HLP_FFU_IM_WIDTH                                        2
#define HLP_FFU_IM(word)                                        (((word)*4) + (0x0000008) + (HLP_FFU_MISC_MAP_BASE))

#define HLP_FFU_IM_l_HASH_ENTRY_RAM_C_ERR                       12
#define HLP_FFU_IM_h_HASH_ENTRY_RAM_C_ERR                       15
#define HLP_FFU_IM_l_HASH_ENTRY_RAM_U_ERR                       8
#define HLP_FFU_IM_h_HASH_ENTRY_RAM_U_ERR                       11
#define HLP_FFU_IM_l_FGHASH_ERR                                 5
#define HLP_FFU_IM_h_FGHASH_ERR                                 7
#define HLP_FFU_IM_l_FGRP_ERR                                   2
#define HLP_FFU_IM_h_FGRP_ERR                                   4
#define HLP_FFU_IM_b_TCAM_SWEEP_ERR                             1
#define HLP_FFU_IM_b_FCMN_SHELL_CTRL_ERR                        0


/******** FFU_SWEEPER_BASE *******/
#define HLP_FFU_SWEEPER_BASE                                    (0x37E8000)
#define HLP_FFU_SWEEPER_SIZE                                    (0x0020000)

#define HLP_FFU_SWEEP_CTL_WIDTH                                 2
#define HLP_FFU_SWEEP_CTL(word)                                 (((word)*4) + (0x0000000) + (HLP_FFU_SWEEPER_BASE))

#define HLP_FFU_SWEEP_CTL_b_SWEEPER_ENABLE                      4
#define HLP_FFU_SWEEP_CTL_l_SWEEPER_SPEED                       0
#define HLP_FFU_SWEEP_CTL_h_SWEEPER_SPEED                       3

#define HLP_FFU_SWEEP_PTR_WIDTH                                 2
#define HLP_FFU_SWEEP_PTR(word)                                 (((word)*4) + (0x0000008) + (HLP_FFU_SWEEPER_BASE))

#define HLP_FFU_SWEEP_PTR_b_INV                                 16
#define HLP_FFU_SWEEP_PTR_l_INDEX                               0
#define HLP_FFU_SWEEP_PTR_h_INDEX                               15

#define HLP_FFU_SWEEP_ERR_WIDTH                                 2
#define HLP_FFU_SWEEP_ERR(word)                                 (((word)*4) + (0x0000010) + (HLP_FFU_SWEEPER_BASE))

#define HLP_FFU_SWEEP_ERR_b_ERR                                 17
#define HLP_FFU_SWEEP_ERR_b_INV                                 16
#define HLP_FFU_SWEEP_ERR_l_INDEX                               0
#define HLP_FFU_SWEEP_ERR_h_INDEX                               15


/******** L2LOOKUP_BASE *******/
#define HLP_L2LOOKUP_BASE                                       (0x3800000)
#define HLP_L2LOOKUP_SIZE                                       (0x0200000)

#define HLP_MA_TABLE_WIDTH                                      4
#define HLP_MA_TABLE_ENTRIES_0                                  8192
#define HLP_MA_TABLE_ENTRIES_1                                  6
#define HLP_MA_TABLE(index1, index0, word)                      ((0x0020000) * ((index1) - 0) + (0x0000010) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_l__RSVD5_                                  125
#define HLP_MA_TABLE_h__RSVD5_                                  127
#define HLP_MA_TABLE_l_OLD_PORT                                 120
#define HLP_MA_TABLE_h_OLD_PORT                                 124
#define HLP_MA_TABLE_l_NEW_PORT                                 115
#define HLP_MA_TABLE_h_NEW_PORT                                 119
#define HLP_MA_TABLE_l_ENTRY_TYPE                               112
#define HLP_MA_TABLE_h_ENTRY_TYPE                               114
#define HLP_MA_TABLE_l__RSVD3_                                  110
#define HLP_MA_TABLE_h__RSVD3_                                  111
#define HLP_MA_TABLE_l_TRIG_ID                                  104
#define HLP_MA_TABLE_h_TRIG_ID                                  109
#define HLP_MA_TABLE_l_S_GLORT                                  88
#define HLP_MA_TABLE_h_S_GLORT                                  103
#define HLP_MA_TABLE_l_D_GLORT                                  72
#define HLP_MA_TABLE_h_D_GLORT                                  87
#define HLP_MA_TABLE_l__RSVD2_                                  70
#define HLP_MA_TABLE_h__RSVD2_                                  71
#define HLP_MA_TABLE_b__RSVD1_                                  69
#define HLP_MA_TABLE_l_L2_DOMAIN                                60
#define HLP_MA_TABLE_h_L2_DOMAIN                                68
#define HLP_MA_TABLE_l_VID                                      48
#define HLP_MA_TABLE_h_VID                                      59
#define HLP_MA_TABLE_l_MAC_ADDRESS                              0
#define HLP_MA_TABLE_h_MAC_ADDRESS                              47

#define HLP_MA_AGING_TABLE_WIDTH                                2
#define HLP_MA_AGING_TABLE_ENTRIES                              41984
#define HLP_MA_AGING_TABLE(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0100000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_AGING_TABLE_l_PORT                               13
#define HLP_MA_AGING_TABLE_h_PORT                               17
#define HLP_MA_AGING_TABLE_b_AGING_ENABLE                       12
#define HLP_MA_AGING_TABLE_l_EXPONENT                           7
#define HLP_MA_AGING_TABLE_h_EXPONENT                           11
#define HLP_MA_AGING_TABLE_l_MANTISSA                           0
#define HLP_MA_AGING_TABLE_h_MANTISSA                           6

#define HLP_MA_DIRTY_TABLE_WIDTH                                2
#define HLP_MA_DIRTY_TABLE_ENTRIES                              656
#define HLP_MA_DIRTY_TABLE(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0180000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_DIRTY_TABLE_l_DIRTY                              0
#define HLP_MA_DIRTY_TABLE_h_DIRTY                              63

#define HLP_MA_TABLE_INDIRECT_READ_WIDTH                        4
#define HLP_MA_TABLE_INDIRECT_READ_ENTRIES                      32
#define HLP_MA_TABLE_INDIRECT_READ(index, word)                 ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0182000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_INDIRECT_READ_l__RSVD4_                    120
#define HLP_MA_TABLE_INDIRECT_READ_h__RSVD4_                    127
#define HLP_MA_TABLE_INDIRECT_READ_l_NEW_PORT                   115
#define HLP_MA_TABLE_INDIRECT_READ_h_NEW_PORT                   119
#define HLP_MA_TABLE_INDIRECT_READ_l_ENTRY_TYPE                 112
#define HLP_MA_TABLE_INDIRECT_READ_h_ENTRY_TYPE                 114
#define HLP_MA_TABLE_INDIRECT_READ_b__RSVD3_                    111
#define HLP_MA_TABLE_INDIRECT_READ_b_DIRTY                      110
#define HLP_MA_TABLE_INDIRECT_READ_l_TRIG_ID                    104
#define HLP_MA_TABLE_INDIRECT_READ_h_TRIG_ID                    109
#define HLP_MA_TABLE_INDIRECT_READ_l_S_GLORT                    88
#define HLP_MA_TABLE_INDIRECT_READ_h_S_GLORT                    103
#define HLP_MA_TABLE_INDIRECT_READ_l_BANK                       85
#define HLP_MA_TABLE_INDIRECT_READ_h_BANK                       87
#define HLP_MA_TABLE_INDIRECT_READ_l_INDEX                      72
#define HLP_MA_TABLE_INDIRECT_READ_h_INDEX                      84
#define HLP_MA_TABLE_INDIRECT_READ_l__RSVD2_                    70
#define HLP_MA_TABLE_INDIRECT_READ_h__RSVD2_                    71
#define HLP_MA_TABLE_INDIRECT_READ_b__RSVD1_                    69
#define HLP_MA_TABLE_INDIRECT_READ_l_L2_DOMAIN                  60
#define HLP_MA_TABLE_INDIRECT_READ_h_L2_DOMAIN                  68
#define HLP_MA_TABLE_INDIRECT_READ_l_VID                        48
#define HLP_MA_TABLE_INDIRECT_READ_h_VID                        59
#define HLP_MA_TABLE_INDIRECT_READ_l_MAC_ADDRESS                0
#define HLP_MA_TABLE_INDIRECT_READ_h_MAC_ADDRESS                47

#define HLP_MA_TABLE_INDIRECT_WRITE_WIDTH                       4
#define HLP_MA_TABLE_INDIRECT_WRITE_ENTRIES                     32
#define HLP_MA_TABLE_INDIRECT_WRITE(index, word)                ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0184000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_INDIRECT_WRITE_l__RSVD5_                   120
#define HLP_MA_TABLE_INDIRECT_WRITE_h__RSVD5_                   127
#define HLP_MA_TABLE_INDIRECT_WRITE_l_PORT                      115
#define HLP_MA_TABLE_INDIRECT_WRITE_h_PORT                      119
#define HLP_MA_TABLE_INDIRECT_WRITE_l_ENTRY_TYPE                112
#define HLP_MA_TABLE_INDIRECT_WRITE_h_ENTRY_TYPE                114
#define HLP_MA_TABLE_INDIRECT_WRITE_l__RSVD4_                   110
#define HLP_MA_TABLE_INDIRECT_WRITE_h__RSVD4_                   111
#define HLP_MA_TABLE_INDIRECT_WRITE_l_TRIG_ID                   104
#define HLP_MA_TABLE_INDIRECT_WRITE_h_TRIG_ID                   109
#define HLP_MA_TABLE_INDIRECT_WRITE_l_S_GLORT                   88
#define HLP_MA_TABLE_INDIRECT_WRITE_h_S_GLORT                   103
#define HLP_MA_TABLE_INDIRECT_WRITE_l__RSVD3_                   72
#define HLP_MA_TABLE_INDIRECT_WRITE_h__RSVD3_                   87
#define HLP_MA_TABLE_INDIRECT_WRITE_l__RSVD2_                   70
#define HLP_MA_TABLE_INDIRECT_WRITE_h__RSVD2_                   71
#define HLP_MA_TABLE_INDIRECT_WRITE_b__RSVD1_                   69
#define HLP_MA_TABLE_INDIRECT_WRITE_l_L2_DOMAIN                 60
#define HLP_MA_TABLE_INDIRECT_WRITE_h_L2_DOMAIN                 68
#define HLP_MA_TABLE_INDIRECT_WRITE_l_VID                       48
#define HLP_MA_TABLE_INDIRECT_WRITE_h_VID                       59
#define HLP_MA_TABLE_INDIRECT_WRITE_l_MAC_ADDRESS               0
#define HLP_MA_TABLE_INDIRECT_WRITE_h_MAC_ADDRESS               47

#define HLP_MA_ENTRY_LIFE_CFG_WIDTH                             2
#define HLP_MA_ENTRY_LIFE_CFG_ENTRIES                           24
#define HLP_MA_ENTRY_LIFE_CFG(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0186000) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_ENTRY_LIFE_CFG_l_EXPONENT                        7
#define HLP_MA_ENTRY_LIFE_CFG_h_EXPONENT                        11
#define HLP_MA_ENTRY_LIFE_CFG_l_DELTA                           0
#define HLP_MA_ENTRY_LIFE_CFG_h_DELTA                           6

#define HLP_MA_TABLE_ENTRY_COUNT_WIDTH                          2
#define HLP_MA_TABLE_ENTRY_COUNT_ENTRIES                        24
#define HLP_MA_TABLE_ENTRY_COUNT(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0186100) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_ENTRY_COUNT_l_COUNT                        0
#define HLP_MA_TABLE_ENTRY_COUNT_h_COUNT                        15

#define HLP_MA_TABLE_SECURITY_CFG_WIDTH                         2
#define HLP_MA_TABLE_SECURITY_CFG_ENTRIES                       24
#define HLP_MA_TABLE_SECURITY_CFG(index, word)                  ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0186200) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_SECURITY_CFG_b_SECURE                      16
#define HLP_MA_TABLE_SECURITY_CFG_l_ENTRY_LIMIT                 0
#define HLP_MA_TABLE_SECURITY_CFG_h_ENTRY_LIMIT                 15

#define HLP_FWD_CANONICAL_GLORT_CAM_WIDTH                       2
#define HLP_FWD_CANONICAL_GLORT_CAM_ENTRIES                     16
#define HLP_FWD_CANONICAL_GLORT_CAM(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0186300) + (HLP_L2LOOKUP_BASE))

#define HLP_FWD_CANONICAL_GLORT_CAM_l_PORT_FIELD_SIZE           20
#define HLP_FWD_CANONICAL_GLORT_CAM_h_PORT_FIELD_SIZE           22
#define HLP_FWD_CANONICAL_GLORT_CAM_l_MASK_SIZE                 16
#define HLP_FWD_CANONICAL_GLORT_CAM_h_MASK_SIZE                 19
#define HLP_FWD_CANONICAL_GLORT_CAM_l_LAG_GLORT                 0
#define HLP_FWD_CANONICAL_GLORT_CAM_h_LAG_GLORT                 15

#define HLP_MA_TABLE_AGING_CFG_WIDTH                            2
#define HLP_MA_TABLE_AGING_CFG(word)                            (((word)*4) + (0x0186400) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_AGING_CFG_l_SWEEP_IDLE_WAIT_CYCLES         32
#define HLP_MA_TABLE_AGING_CFG_h_SWEEP_IDLE_WAIT_CYCLES         63
#define HLP_MA_TABLE_AGING_CFG_l_CYCLES_PER_TICK                0
#define HLP_MA_TABLE_AGING_CFG_h_CYCLES_PER_TICK                31

#define HLP_MA_TABLE_DIRTY_COUNT_WIDTH                          2
#define HLP_MA_TABLE_DIRTY_COUNT(word)                          (((word)*4) + (0x0186408) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_DIRTY_COUNT_l_COUNT                        0
#define HLP_MA_TABLE_DIRTY_COUNT_h_COUNT                        15

#define HLP_ENTRY_COUNT_IP_WIDTH                                2
#define HLP_ENTRY_COUNT_IP(word)                                (((word)*4) + (0x0186410) + (HLP_L2LOOKUP_BASE))

#define HLP_ENTRY_COUNT_IP_l_PENDING                            0
#define HLP_ENTRY_COUNT_IP_h_PENDING                            23

#define HLP_ENTRY_COUNT_IM_WIDTH                                2
#define HLP_ENTRY_COUNT_IM(word)                                (((word)*4) + (0x0186418) + (HLP_L2LOOKUP_BASE))

#define HLP_ENTRY_COUNT_IM_l_MASK                               0
#define HLP_ENTRY_COUNT_IM_h_MASK                               23

#define HLP_MA_TABLE_FULL_WIDTH                                 2
#define HLP_MA_TABLE_FULL(word)                                 (((word)*4) + (0x0186420) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_FULL_l_COUNT                               0
#define HLP_MA_TABLE_FULL_h_COUNT                               31

#define HLP_MA_TCAM_DIRECT_READ_CTL_WIDTH                       2
#define HLP_MA_TCAM_DIRECT_READ_CTL(word)                       (((word)*4) + (0x0186428) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TCAM_DIRECT_READ_CTL_l_SEL                       0
#define HLP_MA_TCAM_DIRECT_READ_CTL_h_SEL                       1

#define HLP_MA_SWEEP_CTL_WIDTH                                  2
#define HLP_MA_SWEEP_CTL(word)                                  (((word)*4) + (0x0186430) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_SWEEP_CTL_b_ENABLE                               4
#define HLP_MA_SWEEP_CTL_l_SPEED                                0
#define HLP_MA_SWEEP_CTL_h_SPEED                                3

#define HLP_MA_SWEEP_PTR_WIDTH                                  2
#define HLP_MA_SWEEP_PTR(word)                                  (((word)*4) + (0x0186438) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_SWEEP_PTR_l_INDEX                                1
#define HLP_MA_SWEEP_PTR_h_INDEX                                10
#define HLP_MA_SWEEP_PTR_b_INV                                  0

#define HLP_MA_SWEEP_ERR_WIDTH                                  2
#define HLP_MA_SWEEP_ERR(word)                                  (((word)*4) + (0x0186440) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_SWEEP_ERR_l_INDEX                                1
#define HLP_MA_SWEEP_ERR_h_INDEX                                10
#define HLP_MA_SWEEP_ERR_b_INV                                  0

#define HLP_MA_TCAM_ERR_IP_WIDTH                                2
#define HLP_MA_TCAM_ERR_IP(word)                                (((word)*4) + (0x0186448) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TCAM_ERR_IP_b_PENDING                            0

#define HLP_MA_TCAM_ERR_IM_WIDTH                                2
#define HLP_MA_TCAM_ERR_IM(word)                                (((word)*4) + (0x0186450) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TCAM_ERR_IM_b_MASK                               0

#define HLP_MA_TCAM_LEARNING_WIDTH                              2
#define HLP_MA_TCAM_LEARNING(word)                              (((word)*4) + (0x0186458) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TCAM_LEARNING_b_DISABLED                         0

#define HLP_MA_TABLE_INVALID_WRITE_COUNT_WIDTH                  2
#define HLP_MA_TABLE_INVALID_WRITE_COUNT(word)                  (((word)*4) + (0x0186460) + (HLP_L2LOOKUP_BASE))

#define HLP_MA_TABLE_INVALID_WRITE_COUNT_l_INVALID_INDIRECT_WRITES32
#define HLP_MA_TABLE_INVALID_WRITE_COUNT_h_INVALID_INDIRECT_WRITES63
#define HLP_MA_TABLE_INVALID_WRITE_COUNT_l_INVALID_DIRECT_WRITES0
#define HLP_MA_TABLE_INVALID_WRITE_COUNT_h_INVALID_DIRECT_WRITES31


/******** MST_GLORT_BASE *******/
#define HLP_MST_GLORT_BASE                                      (0x3A00000)
#define HLP_MST_GLORT_SIZE                                      (0x0010000)

#define HLP_INGRESS_MST_TABLE_WIDTH                             2
#define HLP_INGRESS_MST_TABLE_ENTRIES                           4096
#define HLP_INGRESS_MST_TABLE(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_MST_GLORT_BASE))

#define HLP_INGRESS_MST_TABLE_l_STP_STATE_23                    46
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_23                    47
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_22                    44
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_22                    45
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_21                    42
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_21                    43
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_20                    40
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_20                    41
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_19                    38
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_19                    39
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_18                    36
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_18                    37
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_17                    34
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_17                    35
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_16                    32
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_16                    33
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_15                    30
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_15                    31
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_14                    28
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_14                    29
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_13                    26
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_13                    27
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_12                    24
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_12                    25
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_11                    22
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_11                    23
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_10                    20
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_10                    21
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_9                     18
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_9                     19
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_8                     16
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_8                     17
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_7                     14
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_7                     15
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_6                     12
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_6                     13
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_5                     10
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_5                     11
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_4                     8
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_4                     9
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_3                     6
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_3                     7
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_2                     4
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_2                     5
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_1                     2
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_1                     3
#define HLP_INGRESS_MST_TABLE_l_STP_STATE_0                     0
#define HLP_INGRESS_MST_TABLE_h_STP_STATE_0                     1

#define HLP_EGRESS_MST_TABLE_WIDTH                              2
#define HLP_EGRESS_MST_TABLE_ENTRIES                            4096
#define HLP_EGRESS_MST_TABLE(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0008000) + (HLP_MST_GLORT_BASE))

#define HLP_EGRESS_MST_TABLE_l_FORWARDING                       0
#define HLP_EGRESS_MST_TABLE_h_FORWARDING                       23

#define HLP_GLORT_DEST_TABLE_WIDTH                              2
#define HLP_GLORT_DEST_TABLE_ENTRIES                            4096
#define HLP_GLORT_DEST_TABLE(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0010000) + (HLP_MST_GLORT_BASE))

#define HLP_GLORT_DEST_TABLE_l_IP_MULTICAST_INDEX               24
#define HLP_GLORT_DEST_TABLE_h_IP_MULTICAST_INDEX               35
#define HLP_GLORT_DEST_TABLE_l_DEST_MASK                        0
#define HLP_GLORT_DEST_TABLE_h_DEST_MASK                        23

#define HLP_GLORT_RAM_WIDTH                                     2
#define HLP_GLORT_RAM_ENTRIES                                   64
#define HLP_GLORT_RAM(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0018000) + (HLP_MST_GLORT_BASE))

#define HLP_GLORT_RAM_b_SKIP_DGLORT_DEC                         35
#define HLP_GLORT_RAM_b_HASH_ROTATION                           34
#define HLP_GLORT_RAM_l_DEST_COUNT                              30
#define HLP_GLORT_RAM_h_DEST_COUNT                              33
#define HLP_GLORT_RAM_l_RANGE_SUB_INDEX_B                       22
#define HLP_GLORT_RAM_h_RANGE_SUB_INDEX_B                       29
#define HLP_GLORT_RAM_l_RANGE_SUB_INDEX_A                       14
#define HLP_GLORT_RAM_h_RANGE_SUB_INDEX_A                       21
#define HLP_GLORT_RAM_l_DEST_INDEX                              2
#define HLP_GLORT_RAM_h_DEST_INDEX                              13
#define HLP_GLORT_RAM_l_STRICT                                  0
#define HLP_GLORT_RAM_h_STRICT                                  1

#define HLP_GLORT_CAM_WIDTH                                     2
#define HLP_GLORT_CAM_ENTRIES                                   64
#define HLP_GLORT_CAM(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0018400) + (HLP_MST_GLORT_BASE))

#define HLP_GLORT_CAM_l_KEY_INVERT                              16
#define HLP_GLORT_CAM_h_KEY_INVERT                              31
#define HLP_GLORT_CAM_l_KEY                                     0
#define HLP_GLORT_CAM_h_KEY                                     15


/******** CM_APPLY_BASE *******/
#define HLP_CM_APPLY_BASE                                       (0x3A20000)
#define HLP_CM_APPLY_SIZE                                       (0x0010000)

#define HLP_CM_APPLY_TX_SOFTDROP_CFG_WIDTH                      2
#define HLP_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_0                  8
#define HLP_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_1                  24
#define HLP_CM_APPLY_TX_SOFTDROP_CFG(index1, index0, word)      ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_TX_SOFTDROP_CFG_b_SOFT_DROP_ON_PRIVATE     1
#define HLP_CM_APPLY_TX_SOFTDROP_CFG_b_SOFT_DROP_ON_SMP_FREE    0

#define HLP_CM_APPLY_TX_TC_STATE_WIDTH                          2
#define HLP_CM_APPLY_TX_TC_STATE_ENTRIES_0                      8
#define HLP_CM_APPLY_TX_TC_STATE_ENTRIES_1                      24
#define HLP_CM_APPLY_TX_TC_STATE(index1, index0, word)          ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002000) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_TX_TC_STATE_l_QUEUE_DEPTH                  4
#define HLP_CM_APPLY_TX_TC_STATE_h_QUEUE_DEPTH                  18
#define HLP_CM_APPLY_TX_TC_STATE_b_OVER_SMP_FREE2               3
#define HLP_CM_APPLY_TX_TC_STATE_b_OVER_SMP_FREE                2
#define HLP_CM_APPLY_TX_TC_STATE_b_TX_HOG                       1
#define HLP_CM_APPLY_TX_TC_STATE_b_TX_PRIVATE                   0

#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD_WIDTH               2
#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD_ENTRIES_0           8
#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD_ENTRIES_1           24
#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD(index1, index0, word)((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002800) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD_l_WM_THRESHOLD      0
#define HLP_CM_APPLY_TX_TC_QCN_WM_THRESHOLD_h_WM_THRESHOLD      14

#define HLP_CM_APPLY_RX_SMP_STATE_WIDTH                         2
#define HLP_CM_APPLY_RX_SMP_STATE_ENTRIES_0                     2
#define HLP_CM_APPLY_RX_SMP_STATE_ENTRIES_1                     24
#define HLP_CM_APPLY_RX_SMP_STATE(index1, index0, word)         ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0003000) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_RX_SMP_STATE_b_RX_HOG                      1
#define HLP_CM_APPLY_RX_SMP_STATE_b_RX_PRIVATE                  0

#define HLP_CM_APPLY_MIRROR_PROFILE_TABLE_WIDTH                 2
#define HLP_CM_APPLY_MIRROR_PROFILE_TABLE_ENTRIES               64
#define HLP_CM_APPLY_MIRROR_PROFILE_TABLE(index, word)          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003200) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_MIRROR_PROFILE_TABLE_l_PORT                0
#define HLP_CM_APPLY_MIRROR_PROFILE_TABLE_h_PORT                4

#define HLP_CM_APPLY_DROP_COUNT_WIDTH                           2
#define HLP_CM_APPLY_DROP_COUNT_ENTRIES                         24
#define HLP_CM_APPLY_DROP_COUNT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003400) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_DROP_COUNT_l_FRAMES                        0
#define HLP_CM_APPLY_DROP_COUNT_h_FRAMES                        47

#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_WIDTH                    2
#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_ENTRIES                  24
#define HLP_CM_APPLY_LOOPBACK_SUPPRESS(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003500) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_l_GLORT_MASK             16
#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_h_GLORT_MASK             31
#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_l_GLORT                  0
#define HLP_CM_APPLY_LOOPBACK_SUPPRESS_h_GLORT                  15

#define HLP_CM_APPLY_SOFTDROP_CFG_WIDTH                         2
#define HLP_CM_APPLY_SOFTDROP_CFG_ENTRIES                       8
#define HLP_CM_APPLY_SOFTDROP_CFG(index, word)                  ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003600) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_SOFTDROP_CFG_l_JITTER_BITS                 0
#define HLP_CM_APPLY_SOFTDROP_CFG_h_JITTER_BITS                 2

#define HLP_CM_APPLY_SOFTDROP_STATE_WIDTH                       2
#define HLP_CM_APPLY_SOFTDROP_STATE_ENTRIES                     8
#define HLP_CM_APPLY_SOFTDROP_STATE(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003700) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_SOFTDROP_STATE_b_OVER_LIMIT                8
#define HLP_CM_APPLY_SOFTDROP_STATE_l_USAGE_OVER_LIMIT          0
#define HLP_CM_APPLY_SOFTDROP_STATE_h_USAGE_OVER_LIMIT          7

#define HLP_CM_APPLY_TRAP_GLORT_WIDTH                           2
#define HLP_CM_APPLY_TRAP_GLORT_ENTRIES                         16
#define HLP_CM_APPLY_TRAP_GLORT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0003800) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_TRAP_GLORT_l_TRAP_GLORT                    0
#define HLP_CM_APPLY_TRAP_GLORT_h_TRAP_GLORT                    15

#define HLP_CM_APPLY_TC_TO_SMP_WIDTH                            2
#define HLP_CM_APPLY_TC_TO_SMP(word)                            (((word)*4) + (0x0003900) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_7                          7
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_6                          6
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_5                          5
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_4                          4
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_3                          3
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_2                          2
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_1                          1
#define HLP_CM_APPLY_TC_TO_SMP_b_SMP_0                          0

#define HLP_CM_APPLY_MCAST_EPOCH_WIDTH                          2
#define HLP_CM_APPLY_MCAST_EPOCH(word)                          (((word)*4) + (0x0003908) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_MCAST_EPOCH_b_CURRENT                      0

#define HLP_CM_APPLY_STATE_WIDTH                                2
#define HLP_CM_APPLY_STATE(word)                                (((word)*4) + (0x0003910) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_STATE_b_RXS_7                              8
#define HLP_CM_APPLY_STATE_b_RXS_6                              7
#define HLP_CM_APPLY_STATE_b_RXS_5                              6
#define HLP_CM_APPLY_STATE_b_RXS_4                              5
#define HLP_CM_APPLY_STATE_b_RXS_3                              4
#define HLP_CM_APPLY_STATE_b_RXS_2                              3
#define HLP_CM_APPLY_STATE_b_RXS_1                              2
#define HLP_CM_APPLY_STATE_b_RXS_0                              1
#define HLP_CM_APPLY_STATE_b_GLOBAL_EX                          0

#define HLP_CM_APPLY_CPU_TRAP_MASK_WIDTH                        2
#define HLP_CM_APPLY_CPU_TRAP_MASK(word)                        (((word)*4) + (0x0003918) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_CPU_TRAP_MASK_l_DEST_MASK                  0
#define HLP_CM_APPLY_CPU_TRAP_MASK_h_DEST_MASK                  23

#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_WIDTH                   2
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE(word)                   (((word)*4) + (0x0003920) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_TRIGGER               30
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_TRIGGER               35
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_TTL                   24
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_TTL                   29
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_ICMP                  18
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_ICMP                  23
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_ARP_REDIRECT          12
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_ARP_REDIRECT          17
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_RESERVED_MAC          6
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_RESERVED_MAC          11
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_l_FFU                   0
#define HLP_CM_APPLY_LOG_MIRROR_PROFILE_h_FFU                   5

#define HLP_CM_APPLY_QCN_CFG_WIDTH                              2
#define HLP_CM_APPLY_QCN_CFG(word)                              (((word)*4) + (0x0003928) + (HLP_CM_APPLY_BASE))

#define HLP_CM_APPLY_QCN_CFG_b_QUEUE_DEPTH_MODE                 9
#define HLP_CM_APPLY_QCN_CFG_l_QUEUE_DEPTH_START_BIT            6
#define HLP_CM_APPLY_QCN_CFG_h_QUEUE_DEPTH_START_BIT            8
#define HLP_CM_APPLY_QCN_CFG_b_SELECT_COMP                      5
#define HLP_CM_APPLY_QCN_CFG_l_SAMPLE_RATE_EXP                  0
#define HLP_CM_APPLY_QCN_CFG_h_SAMPLE_RATE_EXP                  4


/******** TRIG_APPLY_BASE *******/
#define HLP_TRIG_APPLY_BASE                                     (0x3A30000)
#define HLP_TRIG_APPLY_SIZE                                     (0x0006000)

#define HLP_TRIGGER_CONDITION_CFG_WIDTH                         2
#define HLP_TRIGGER_CONDITION_CFG_ENTRIES                       96
#define HLP_TRIGGER_CONDITION_CFG(index, word)                  ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_TX                    34
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_TX                    35
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_RANDOM_THRESHOLD      29
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_RANDOM_THRESHOLD      33
#define HLP_TRIGGER_CONDITION_CFG_b_MATCH_RANDOM_IF_LESS        28
#define HLP_TRIGGER_CONDITION_CFG_b_MATCH_RANDOM_NUMBER         27
#define HLP_TRIGGER_CONDITION_CFG_b_MATCH_BY_PRECEDENCE         26
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_METADATA1             24
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_METADATA1             25
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_METADATA0             22
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_METADATA0             23
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_EGRESS_DOMAIN         20
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_EGRESS_DOMAIN         21
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_DEST_GLORT            18
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_DEST_GLORT            19
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_ETHER_TYPE            16
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_ETHER_TYPE            17
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_TC                    14
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_TC                    15
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_FFU                   12
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_FFU                   13
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_VLAN                  10
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_VLAN                  11
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_HIT_SADA              8
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_HIT_SADA              9
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_HIT_DA                6
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_HIT_DA                7
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_HIT_SA                4
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_HIT_SA                5
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_DA                    2
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_DA                    3
#define HLP_TRIGGER_CONDITION_CFG_l_MATCH_SA                    0
#define HLP_TRIGGER_CONDITION_CFG_h_MATCH_SA                    1

#define HLP_TRIGGER_CONDITION_PARAM_WIDTH                       2
#define HLP_TRIGGER_CONDITION_PARAM_ENTRIES                     96
#define HLP_TRIGGER_CONDITION_PARAM(index, word)                ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000008) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_PARAM_l_EGRESS_DOMAIN_MASK        45
#define HLP_TRIGGER_CONDITION_PARAM_h_EGRESS_DOMAIN_MASK        59
#define HLP_TRIGGER_CONDITION_PARAM_l_EGRESS_DOMAIN_VALUE       30
#define HLP_TRIGGER_CONDITION_PARAM_h_EGRESS_DOMAIN_VALUE       44
#define HLP_TRIGGER_CONDITION_PARAM_l_FTYPE_MASK                26
#define HLP_TRIGGER_CONDITION_PARAM_h_FTYPE_MASK                29
#define HLP_TRIGGER_CONDITION_PARAM_l_ROUTED_MASK               24
#define HLP_TRIGGER_CONDITION_PARAM_h_ROUTED_MASK               25
#define HLP_TRIGGER_CONDITION_PARAM_l_FRAME_CLASS_MASK          21
#define HLP_TRIGGER_CONDITION_PARAM_h_FRAME_CLASS_MASK          23
#define HLP_TRIGGER_CONDITION_PARAM_l_TC                        18
#define HLP_TRIGGER_CONDITION_PARAM_h_TC                        20
#define HLP_TRIGGER_CONDITION_PARAM_l_VID_ID                    12
#define HLP_TRIGGER_CONDITION_PARAM_h_VID_ID                    17
#define HLP_TRIGGER_CONDITION_PARAM_l_DA_ID                     6
#define HLP_TRIGGER_CONDITION_PARAM_h_DA_ID                     11
#define HLP_TRIGGER_CONDITION_PARAM_l_SA_ID                     0
#define HLP_TRIGGER_CONDITION_PARAM_h_SA_ID                     5

#define HLP_TRIGGER_CONDITION_FFU_WIDTH                         2
#define HLP_TRIGGER_CONDITION_FFU_ENTRIES                       96
#define HLP_TRIGGER_CONDITION_FFU(index, word)                  ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_FFU_l_FFU_MASK                    8
#define HLP_TRIGGER_CONDITION_FFU_h_FFU_MASK                    15
#define HLP_TRIGGER_CONDITION_FFU_l_FFU_ID                      0
#define HLP_TRIGGER_CONDITION_FFU_h_FFU_ID                      7

#define HLP_TRIGGER_CONDITION_TYPE_WIDTH                        2
#define HLP_TRIGGER_CONDITION_TYPE_ENTRIES                      96
#define HLP_TRIGGER_CONDITION_TYPE(index, word)                 ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000018) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_TYPE_l_ETHER_TYPE_MASK            16
#define HLP_TRIGGER_CONDITION_TYPE_h_ETHER_TYPE_MASK            31
#define HLP_TRIGGER_CONDITION_TYPE_l_ETHER_TYPE                 0
#define HLP_TRIGGER_CONDITION_TYPE_h_ETHER_TYPE                 15

#define HLP_TRIGGER_CONDITION_GLORT_WIDTH                       2
#define HLP_TRIGGER_CONDITION_GLORT_ENTRIES                     96
#define HLP_TRIGGER_CONDITION_GLORT(index, word)                ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_GLORT_l_GLORT_MASK                16
#define HLP_TRIGGER_CONDITION_GLORT_h_GLORT_MASK                31
#define HLP_TRIGGER_CONDITION_GLORT_l_DEST_GLORT                0
#define HLP_TRIGGER_CONDITION_GLORT_h_DEST_GLORT                15

#define HLP_TRIGGER_CONDITION_RX_WIDTH                          2
#define HLP_TRIGGER_CONDITION_RX_ENTRIES                        96
#define HLP_TRIGGER_CONDITION_RX(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000028) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_RX_l_SRC_PORT_MASK                0
#define HLP_TRIGGER_CONDITION_RX_h_SRC_PORT_MASK                23

#define HLP_TRIGGER_CONDITION_TX_WIDTH                          2
#define HLP_TRIGGER_CONDITION_TX_ENTRIES                        96
#define HLP_TRIGGER_CONDITION_TX(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000030) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_TX_l_DEST_PORT_MASK               0
#define HLP_TRIGGER_CONDITION_TX_h_DEST_PORT_MASK               23

#define HLP_TRIGGER_CONDITION_AMASK_1_WIDTH                     2
#define HLP_TRIGGER_CONDITION_AMASK_1_ENTRIES                   96
#define HLP_TRIGGER_CONDITION_AMASK_1(index, word)              ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000038) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_AMASK_1_l_HANDLER_ACTION_MASK     0
#define HLP_TRIGGER_CONDITION_AMASK_1_h_HANDLER_ACTION_MASK     31

#define HLP_TRIGGER_CONDITION_AMASK_2_WIDTH                     2
#define HLP_TRIGGER_CONDITION_AMASK_2_ENTRIES                   96
#define HLP_TRIGGER_CONDITION_AMASK_2(index, word)              ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000040) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_AMASK_2_l_HANDLER_ACTION_MASK     0
#define HLP_TRIGGER_CONDITION_AMASK_2_h_HANDLER_ACTION_MASK     12

#define HLP_TRIGGER_CONDITION_METADATA_WIDTH                    2
#define HLP_TRIGGER_CONDITION_METADATA_ENTRIES                  96
#define HLP_TRIGGER_CONDITION_METADATA(index, word)             ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000048) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_CONDITION_METADATA_b_METADATA_SOURCE1       43
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_MASK1         35
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_MASK1         42
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_VALUE1        27
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_VALUE1        34
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_SEL1          22
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_SEL1          26
#define HLP_TRIGGER_CONDITION_METADATA_b_METADATA_SOURCE0       21
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_MASK0         13
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_MASK0         20
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_VALUE0        5
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_VALUE0        12
#define HLP_TRIGGER_CONDITION_METADATA_l_METADATA_SEL0          0
#define HLP_TRIGGER_CONDITION_METADATA_h_METADATA_SEL0          4

#define HLP_TRIGGER_ACTION_CFG_1_WIDTH                          2
#define HLP_TRIGGER_ACTION_CFG_1_ENTRIES                        96
#define HLP_TRIGGER_ACTION_CFG_1(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000050) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_CFG_1_b_NO_MODIFY_ACTION             20
#define HLP_TRIGGER_ACTION_CFG_1_b_POLICER_ACTION               19
#define HLP_TRIGGER_ACTION_CFG_1_b_EGRESS_L3_DOMAIN_ACTION      18
#define HLP_TRIGGER_ACTION_CFG_1_b_EGRESS_L2_DOMAIN_ACTION      17
#define HLP_TRIGGER_ACTION_CFG_1_l_METADATA_ACTION_SLOT         15
#define HLP_TRIGGER_ACTION_CFG_1_h_METADATA_ACTION_SLOT         16
#define HLP_TRIGGER_ACTION_CFG_1_l_METADATA_ACTION              13
#define HLP_TRIGGER_ACTION_CFG_1_h_METADATA_ACTION              14
#define HLP_TRIGGER_ACTION_CFG_1_b_RATE_LIMIT_ACTION            12
#define HLP_TRIGGER_ACTION_CFG_1_l_LEARNING_ACTION              10
#define HLP_TRIGGER_ACTION_CFG_1_h_LEARNING_ACTION              11
#define HLP_TRIGGER_ACTION_CFG_1_b_VLAN_ACTION                  9
#define HLP_TRIGGER_ACTION_CFG_1_b_TC_ACTION                    8
#define HLP_TRIGGER_ACTION_CFG_1_l_MIRRORING_ACTION1            6
#define HLP_TRIGGER_ACTION_CFG_1_h_MIRRORING_ACTION1            7
#define HLP_TRIGGER_ACTION_CFG_1_l_MIRRORING_ACTION0            4
#define HLP_TRIGGER_ACTION_CFG_1_h_MIRRORING_ACTION0            5
#define HLP_TRIGGER_ACTION_CFG_1_l_TRAP_ACTION                  2
#define HLP_TRIGGER_ACTION_CFG_1_h_TRAP_ACTION                  3
#define HLP_TRIGGER_ACTION_CFG_1_l_FORWARDING_ACTION            0
#define HLP_TRIGGER_ACTION_CFG_1_h_FORWARDING_ACTION            1

#define HLP_TRIGGER_ACTION_CFG_2_WIDTH                          2
#define HLP_TRIGGER_ACTION_CFG_2_ENTRIES                        96
#define HLP_TRIGGER_ACTION_CFG_2(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000058) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_CFG_2_b_METADATA_MASK_SEL            22
#define HLP_TRIGGER_ACTION_CFG_2_l_TRAP_CODE                    19
#define HLP_TRIGGER_ACTION_CFG_2_h_TRAP_CODE                    21
#define HLP_TRIGGER_ACTION_CFG_2_l_RATE_LIMIT_NUM               15
#define HLP_TRIGGER_ACTION_CFG_2_h_RATE_LIMIT_NUM               18
#define HLP_TRIGGER_ACTION_CFG_2_l_NEW_EVID                     3
#define HLP_TRIGGER_ACTION_CFG_2_h_NEW_EVID                     14
#define HLP_TRIGGER_ACTION_CFG_2_l_NEW_TC                       0
#define HLP_TRIGGER_ACTION_CFG_2_h_NEW_TC                       2

#define HLP_TRIGGER_ACTION_GLORT_WIDTH                          2
#define HLP_TRIGGER_ACTION_GLORT_ENTRIES                        96
#define HLP_TRIGGER_ACTION_GLORT(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000060) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_GLORT_l_NEW_DEST_GLORT_MASK          16
#define HLP_TRIGGER_ACTION_GLORT_h_NEW_DEST_GLORT_MASK          31
#define HLP_TRIGGER_ACTION_GLORT_l_NEW_DEST_GLORT               0
#define HLP_TRIGGER_ACTION_GLORT_h_NEW_DEST_GLORT               15

#define HLP_TRIGGER_ACTION_DMASK_WIDTH                          2
#define HLP_TRIGGER_ACTION_DMASK_ENTRIES                        96
#define HLP_TRIGGER_ACTION_DMASK(index, word)                   ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000068) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_DMASK_b_FILTER_DEST_MASK             24
#define HLP_TRIGGER_ACTION_DMASK_l_NEW_DEST_MASK                0
#define HLP_TRIGGER_ACTION_DMASK_h_NEW_DEST_MASK                23

#define HLP_TRIGGER_ACTION_MIRROR_WIDTH                         2
#define HLP_TRIGGER_ACTION_MIRROR_ENTRIES                       96
#define HLP_TRIGGER_ACTION_MIRROR(index, word)                  ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000070) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_MIRROR_l_MIRROR_PROFILE_INDEX1       6
#define HLP_TRIGGER_ACTION_MIRROR_h_MIRROR_PROFILE_INDEX1       11
#define HLP_TRIGGER_ACTION_MIRROR_l_MIRROR_PROFILE_INDEX0       0
#define HLP_TRIGGER_ACTION_MIRROR_h_MIRROR_PROFILE_INDEX0       5

#define HLP_TRIGGER_ACTION_DROP_WIDTH                           2
#define HLP_TRIGGER_ACTION_DROP_ENTRIES                         96
#define HLP_TRIGGER_ACTION_DROP(index, word)                    ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000078) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_DROP_l_DROP_MASK                     0
#define HLP_TRIGGER_ACTION_DROP_h_DROP_MASK                     23

#define HLP_TRIGGER_STATS_WIDTH                                 2
#define HLP_TRIGGER_STATS_ENTRIES                               96
#define HLP_TRIGGER_STATS(index, word)                          ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_STATS_l_COUNT                               0
#define HLP_TRIGGER_STATS_h_COUNT                               63

#define HLP_TRIGGER_ACTION_METADATA_WIDTH                       2
#define HLP_TRIGGER_ACTION_METADATA_ENTRIES                     96
#define HLP_TRIGGER_ACTION_METADATA(index, word)                ((0x0000100) * ((index) - 0) + ((word)*4)+ (0x0000088) + (HLP_TRIG_APPLY_BASE))

#define HLP_TRIGGER_ACTION_METADATA_l_MASK                      26
#define HLP_TRIGGER_ACTION_METADATA_h_MASK                      41
#define HLP_TRIGGER_ACTION_METADATA_l_VALUE                     10
#define HLP_TRIGGER_ACTION_METADATA_h_VALUE                     25
#define HLP_TRIGGER_ACTION_METADATA_l_SOURCE                    5
#define HLP_TRIGGER_ACTION_METADATA_h_SOURCE                    9
#define HLP_TRIGGER_ACTION_METADATA_l_OFFSET                    0
#define HLP_TRIGGER_ACTION_METADATA_h_OFFSET                    4


/******** TRIG_APPLY_MISC_BASE *******/
#define HLP_TRIG_APPLY_MISC_BASE                                (0x3A38000)
#define HLP_TRIG_APPLY_MISC_SIZE                                (0x0000100)

#define HLP_TRIGGER_RATE_LIM_CFG_2_WIDTH                        2
#define HLP_TRIGGER_RATE_LIM_CFG_2_ENTRIES                      16
#define HLP_TRIGGER_RATE_LIM_CFG_2(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_TRIG_APPLY_MISC_BASE))

#define HLP_TRIGGER_RATE_LIM_CFG_2_l_DROP_MASK                  0
#define HLP_TRIGGER_RATE_LIM_CFG_2_h_DROP_MASK                  23

#define HLP_TRIGGER_ACTION_METADATA_MASK_WIDTH                  2
#define HLP_TRIGGER_ACTION_METADATA_MASK_ENTRIES_0              4
#define HLP_TRIGGER_ACTION_METADATA_MASK_ENTRIES_1              2
#define HLP_TRIGGER_ACTION_METADATA_MASK(index1, index0, word)  ((0x0000020) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000080) + (HLP_TRIG_APPLY_MISC_BASE))

#define HLP_TRIGGER_ACTION_METADATA_MASK_l_METADATA_MASK        0
#define HLP_TRIGGER_ACTION_METADATA_MASK_h_METADATA_MASK        63

#define HLP_TRIGGER_IP_WIDTH                                    2
#define HLP_TRIGGER_IP_ENTRIES                                  2
#define HLP_TRIGGER_IP(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00000C0) + (HLP_TRIG_APPLY_MISC_BASE))

#define HLP_TRIGGER_IP_l_PENDING                                0
#define HLP_TRIGGER_IP_h_PENDING                                47

#define HLP_TRIGGER_IM_WIDTH                                    2
#define HLP_TRIGGER_IM_ENTRIES                                  2
#define HLP_TRIGGER_IM(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00000D0) + (HLP_TRIG_APPLY_MISC_BASE))

#define HLP_TRIGGER_IM_l_MASK                                   0
#define HLP_TRIGGER_IM_h_MASK                                   47

#define HLP_TRIGGER_RATE_LIM_EMPTY_WIDTH                        2
#define HLP_TRIGGER_RATE_LIM_EMPTY(word)                        (((word)*4) + (0x00000E0) + (HLP_TRIG_APPLY_MISC_BASE))

#define HLP_TRIGGER_RATE_LIM_EMPTY_l_EMPTY                      0
#define HLP_TRIGGER_RATE_LIM_EMPTY_h_EMPTY                      15


/******** FWD_MISC_BASE *******/
#define HLP_FWD_MISC_BASE                                       (0x3A40000)
#define HLP_FWD_MISC_SIZE                                       (0x0010000)

#define HLP_FWD_PORT_CFG_2_WIDTH                                2
#define HLP_FWD_PORT_CFG_2_ENTRIES                              512
#define HLP_FWD_PORT_CFG_2(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_PORT_CFG_2_l_DESTINATION_MASK                   0
#define HLP_FWD_PORT_CFG_2_h_DESTINATION_MASK                   23

#define HLP_FWD_LAG_CFG_WIDTH                                   2
#define HLP_FWD_LAG_CFG_ENTRIES                                 24
#define HLP_FWD_LAG_CFG(index, word)                            ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001000) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_LAG_CFG_b_IN_LAG                                9
#define HLP_FWD_LAG_CFG_b_HASH_ROTATION                         8
#define HLP_FWD_LAG_CFG_l_INDEX                                 4
#define HLP_FWD_LAG_CFG_h_INDEX                                 7
#define HLP_FWD_LAG_CFG_l_LAG_SIZE                              0
#define HLP_FWD_LAG_CFG_h_LAG_SIZE                              3

#define HLP_FWD_PORT_CFG_1_WIDTH                                2
#define HLP_FWD_PORT_CFG_1_ENTRIES                              24
#define HLP_FWD_PORT_CFG_1(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001100) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_PORT_CFG_1_b_LEARNING_ENABLE                    25
#define HLP_FWD_PORT_CFG_1_b_FILTER_VLAN_INGRESS                24
#define HLP_FWD_PORT_CFG_1_l_DESTINATION_MASK                   0
#define HLP_FWD_PORT_CFG_1_h_DESTINATION_MASK                   23

#define HLP_FWD_SYS_CFG_1_WIDTH                                 2
#define HLP_FWD_SYS_CFG_1(word)                                 (((word)*4) + (0x0001200) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_SYS_CFG_1_b_STORE_TRAP_ACTION                   4
#define HLP_FWD_SYS_CFG_1_b_DROP_MAC_CTRL_ETHERTYPE             3
#define HLP_FWD_SYS_CFG_1_b_DROP_INVALID_SMAC                   2
#define HLP_FWD_SYS_CFG_1_b_ENABLE_TRAP_PLUS_LOG                1
#define HLP_FWD_SYS_CFG_1_b_TRAP_MTU_VIOLATIONS                 0

#define HLP_FWD_CPU_MAC_WIDTH                                   2
#define HLP_FWD_CPU_MAC(word)                                   (((word)*4) + (0x0001208) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_CPU_MAC_l_MAC_ADDR                              0
#define HLP_FWD_CPU_MAC_h_MAC_ADDR                              47

#define HLP_FWD_SYS_CFG_ROUTER_WIDTH                            2
#define HLP_FWD_SYS_CFG_ROUTER(word)                            (((word)*4) + (0x0001210) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_SYS_CFG_ROUTER_b_TRAP_IP_OPTIONS                2
#define HLP_FWD_SYS_CFG_ROUTER_l_TRAP_TTL1                      0
#define HLP_FWD_SYS_CFG_ROUTER_h_TRAP_TTL1                      1

#define HLP_FWD_RX_MIRROR_CFG_WIDTH                             2
#define HLP_FWD_RX_MIRROR_CFG(word)                             (((word)*4) + (0x0001218) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_RX_MIRROR_CFG_l_MIRROR_PROFILE_IDX              0
#define HLP_FWD_RX_MIRROR_CFG_h_MIRROR_PROFILE_IDX              5

#define HLP_FWD_QCN_MIRROR_CFG_WIDTH                            2
#define HLP_FWD_QCN_MIRROR_CFG(word)                            (((word)*4) + (0x0001220) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_QCN_MIRROR_CFG_l_MIRROR_PROFILE_IDX             2
#define HLP_FWD_QCN_MIRROR_CFG_h_MIRROR_PROFILE_IDX             7
#define HLP_FWD_QCN_MIRROR_CFG_l_MIRROR_SESSION                 0
#define HLP_FWD_QCN_MIRROR_CFG_h_MIRROR_SESSION                 1

#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_WIDTH                  4
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION(word)                  (((word)*4) + (0x0001230) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_63            126
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_63            127
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_62            124
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_62            125
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_61            122
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_61            123
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_60            120
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_60            121
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_59            118
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_59            119
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_58            116
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_58            117
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_57            114
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_57            115
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_56            112
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_56            113
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_55            110
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_55            111
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_54            108
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_54            109
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_53            106
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_53            107
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_52            104
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_52            105
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_51            102
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_51            103
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_50            100
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_50            101
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_49            98
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_49            99
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_48            96
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_48            97
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_47            94
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_47            95
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_46            92
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_46            93
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_45            90
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_45            91
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_44            88
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_44            89
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_43            86
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_43            87
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_42            84
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_42            85
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_41            82
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_41            83
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_40            80
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_40            81
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_39            78
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_39            79
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_38            76
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_38            77
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_37            74
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_37            75
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_36            72
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_36            73
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_35            70
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_35            71
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_34            68
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_34            69
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_33            66
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_33            67
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_32            64
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_32            65
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_31            62
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_31            63
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_30            60
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_30            61
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_29            58
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_29            59
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_28            56
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_28            57
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_27            54
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_27            55
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_26            52
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_26            53
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_25            50
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_25            51
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_24            48
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_24            49
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_23            46
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_23            47
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_22            44
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_22            45
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_21            42
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_21            43
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_20            40
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_20            41
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_19            38
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_19            39
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_18            36
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_18            37
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_17            34
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_17            35
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_16            32
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_16            33
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_15            30
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_15            31
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_14            28
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_14            29
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_13            26
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_13            27
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_12            24
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_12            25
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_11            22
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_11            23
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_10            20
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_10            21
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_9             18
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_9             19
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_8             16
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_8             17
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_7             14
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_7             15
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_6             12
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_6             13
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_5             10
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_5             11
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_4             8
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_4             9
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_3             6
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_3             7
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_2             4
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_2             5
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_1             2
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_1             3
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_0             0
#define HLP_FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_0             1

#define HLP_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_WIDTH           2
#define HLP_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY(word)           (((word)*4) + (0x0001340) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_l_SELECT        0
#define HLP_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_h_SELECT        63

#define HLP_FWD_IEEE_RESERVED_MAC_CFG_WIDTH                     2
#define HLP_FWD_IEEE_RESERVED_MAC_CFG(word)                     (((word)*4) + (0x0001350) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_IEEE_RESERVED_MAC_CFG_l_TRAP_TC                 0
#define HLP_FWD_IEEE_RESERVED_MAC_CFG_h_TRAP_TC                 2

#define HLP_FWD_IP_WIDTH                                        2
#define HLP_FWD_IP(word)                                        (((word)*4) + (0x0001360) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_IP_b_WB_FIFO_PERR                               4
#define HLP_FWD_IP_b_TRIGGER                                    3
#define HLP_FWD_IP_b_TCAM_ERR                                   2
#define HLP_FWD_IP_b_ENTRY_COUNT                                1
#define HLP_FWD_IP_b_SHELL_CTRL_U_ERR                           0

#define HLP_FWD_IM_WIDTH                                        2
#define HLP_FWD_IM(word)                                        (((word)*4) + (0x0001370) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_IM_b_WB_FIFO_PERR                               4
#define HLP_FWD_IM_b_TRIGGER                                    3
#define HLP_FWD_IM_b_TCAM_ERR                                   2
#define HLP_FWD_IM_b_ENTRY_COUNT                                1
#define HLP_FWD_IM_b_SHELL_CTRL_U_ERR                           0

#define HLP_FWD_MA_TABLE_DIRTY_IP_WIDTH                         2
#define HLP_FWD_MA_TABLE_DIRTY_IP(word)                         (((word)*4) + (0x0001380) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_MA_TABLE_DIRTY_IP_b_PENDING                     0

#define HLP_FWD_MA_TABLE_DIRTY_IM_WIDTH                         2
#define HLP_FWD_MA_TABLE_DIRTY_IM(word)                         (((word)*4) + (0x0001390) + (HLP_FWD_MISC_BASE))

#define HLP_FWD_MA_TABLE_DIRTY_IM_b_MASK                        0


/******** FWD_SHELL_CTL_BASE *******/
#define HLP_FWD_SHELL_CTL_BASE                                  (0x3A50000)
#define HLP_FWD_SHELL_CTL_SIZE                                  (0x0000400)

#define HLP_FWD_ECC_COR_ERR_WIDTH                               2
#define HLP_FWD_ECC_COR_ERR(word)                               (((word)*4) + (0x0000000) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FWD_ECC_COR_ERR_l__RSVD_                            12
#define HLP_FWD_ECC_COR_ERR_h__RSVD_                            31
#define HLP_FWD_ECC_COR_ERR_l_COUNTER                           0
#define HLP_FWD_ECC_COR_ERR_h_COUNTER                           11

#define HLP_FWD_ECC_UNCOR_ERR_WIDTH                             2
#define HLP_FWD_ECC_UNCOR_ERR(word)                             (((word)*4) + (0x0000008) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FWD_ECC_UNCOR_ERR_l__RSVD_                          12
#define HLP_FWD_ECC_UNCOR_ERR_h__RSVD_                          31
#define HLP_FWD_ECC_UNCOR_ERR_l_COUNTER                         0
#define HLP_FWD_ECC_UNCOR_ERR_h_COUNTER                         11

#define HLP_ARP_TABLE_STATUS_WIDTH                              2
#define HLP_ARP_TABLE_STATUS_ENTRIES                            2
#define HLP_ARP_TABLE_STATUS(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_ARP_TABLE_STATUS_l__RSVD1_                          30
#define HLP_ARP_TABLE_STATUS_h__RSVD1_                          31
#define HLP_ARP_TABLE_STATUS_l_ERROR_ADDRESS                    12
#define HLP_ARP_TABLE_STATUS_h_ERROR_ADDRESS                    29
#define HLP_ARP_TABLE_STATUS_l__RSVD0_                          4
#define HLP_ARP_TABLE_STATUS_h__RSVD0_                          11
#define HLP_ARP_TABLE_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_ARP_TABLE_STATUS_b_INIT_DONE                        2
#define HLP_ARP_TABLE_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_ARP_TABLE_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_ARP_TABLE_CONFIG_WIDTH                              2
#define HLP_ARP_TABLE_CONFIG_ENTRIES                            2
#define HLP_ARP_TABLE_CONFIG(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_ARP_TABLE_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_ARP_TABLE_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_ARP_TABLE_CONFIG_l__RSVD3_                          20
#define HLP_ARP_TABLE_CONFIG_h__RSVD3_                          24
#define HLP_ARP_TABLE_CONFIG_l_READ_MARGIN                      16
#define HLP_ARP_TABLE_CONFIG_h_READ_MARGIN                      19
#define HLP_ARP_TABLE_CONFIG_l__RSVD2_                          13
#define HLP_ARP_TABLE_CONFIG_h__RSVD2_                          15
#define HLP_ARP_TABLE_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_ARP_TABLE_CONFIG_l__RSVD1_                          10
#define HLP_ARP_TABLE_CONFIG_h__RSVD1_                          11
#define HLP_ARP_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_ARP_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_ARP_TABLE_CONFIG_l__RSVD0_                          6
#define HLP_ARP_TABLE_CONFIG_h__RSVD0_                          7
#define HLP_ARP_TABLE_CONFIG_b_MASK_INT                         5
#define HLP_ARP_TABLE_CONFIG_b_LS_BYPASS                        4
#define HLP_ARP_TABLE_CONFIG_b_LS_FORCE                         3
#define HLP_ARP_TABLE_CONFIG_b_INVERT_2                         2
#define HLP_ARP_TABLE_CONFIG_b_INVERT_1                         1
#define HLP_ARP_TABLE_CONFIG_b_ECC_ENABLE                       0

#define HLP_ARP_USED_STATUS_WIDTH                               2
#define HLP_ARP_USED_STATUS(word)                               (((word)*4) + (0x0000030) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_ARP_USED_STATUS_l__RSVD1_                           30
#define HLP_ARP_USED_STATUS_h__RSVD1_                           31
#define HLP_ARP_USED_STATUS_l_ERROR_ADDRESS                     12
#define HLP_ARP_USED_STATUS_h_ERROR_ADDRESS                     29
#define HLP_ARP_USED_STATUS_l__RSVD0_                           4
#define HLP_ARP_USED_STATUS_h__RSVD0_                           11
#define HLP_ARP_USED_STATUS_b_GLOBAL_INIT_DONE                  3
#define HLP_ARP_USED_STATUS_b_INIT_DONE                         2
#define HLP_ARP_USED_STATUS_b_ECC_CORRECTABLE                   1
#define HLP_ARP_USED_STATUS_b_ECC_UNCORRECTABLE                 0

#define HLP_ARP_USED_CONFIG_WIDTH                               2
#define HLP_ARP_USED_CONFIG(word)                               (((word)*4) + (0x0000038) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_ARP_USED_CONFIG_l_GEN_ECC_INST_NUM                  25
#define HLP_ARP_USED_CONFIG_h_GEN_ECC_INST_NUM                  31
#define HLP_ARP_USED_CONFIG_l__RSVD3_                           20
#define HLP_ARP_USED_CONFIG_h__RSVD3_                           24
#define HLP_ARP_USED_CONFIG_l_READ_MARGIN                       16
#define HLP_ARP_USED_CONFIG_h_READ_MARGIN                       19
#define HLP_ARP_USED_CONFIG_l__RSVD2_                           13
#define HLP_ARP_USED_CONFIG_h__RSVD2_                           15
#define HLP_ARP_USED_CONFIG_b_READ_MARGIN_ENABLE                12
#define HLP_ARP_USED_CONFIG_l__RSVD1_                           10
#define HLP_ARP_USED_CONFIG_h__RSVD1_                           11
#define HLP_ARP_USED_CONFIG_b_U_ECC_COUNT_ENABLE                9
#define HLP_ARP_USED_CONFIG_b_C_ECC_COUNT_ENABLE                8
#define HLP_ARP_USED_CONFIG_l__RSVD0_                           6
#define HLP_ARP_USED_CONFIG_h__RSVD0_                           7
#define HLP_ARP_USED_CONFIG_b_MASK_INT                          5
#define HLP_ARP_USED_CONFIG_b_LS_BYPASS                         4
#define HLP_ARP_USED_CONFIG_b_LS_FORCE                          3
#define HLP_ARP_USED_CONFIG_b_INVERT_2                          2
#define HLP_ARP_USED_CONFIG_b_INVERT_1                          1
#define HLP_ARP_USED_CONFIG_b_ECC_ENABLE                        0

#define HLP_EGRESS_MST_TABLE_STATUS_WIDTH                       2
#define HLP_EGRESS_MST_TABLE_STATUS(word)                       (((word)*4) + (0x0000040) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_EGRESS_MST_TABLE_STATUS_l__RSVD1_                   30
#define HLP_EGRESS_MST_TABLE_STATUS_h__RSVD1_                   31
#define HLP_EGRESS_MST_TABLE_STATUS_l_ERROR_ADDRESS             12
#define HLP_EGRESS_MST_TABLE_STATUS_h_ERROR_ADDRESS             29
#define HLP_EGRESS_MST_TABLE_STATUS_l__RSVD0_                   4
#define HLP_EGRESS_MST_TABLE_STATUS_h__RSVD0_                   11
#define HLP_EGRESS_MST_TABLE_STATUS_b_GLOBAL_INIT_DONE          3
#define HLP_EGRESS_MST_TABLE_STATUS_b_INIT_DONE                 2
#define HLP_EGRESS_MST_TABLE_STATUS_b_ECC_CORRECTABLE           1
#define HLP_EGRESS_MST_TABLE_STATUS_b_ECC_UNCORRECTABLE         0

#define HLP_EGRESS_MST_TABLE_CONFIG_WIDTH                       2
#define HLP_EGRESS_MST_TABLE_CONFIG(word)                       (((word)*4) + (0x0000048) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_EGRESS_MST_TABLE_CONFIG_l_GEN_ECC_INST_NUM          25
#define HLP_EGRESS_MST_TABLE_CONFIG_h_GEN_ECC_INST_NUM          31
#define HLP_EGRESS_MST_TABLE_CONFIG_l__RSVD3_                   20
#define HLP_EGRESS_MST_TABLE_CONFIG_h__RSVD3_                   24
#define HLP_EGRESS_MST_TABLE_CONFIG_l_READ_MARGIN               16
#define HLP_EGRESS_MST_TABLE_CONFIG_h_READ_MARGIN               19
#define HLP_EGRESS_MST_TABLE_CONFIG_l__RSVD2_                   13
#define HLP_EGRESS_MST_TABLE_CONFIG_h__RSVD2_                   15
#define HLP_EGRESS_MST_TABLE_CONFIG_b_READ_MARGIN_ENABLE        12
#define HLP_EGRESS_MST_TABLE_CONFIG_l__RSVD1_                   10
#define HLP_EGRESS_MST_TABLE_CONFIG_h__RSVD1_                   11
#define HLP_EGRESS_MST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE        9
#define HLP_EGRESS_MST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE        8
#define HLP_EGRESS_MST_TABLE_CONFIG_l__RSVD0_                   6
#define HLP_EGRESS_MST_TABLE_CONFIG_h__RSVD0_                   7
#define HLP_EGRESS_MST_TABLE_CONFIG_b_MASK_INT                  5
#define HLP_EGRESS_MST_TABLE_CONFIG_b_LS_BYPASS                 4
#define HLP_EGRESS_MST_TABLE_CONFIG_b_LS_FORCE                  3
#define HLP_EGRESS_MST_TABLE_CONFIG_b_INVERT_2                  2
#define HLP_EGRESS_MST_TABLE_CONFIG_b_INVERT_1                  1
#define HLP_EGRESS_MST_TABLE_CONFIG_b_ECC_ENABLE                0

#define HLP_EGRESS_VID_TABLE_STATUS_WIDTH                       2
#define HLP_EGRESS_VID_TABLE_STATUS(word)                       (((word)*4) + (0x0000050) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_EGRESS_VID_TABLE_STATUS_l__RSVD1_                   30
#define HLP_EGRESS_VID_TABLE_STATUS_h__RSVD1_                   31
#define HLP_EGRESS_VID_TABLE_STATUS_l_ERROR_ADDRESS             12
#define HLP_EGRESS_VID_TABLE_STATUS_h_ERROR_ADDRESS             29
#define HLP_EGRESS_VID_TABLE_STATUS_l__RSVD0_                   4
#define HLP_EGRESS_VID_TABLE_STATUS_h__RSVD0_                   11
#define HLP_EGRESS_VID_TABLE_STATUS_b_GLOBAL_INIT_DONE          3
#define HLP_EGRESS_VID_TABLE_STATUS_b_INIT_DONE                 2
#define HLP_EGRESS_VID_TABLE_STATUS_b_ECC_CORRECTABLE           1
#define HLP_EGRESS_VID_TABLE_STATUS_b_ECC_UNCORRECTABLE         0

#define HLP_EGRESS_VID_TABLE_CONFIG_WIDTH                       2
#define HLP_EGRESS_VID_TABLE_CONFIG(word)                       (((word)*4) + (0x0000058) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_EGRESS_VID_TABLE_CONFIG_l_GEN_ECC_INST_NUM          25
#define HLP_EGRESS_VID_TABLE_CONFIG_h_GEN_ECC_INST_NUM          31
#define HLP_EGRESS_VID_TABLE_CONFIG_l__RSVD3_                   20
#define HLP_EGRESS_VID_TABLE_CONFIG_h__RSVD3_                   24
#define HLP_EGRESS_VID_TABLE_CONFIG_l_READ_MARGIN               16
#define HLP_EGRESS_VID_TABLE_CONFIG_h_READ_MARGIN               19
#define HLP_EGRESS_VID_TABLE_CONFIG_l__RSVD2_                   13
#define HLP_EGRESS_VID_TABLE_CONFIG_h__RSVD2_                   15
#define HLP_EGRESS_VID_TABLE_CONFIG_b_READ_MARGIN_ENABLE        12
#define HLP_EGRESS_VID_TABLE_CONFIG_l__RSVD1_                   10
#define HLP_EGRESS_VID_TABLE_CONFIG_h__RSVD1_                   11
#define HLP_EGRESS_VID_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE        9
#define HLP_EGRESS_VID_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE        8
#define HLP_EGRESS_VID_TABLE_CONFIG_l__RSVD0_                   6
#define HLP_EGRESS_VID_TABLE_CONFIG_h__RSVD0_                   7
#define HLP_EGRESS_VID_TABLE_CONFIG_b_MASK_INT                  5
#define HLP_EGRESS_VID_TABLE_CONFIG_b_LS_BYPASS                 4
#define HLP_EGRESS_VID_TABLE_CONFIG_b_LS_FORCE                  3
#define HLP_EGRESS_VID_TABLE_CONFIG_b_INVERT_2                  2
#define HLP_EGRESS_VID_TABLE_CONFIG_b_INVERT_1                  1
#define HLP_EGRESS_VID_TABLE_CONFIG_b_ECC_ENABLE                0

#define HLP_FLOOD_GLORT_STATUS_WIDTH                            2
#define HLP_FLOOD_GLORT_STATUS(word)                            (((word)*4) + (0x0000060) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FLOOD_GLORT_STATUS_l__RSVD1_                        30
#define HLP_FLOOD_GLORT_STATUS_h__RSVD1_                        31
#define HLP_FLOOD_GLORT_STATUS_l_ERROR_ADDRESS                  12
#define HLP_FLOOD_GLORT_STATUS_h_ERROR_ADDRESS                  29
#define HLP_FLOOD_GLORT_STATUS_l__RSVD0_                        4
#define HLP_FLOOD_GLORT_STATUS_h__RSVD0_                        11
#define HLP_FLOOD_GLORT_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_FLOOD_GLORT_STATUS_b_INIT_DONE                      2
#define HLP_FLOOD_GLORT_STATUS_b_ECC_CORRECTABLE                1
#define HLP_FLOOD_GLORT_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_FLOOD_GLORT_CONFIG_WIDTH                            2
#define HLP_FLOOD_GLORT_CONFIG(word)                            (((word)*4) + (0x0000068) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FLOOD_GLORT_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_FLOOD_GLORT_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_FLOOD_GLORT_CONFIG_l__RSVD3_                        20
#define HLP_FLOOD_GLORT_CONFIG_h__RSVD3_                        24
#define HLP_FLOOD_GLORT_CONFIG_l_READ_MARGIN                    16
#define HLP_FLOOD_GLORT_CONFIG_h_READ_MARGIN                    19
#define HLP_FLOOD_GLORT_CONFIG_l__RSVD2_                        13
#define HLP_FLOOD_GLORT_CONFIG_h__RSVD2_                        15
#define HLP_FLOOD_GLORT_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_FLOOD_GLORT_CONFIG_l__RSVD1_                        10
#define HLP_FLOOD_GLORT_CONFIG_h__RSVD1_                        11
#define HLP_FLOOD_GLORT_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_FLOOD_GLORT_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_FLOOD_GLORT_CONFIG_l__RSVD0_                        6
#define HLP_FLOOD_GLORT_CONFIG_h__RSVD0_                        7
#define HLP_FLOOD_GLORT_CONFIG_b_MASK_INT                       5
#define HLP_FLOOD_GLORT_CONFIG_b_LS_BYPASS                      4
#define HLP_FLOOD_GLORT_CONFIG_b_LS_FORCE                       3
#define HLP_FLOOD_GLORT_CONFIG_b_INVERT_2                       2
#define HLP_FLOOD_GLORT_CONFIG_b_INVERT_1                       1
#define HLP_FLOOD_GLORT_CONFIG_b_ECC_ENABLE                     0

#define HLP_FWDPORT_CFG2_STATUS_WIDTH                           2
#define HLP_FWDPORT_CFG2_STATUS(word)                           (((word)*4) + (0x0000070) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FWDPORT_CFG2_STATUS_l__RSVD1_                       30
#define HLP_FWDPORT_CFG2_STATUS_h__RSVD1_                       31
#define HLP_FWDPORT_CFG2_STATUS_l_ERROR_ADDRESS                 12
#define HLP_FWDPORT_CFG2_STATUS_h_ERROR_ADDRESS                 29
#define HLP_FWDPORT_CFG2_STATUS_l__RSVD0_                       4
#define HLP_FWDPORT_CFG2_STATUS_h__RSVD0_                       11
#define HLP_FWDPORT_CFG2_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_FWDPORT_CFG2_STATUS_b_INIT_DONE                     2
#define HLP_FWDPORT_CFG2_STATUS_b_ECC_CORRECTABLE               1
#define HLP_FWDPORT_CFG2_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_FWDPORT_CFG2_CONFIG_WIDTH                           2
#define HLP_FWDPORT_CFG2_CONFIG(word)                           (((word)*4) + (0x0000078) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_FWDPORT_CFG2_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_FWDPORT_CFG2_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_FWDPORT_CFG2_CONFIG_l__RSVD3_                       20
#define HLP_FWDPORT_CFG2_CONFIG_h__RSVD3_                       24
#define HLP_FWDPORT_CFG2_CONFIG_l_READ_MARGIN                   16
#define HLP_FWDPORT_CFG2_CONFIG_h_READ_MARGIN                   19
#define HLP_FWDPORT_CFG2_CONFIG_l__RSVD2_                       13
#define HLP_FWDPORT_CFG2_CONFIG_h__RSVD2_                       15
#define HLP_FWDPORT_CFG2_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_FWDPORT_CFG2_CONFIG_l__RSVD1_                       10
#define HLP_FWDPORT_CFG2_CONFIG_h__RSVD1_                       11
#define HLP_FWDPORT_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_FWDPORT_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_FWDPORT_CFG2_CONFIG_l__RSVD0_                       6
#define HLP_FWDPORT_CFG2_CONFIG_h__RSVD0_                       7
#define HLP_FWDPORT_CFG2_CONFIG_b_MASK_INT                      5
#define HLP_FWDPORT_CFG2_CONFIG_b_LS_BYPASS                     4
#define HLP_FWDPORT_CFG2_CONFIG_b_LS_FORCE                      3
#define HLP_FWDPORT_CFG2_CONFIG_b_INVERT_2                      2
#define HLP_FWDPORT_CFG2_CONFIG_b_INVERT_1                      1
#define HLP_FWDPORT_CFG2_CONFIG_b_ECC_ENABLE                    0

#define HLP_GLORT_DEST_TABLE_STATUS_WIDTH                       2
#define HLP_GLORT_DEST_TABLE_STATUS(word)                       (((word)*4) + (0x0000080) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_GLORT_DEST_TABLE_STATUS_l__RSVD1_                   30
#define HLP_GLORT_DEST_TABLE_STATUS_h__RSVD1_                   31
#define HLP_GLORT_DEST_TABLE_STATUS_l_ERROR_ADDRESS             12
#define HLP_GLORT_DEST_TABLE_STATUS_h_ERROR_ADDRESS             29
#define HLP_GLORT_DEST_TABLE_STATUS_l__RSVD0_                   4
#define HLP_GLORT_DEST_TABLE_STATUS_h__RSVD0_                   11
#define HLP_GLORT_DEST_TABLE_STATUS_b_GLOBAL_INIT_DONE          3
#define HLP_GLORT_DEST_TABLE_STATUS_b_INIT_DONE                 2
#define HLP_GLORT_DEST_TABLE_STATUS_b_ECC_CORRECTABLE           1
#define HLP_GLORT_DEST_TABLE_STATUS_b_ECC_UNCORRECTABLE         0

#define HLP_GLORT_DEST_TABLE_CONFIG_WIDTH                       2
#define HLP_GLORT_DEST_TABLE_CONFIG(word)                       (((word)*4) + (0x0000088) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_GLORT_DEST_TABLE_CONFIG_l_GEN_ECC_INST_NUM          25
#define HLP_GLORT_DEST_TABLE_CONFIG_h_GEN_ECC_INST_NUM          31
#define HLP_GLORT_DEST_TABLE_CONFIG_l__RSVD3_                   20
#define HLP_GLORT_DEST_TABLE_CONFIG_h__RSVD3_                   24
#define HLP_GLORT_DEST_TABLE_CONFIG_l_READ_MARGIN               16
#define HLP_GLORT_DEST_TABLE_CONFIG_h_READ_MARGIN               19
#define HLP_GLORT_DEST_TABLE_CONFIG_l__RSVD2_                   13
#define HLP_GLORT_DEST_TABLE_CONFIG_h__RSVD2_                   15
#define HLP_GLORT_DEST_TABLE_CONFIG_b_READ_MARGIN_ENABLE        12
#define HLP_GLORT_DEST_TABLE_CONFIG_l__RSVD1_                   10
#define HLP_GLORT_DEST_TABLE_CONFIG_h__RSVD1_                   11
#define HLP_GLORT_DEST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE        9
#define HLP_GLORT_DEST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE        8
#define HLP_GLORT_DEST_TABLE_CONFIG_l__RSVD0_                   6
#define HLP_GLORT_DEST_TABLE_CONFIG_h__RSVD0_                   7
#define HLP_GLORT_DEST_TABLE_CONFIG_b_MASK_INT                  5
#define HLP_GLORT_DEST_TABLE_CONFIG_b_LS_BYPASS                 4
#define HLP_GLORT_DEST_TABLE_CONFIG_b_LS_FORCE                  3
#define HLP_GLORT_DEST_TABLE_CONFIG_b_INVERT_2                  2
#define HLP_GLORT_DEST_TABLE_CONFIG_b_INVERT_1                  1
#define HLP_GLORT_DEST_TABLE_CONFIG_b_ECC_ENABLE                0

#define HLP_INGRESS_MST_TABLE_STATUS_WIDTH                      2
#define HLP_INGRESS_MST_TABLE_STATUS(word)                      (((word)*4) + (0x0000090) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_INGRESS_MST_TABLE_STATUS_l__RSVD1_                  30
#define HLP_INGRESS_MST_TABLE_STATUS_h__RSVD1_                  31
#define HLP_INGRESS_MST_TABLE_STATUS_l_ERROR_ADDRESS            12
#define HLP_INGRESS_MST_TABLE_STATUS_h_ERROR_ADDRESS            29
#define HLP_INGRESS_MST_TABLE_STATUS_l__RSVD0_                  4
#define HLP_INGRESS_MST_TABLE_STATUS_h__RSVD0_                  11
#define HLP_INGRESS_MST_TABLE_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_INGRESS_MST_TABLE_STATUS_b_INIT_DONE                2
#define HLP_INGRESS_MST_TABLE_STATUS_b_ECC_CORRECTABLE          1
#define HLP_INGRESS_MST_TABLE_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_INGRESS_MST_TABLE_CONFIG_WIDTH                      2
#define HLP_INGRESS_MST_TABLE_CONFIG(word)                      (((word)*4) + (0x0000098) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_INGRESS_MST_TABLE_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_INGRESS_MST_TABLE_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_INGRESS_MST_TABLE_CONFIG_l__RSVD3_                  20
#define HLP_INGRESS_MST_TABLE_CONFIG_h__RSVD3_                  24
#define HLP_INGRESS_MST_TABLE_CONFIG_l_READ_MARGIN              16
#define HLP_INGRESS_MST_TABLE_CONFIG_h_READ_MARGIN              19
#define HLP_INGRESS_MST_TABLE_CONFIG_l__RSVD2_                  13
#define HLP_INGRESS_MST_TABLE_CONFIG_h__RSVD2_                  15
#define HLP_INGRESS_MST_TABLE_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_INGRESS_MST_TABLE_CONFIG_l__RSVD1_                  10
#define HLP_INGRESS_MST_TABLE_CONFIG_h__RSVD1_                  11
#define HLP_INGRESS_MST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_INGRESS_MST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_INGRESS_MST_TABLE_CONFIG_l__RSVD0_                  6
#define HLP_INGRESS_MST_TABLE_CONFIG_h__RSVD0_                  7
#define HLP_INGRESS_MST_TABLE_CONFIG_b_MASK_INT                 5
#define HLP_INGRESS_MST_TABLE_CONFIG_b_LS_BYPASS                4
#define HLP_INGRESS_MST_TABLE_CONFIG_b_LS_FORCE                 3
#define HLP_INGRESS_MST_TABLE_CONFIG_b_INVERT_2                 2
#define HLP_INGRESS_MST_TABLE_CONFIG_b_INVERT_1                 1
#define HLP_INGRESS_MST_TABLE_CONFIG_b_ECC_ENABLE               0

#define HLP_INGRESS_VID_TABLE_STATUS_WIDTH                      2
#define HLP_INGRESS_VID_TABLE_STATUS(word)                      (((word)*4) + (0x00000A0) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_INGRESS_VID_TABLE_STATUS_l__RSVD1_                  30
#define HLP_INGRESS_VID_TABLE_STATUS_h__RSVD1_                  31
#define HLP_INGRESS_VID_TABLE_STATUS_l_ERROR_ADDRESS            12
#define HLP_INGRESS_VID_TABLE_STATUS_h_ERROR_ADDRESS            29
#define HLP_INGRESS_VID_TABLE_STATUS_l__RSVD0_                  4
#define HLP_INGRESS_VID_TABLE_STATUS_h__RSVD0_                  11
#define HLP_INGRESS_VID_TABLE_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_INGRESS_VID_TABLE_STATUS_b_INIT_DONE                2
#define HLP_INGRESS_VID_TABLE_STATUS_b_ECC_CORRECTABLE          1
#define HLP_INGRESS_VID_TABLE_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_INGRESS_VID_TABLE_CONFIG_WIDTH                      2
#define HLP_INGRESS_VID_TABLE_CONFIG(word)                      (((word)*4) + (0x00000A8) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_INGRESS_VID_TABLE_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_INGRESS_VID_TABLE_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_INGRESS_VID_TABLE_CONFIG_l__RSVD3_                  20
#define HLP_INGRESS_VID_TABLE_CONFIG_h__RSVD3_                  24
#define HLP_INGRESS_VID_TABLE_CONFIG_l_READ_MARGIN              16
#define HLP_INGRESS_VID_TABLE_CONFIG_h_READ_MARGIN              19
#define HLP_INGRESS_VID_TABLE_CONFIG_l__RSVD2_                  13
#define HLP_INGRESS_VID_TABLE_CONFIG_h__RSVD2_                  15
#define HLP_INGRESS_VID_TABLE_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_INGRESS_VID_TABLE_CONFIG_l__RSVD1_                  10
#define HLP_INGRESS_VID_TABLE_CONFIG_h__RSVD1_                  11
#define HLP_INGRESS_VID_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_INGRESS_VID_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_INGRESS_VID_TABLE_CONFIG_l__RSVD0_                  6
#define HLP_INGRESS_VID_TABLE_CONFIG_h__RSVD0_                  7
#define HLP_INGRESS_VID_TABLE_CONFIG_b_MASK_INT                 5
#define HLP_INGRESS_VID_TABLE_CONFIG_b_LS_BYPASS                4
#define HLP_INGRESS_VID_TABLE_CONFIG_b_LS_FORCE                 3
#define HLP_INGRESS_VID_TABLE_CONFIG_b_INVERT_2                 2
#define HLP_INGRESS_VID_TABLE_CONFIG_b_INVERT_1                 1
#define HLP_INGRESS_VID_TABLE_CONFIG_b_ECC_ENABLE               0

#define HLP_MA_AGING_TABLE_STATUS_WIDTH                         2
#define HLP_MA_AGING_TABLE_STATUS(word)                         (((word)*4) + (0x00000B0) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_AGING_TABLE_STATUS_l__RSVD1_                     30
#define HLP_MA_AGING_TABLE_STATUS_h__RSVD1_                     31
#define HLP_MA_AGING_TABLE_STATUS_l_ERROR_ADDRESS               12
#define HLP_MA_AGING_TABLE_STATUS_h_ERROR_ADDRESS               29
#define HLP_MA_AGING_TABLE_STATUS_l__RSVD0_                     4
#define HLP_MA_AGING_TABLE_STATUS_h__RSVD0_                     11
#define HLP_MA_AGING_TABLE_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_MA_AGING_TABLE_STATUS_b_INIT_DONE                   2
#define HLP_MA_AGING_TABLE_STATUS_b_ECC_CORRECTABLE             1
#define HLP_MA_AGING_TABLE_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_MA_AGING_TABLE_CONFIG_WIDTH                         2
#define HLP_MA_AGING_TABLE_CONFIG(word)                         (((word)*4) + (0x00000B8) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_AGING_TABLE_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_MA_AGING_TABLE_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_MA_AGING_TABLE_CONFIG_l__RSVD3_                     20
#define HLP_MA_AGING_TABLE_CONFIG_h__RSVD3_                     24
#define HLP_MA_AGING_TABLE_CONFIG_l_READ_MARGIN                 16
#define HLP_MA_AGING_TABLE_CONFIG_h_READ_MARGIN                 19
#define HLP_MA_AGING_TABLE_CONFIG_l__RSVD2_                     13
#define HLP_MA_AGING_TABLE_CONFIG_h__RSVD2_                     15
#define HLP_MA_AGING_TABLE_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_MA_AGING_TABLE_CONFIG_l__RSVD1_                     10
#define HLP_MA_AGING_TABLE_CONFIG_h__RSVD1_                     11
#define HLP_MA_AGING_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_MA_AGING_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_MA_AGING_TABLE_CONFIG_l__RSVD0_                     6
#define HLP_MA_AGING_TABLE_CONFIG_h__RSVD0_                     7
#define HLP_MA_AGING_TABLE_CONFIG_b_MASK_INT                    5
#define HLP_MA_AGING_TABLE_CONFIG_b_LS_BYPASS                   4
#define HLP_MA_AGING_TABLE_CONFIG_b_LS_FORCE                    3
#define HLP_MA_AGING_TABLE_CONFIG_b_INVERT_2                    2
#define HLP_MA_AGING_TABLE_CONFIG_b_INVERT_1                    1
#define HLP_MA_AGING_TABLE_CONFIG_b_ECC_ENABLE                  0

#define HLP_MA_DIRTY_TABLE_STATUS_WIDTH                         2
#define HLP_MA_DIRTY_TABLE_STATUS(word)                         (((word)*4) + (0x00000C0) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_DIRTY_TABLE_STATUS_l__RSVD1_                     30
#define HLP_MA_DIRTY_TABLE_STATUS_h__RSVD1_                     31
#define HLP_MA_DIRTY_TABLE_STATUS_l_ERROR_ADDRESS               12
#define HLP_MA_DIRTY_TABLE_STATUS_h_ERROR_ADDRESS               29
#define HLP_MA_DIRTY_TABLE_STATUS_l__RSVD0_                     4
#define HLP_MA_DIRTY_TABLE_STATUS_h__RSVD0_                     11
#define HLP_MA_DIRTY_TABLE_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_MA_DIRTY_TABLE_STATUS_b_INIT_DONE                   2
#define HLP_MA_DIRTY_TABLE_STATUS_b_ECC_CORRECTABLE             1
#define HLP_MA_DIRTY_TABLE_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_MA_DIRTY_TABLE_CONFIG_WIDTH                         2
#define HLP_MA_DIRTY_TABLE_CONFIG(word)                         (((word)*4) + (0x00000C8) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_DIRTY_TABLE_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_MA_DIRTY_TABLE_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_MA_DIRTY_TABLE_CONFIG_l__RSVD3_                     20
#define HLP_MA_DIRTY_TABLE_CONFIG_h__RSVD3_                     24
#define HLP_MA_DIRTY_TABLE_CONFIG_l_READ_MARGIN                 16
#define HLP_MA_DIRTY_TABLE_CONFIG_h_READ_MARGIN                 19
#define HLP_MA_DIRTY_TABLE_CONFIG_l__RSVD2_                     13
#define HLP_MA_DIRTY_TABLE_CONFIG_h__RSVD2_                     15
#define HLP_MA_DIRTY_TABLE_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_MA_DIRTY_TABLE_CONFIG_l__RSVD1_                     10
#define HLP_MA_DIRTY_TABLE_CONFIG_h__RSVD1_                     11
#define HLP_MA_DIRTY_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_MA_DIRTY_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_MA_DIRTY_TABLE_CONFIG_l__RSVD0_                     6
#define HLP_MA_DIRTY_TABLE_CONFIG_h__RSVD0_                     7
#define HLP_MA_DIRTY_TABLE_CONFIG_b_MASK_INT                    5
#define HLP_MA_DIRTY_TABLE_CONFIG_b_LS_BYPASS                   4
#define HLP_MA_DIRTY_TABLE_CONFIG_b_LS_FORCE                    3
#define HLP_MA_DIRTY_TABLE_CONFIG_b_INVERT_2                    2
#define HLP_MA_DIRTY_TABLE_CONFIG_b_INVERT_1                    1
#define HLP_MA_DIRTY_TABLE_CONFIG_b_ECC_ENABLE                  0

#define HLP_MA_TABLE_HASH_STATUS_WIDTH                          2
#define HLP_MA_TABLE_HASH_STATUS_ENTRIES                        10
#define HLP_MA_TABLE_HASH_STATUS(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_HASH_STATUS_l__RSVD1_                      30
#define HLP_MA_TABLE_HASH_STATUS_h__RSVD1_                      31
#define HLP_MA_TABLE_HASH_STATUS_l_ERROR_ADDRESS                12
#define HLP_MA_TABLE_HASH_STATUS_h_ERROR_ADDRESS                29
#define HLP_MA_TABLE_HASH_STATUS_l__RSVD0_                      4
#define HLP_MA_TABLE_HASH_STATUS_h__RSVD0_                      11
#define HLP_MA_TABLE_HASH_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_MA_TABLE_HASH_STATUS_b_INIT_DONE                    2
#define HLP_MA_TABLE_HASH_STATUS_b_ECC_CORRECTABLE              1
#define HLP_MA_TABLE_HASH_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_MA_TABLE_HASH_CONFIG_WIDTH                          2
#define HLP_MA_TABLE_HASH_CONFIG_ENTRIES                        10
#define HLP_MA_TABLE_HASH_CONFIG(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000180) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_HASH_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_MA_TABLE_HASH_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_MA_TABLE_HASH_CONFIG_l__RSVD3_                      20
#define HLP_MA_TABLE_HASH_CONFIG_h__RSVD3_                      24
#define HLP_MA_TABLE_HASH_CONFIG_l_READ_MARGIN                  16
#define HLP_MA_TABLE_HASH_CONFIG_h_READ_MARGIN                  19
#define HLP_MA_TABLE_HASH_CONFIG_l__RSVD2_                      13
#define HLP_MA_TABLE_HASH_CONFIG_h__RSVD2_                      15
#define HLP_MA_TABLE_HASH_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_MA_TABLE_HASH_CONFIG_l__RSVD1_                      10
#define HLP_MA_TABLE_HASH_CONFIG_h__RSVD1_                      11
#define HLP_MA_TABLE_HASH_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_MA_TABLE_HASH_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_MA_TABLE_HASH_CONFIG_l__RSVD0_                      6
#define HLP_MA_TABLE_HASH_CONFIG_h__RSVD0_                      7
#define HLP_MA_TABLE_HASH_CONFIG_b_MASK_INT                     5
#define HLP_MA_TABLE_HASH_CONFIG_b_LS_BYPASS                    4
#define HLP_MA_TABLE_HASH_CONFIG_b_LS_FORCE                     3
#define HLP_MA_TABLE_HASH_CONFIG_b_INVERT_2                     2
#define HLP_MA_TABLE_HASH_CONFIG_b_INVERT_1                     1
#define HLP_MA_TABLE_HASH_CONFIG_b_ECC_ENABLE                   0

#define HLP_MA_TABLE_RAM_STATUS_WIDTH                           2
#define HLP_MA_TABLE_RAM_STATUS_ENTRIES                         2
#define HLP_MA_TABLE_RAM_STATUS(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_RAM_STATUS_l__RSVD1_                       30
#define HLP_MA_TABLE_RAM_STATUS_h__RSVD1_                       31
#define HLP_MA_TABLE_RAM_STATUS_l_ERROR_ADDRESS                 12
#define HLP_MA_TABLE_RAM_STATUS_h_ERROR_ADDRESS                 29
#define HLP_MA_TABLE_RAM_STATUS_l__RSVD0_                       4
#define HLP_MA_TABLE_RAM_STATUS_h__RSVD0_                       11
#define HLP_MA_TABLE_RAM_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_MA_TABLE_RAM_STATUS_b_INIT_DONE                     2
#define HLP_MA_TABLE_RAM_STATUS_b_ECC_CORRECTABLE               1
#define HLP_MA_TABLE_RAM_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_MA_TABLE_RAM_CONFIG_WIDTH                           2
#define HLP_MA_TABLE_RAM_CONFIG_ENTRIES                         2
#define HLP_MA_TABLE_RAM_CONFIG(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000210) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_RAM_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_MA_TABLE_RAM_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_MA_TABLE_RAM_CONFIG_l__RSVD3_                       20
#define HLP_MA_TABLE_RAM_CONFIG_h__RSVD3_                       24
#define HLP_MA_TABLE_RAM_CONFIG_l_READ_MARGIN                   16
#define HLP_MA_TABLE_RAM_CONFIG_h_READ_MARGIN                   19
#define HLP_MA_TABLE_RAM_CONFIG_l__RSVD2_                       13
#define HLP_MA_TABLE_RAM_CONFIG_h__RSVD2_                       15
#define HLP_MA_TABLE_RAM_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_MA_TABLE_RAM_CONFIG_l__RSVD1_                       10
#define HLP_MA_TABLE_RAM_CONFIG_h__RSVD1_                       11
#define HLP_MA_TABLE_RAM_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_MA_TABLE_RAM_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_MA_TABLE_RAM_CONFIG_l__RSVD0_                       6
#define HLP_MA_TABLE_RAM_CONFIG_h__RSVD0_                       7
#define HLP_MA_TABLE_RAM_CONFIG_b_MASK_INT                      5
#define HLP_MA_TABLE_RAM_CONFIG_b_LS_BYPASS                     4
#define HLP_MA_TABLE_RAM_CONFIG_b_LS_FORCE                      3
#define HLP_MA_TABLE_RAM_CONFIG_b_INVERT_2                      2
#define HLP_MA_TABLE_RAM_CONFIG_b_INVERT_1                      1
#define HLP_MA_TABLE_RAM_CONFIG_b_ECC_ENABLE                    0

#define HLP_MA_TABLE_TCAM_STATUS_WIDTH                          2
#define HLP_MA_TABLE_TCAM_STATUS_ENTRIES                        4
#define HLP_MA_TABLE_TCAM_STATUS(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000240) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_TCAM_STATUS_l__RSVD1_                      30
#define HLP_MA_TABLE_TCAM_STATUS_h__RSVD1_                      31
#define HLP_MA_TABLE_TCAM_STATUS_l_ERROR_ADDRESS                12
#define HLP_MA_TABLE_TCAM_STATUS_h_ERROR_ADDRESS                29
#define HLP_MA_TABLE_TCAM_STATUS_l__RSVD0_                      4
#define HLP_MA_TABLE_TCAM_STATUS_h__RSVD0_                      11
#define HLP_MA_TABLE_TCAM_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_MA_TABLE_TCAM_STATUS_b_INIT_DONE                    2
#define HLP_MA_TABLE_TCAM_STATUS_b_ECC_CORRECTABLE              1
#define HLP_MA_TABLE_TCAM_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_MA_TABLE_TCAM_CONFIG_WIDTH                          2
#define HLP_MA_TABLE_TCAM_CONFIG_ENTRIES                        4
#define HLP_MA_TABLE_TCAM_CONFIG(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000260) + (HLP_FWD_SHELL_CTL_BASE))

#define HLP_MA_TABLE_TCAM_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_MA_TABLE_TCAM_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_MA_TABLE_TCAM_CONFIG_l__RSVD3_                      20
#define HLP_MA_TABLE_TCAM_CONFIG_h__RSVD3_                      24
#define HLP_MA_TABLE_TCAM_CONFIG_l_READ_MARGIN                  16
#define HLP_MA_TABLE_TCAM_CONFIG_h_READ_MARGIN                  19
#define HLP_MA_TABLE_TCAM_CONFIG_l__RSVD2_                      13
#define HLP_MA_TABLE_TCAM_CONFIG_h__RSVD2_                      15
#define HLP_MA_TABLE_TCAM_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_MA_TABLE_TCAM_CONFIG_b_TCAM_UPDATE_DIS              11
#define HLP_MA_TABLE_TCAM_CONFIG_b_TCAM_CHECK_ERR_DIS           10
#define HLP_MA_TABLE_TCAM_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_MA_TABLE_TCAM_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_MA_TABLE_TCAM_CONFIG_l__RSVD0_                      6
#define HLP_MA_TABLE_TCAM_CONFIG_h__RSVD0_                      7
#define HLP_MA_TABLE_TCAM_CONFIG_b_MASK_INT                     5
#define HLP_MA_TABLE_TCAM_CONFIG_b_LS_BYPASS                    4
#define HLP_MA_TABLE_TCAM_CONFIG_b_LS_FORCE                     3
#define HLP_MA_TABLE_TCAM_CONFIG_b_INVERT_2                     2
#define HLP_MA_TABLE_TCAM_CONFIG_b_INVERT_1                     1
#define HLP_MA_TABLE_TCAM_CONFIG_b_ECC_ENABLE                   0


/******** POLICERS_BASE *******/
#define HLP_POLICERS_BASE                                       (0x3E00000)
#define HLP_POLICERS_SIZE                                       (0x0010000)

#define HLP_POL_CNTR_STATE_WIDTH                                4
#define HLP_POL_CNTR_STATE_ENTRIES_0                            2048
#define HLP_POL_CNTR_STATE_ENTRIES_1                            10
#define HLP_POL_CNTR_STATE(index1, index0, word)                ((0x0008000) * ((index1) - 0) + (0x0000010) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_POLICERS_BASE))

#define HLP_POL_CNTR_STATE_l_DATA_CNTP                          44
#define HLP_POL_CNTR_STATE_h_DATA_CNTP                          79
#define HLP_POL_CNTR_STATE_l_DATA_CNTB                          0
#define HLP_POL_CNTR_STATE_h_DATA_CNTB                          43

#define HLP_POL_STATE_WIDTH                                     8
#define HLP_POL_STATE_ENTRIES_0                                 2048
#define HLP_POL_STATE_ENTRIES_1                                 2
#define HLP_POL_STATE(index1, index0, word)                     ((0x0010000) * ((index1) - 0) + (0x0000020) * ((index0) - 0) + ((word)*4)+ (0x0080000) + (HLP_POLICERS_BASE))

#define HLP_POL_STATE_l_TIME_STORED                             184
#define HLP_POL_STATE_h_TIME_STORED                             207
#define HLP_POL_STATE_l_CIR                                     173
#define HLP_POL_STATE_h_CIR                                     183
#define HLP_POL_STATE_l_CIR_UNIT                                170
#define HLP_POL_STATE_h_CIR_UNIT                                172
#define HLP_POL_STATE_l_CBS                                     157
#define HLP_POL_STATE_h_CBS                                     169
#define HLP_POL_STATE_l_CBS_UNIT                                155
#define HLP_POL_STATE_h_CBS_UNIT                                156
#define HLP_POL_STATE_l_EIR                                     144
#define HLP_POL_STATE_h_EIR                                     154
#define HLP_POL_STATE_l_EIR_UNIT                                141
#define HLP_POL_STATE_h_EIR_UNIT                                143
#define HLP_POL_STATE_l_EBS                                     128
#define HLP_POL_STATE_h_EBS                                     140
#define HLP_POL_STATE_l__RSVD_                                  80
#define HLP_POL_STATE_h__RSVD_                                  127
#define HLP_POL_STATE_l_EBS_UNIT                                78
#define HLP_POL_STATE_h_EBS_UNIT                                79
#define HLP_POL_STATE_l_CFG                                     74
#define HLP_POL_STATE_h_CFG                                     77
#define HLP_POL_STATE_l_CTOK_HI                                 50
#define HLP_POL_STATE_h_CTOK_HI                                 73
#define HLP_POL_STATE_l_CTOK_LO                                 37
#define HLP_POL_STATE_h_CTOK_LO                                 49
#define HLP_POL_STATE_l_ETOK_HI                                 13
#define HLP_POL_STATE_h_ETOK_HI                                 36
#define HLP_POL_STATE_l_ETOK_LO                                 0
#define HLP_POL_STATE_h_ETOK_LO                                 12

#define HLP_POL_CFG_WIDTH                                       2
#define HLP_POL_CFG_ENTRIES_0                                   16
#define HLP_POL_CFG_ENTRIES_1                                   2
#define HLP_POL_CFG(index1, index0, word)                       ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00A0000) + (HLP_POLICERS_BASE))

#define HLP_POL_CFG_b_UNPOLICE_DROP_CM                          22
#define HLP_POL_CFG_b_UNPOLICE_DROP_PRECM                       21
#define HLP_POL_CFG_b_CREDIT_FRAME_ERR                          20
#define HLP_POL_CFG_b_CREDIT_L3_LEN_ERR                         19
#define HLP_POL_CFG_b_MARK_MD                                   18
#define HLP_POL_CFG_b_MD_POSITION                               17
#define HLP_POL_CFG_b_CB                                        16
#define HLP_POL_CFG_b_CF                                        15
#define HLP_POL_CFG_b_COLOR_SELECT                              14
#define HLP_POL_CFG_b_PRECEDENCEE                               13
#define HLP_POL_CFG_b_DEBIT_MODE                                12
#define HLP_POL_CFG_b_L3_LEN_MODE                               11
#define HLP_POL_CFG_l_START_HDR                                 8
#define HLP_POL_CFG_h_START_HDR                                 10
#define HLP_POL_CFG_l_ADJUST_LEN                                0
#define HLP_POL_CFG_h_ADJUST_LEN                                7

#define HLP_POL_DSCP_WIDTH                                      2
#define HLP_POL_DSCP_ENTRIES_0                                  64
#define HLP_POL_DSCP_ENTRIES_1                                  16
#define HLP_POL_DSCP(index1, index0, word)                      ((0x0000200) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00A2000) + (HLP_POLICERS_BASE))

#define HLP_POL_DSCP_b_IR                                       14
#define HLP_POL_DSCP_b_IG                                       13
#define HLP_POL_DSCP_b_DROP_ER                                  12
#define HLP_POL_DSCP_l_TO_YELLOW                                6
#define HLP_POL_DSCP_h_TO_YELLOW                                11
#define HLP_POL_DSCP_l_TO_RED                                   0
#define HLP_POL_DSCP_h_TO_RED                                   5

#define HLP_POL_VPRI_WIDTH                                      2
#define HLP_POL_VPRI_ENTRIES_0                                  16
#define HLP_POL_VPRI_ENTRIES_1                                  16
#define HLP_POL_VPRI(index1, index0, word)                      ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x00A4000) + (HLP_POLICERS_BASE))

#define HLP_POL_VPRI_b_IR                                       10
#define HLP_POL_VPRI_b_IG                                       9
#define HLP_POL_VPRI_b_DROP_ER                                  8
#define HLP_POL_VPRI_l_TO_YELLOW                                4
#define HLP_POL_VPRI_h_TO_YELLOW                                7
#define HLP_POL_VPRI_l_TO_RED                                   0
#define HLP_POL_VPRI_h_TO_RED                                   3

#define HLP_POL_TIME_UNIT_WIDTH                                 2
#define HLP_POL_TIME_UNIT(word)                                 (((word)*4) + (0x00A4800) + (HLP_POLICERS_BASE))

#define HLP_POL_TIME_UNIT_l_POL_TIME_UNIT                       0
#define HLP_POL_TIME_UNIT_h_POL_TIME_UNIT                       19

#define HLP_POL_TIME_WIDTH                                      2
#define HLP_POL_TIME(word)                                      (((word)*4) + (0x00A4808) + (HLP_POLICERS_BASE))

#define HLP_POL_TIME_l_POL_TIME                                 0
#define HLP_POL_TIME_h_POL_TIME                                 47

#define HLP_POL_SWEEP_WIDTH                                     2
#define HLP_POL_SWEEP(word)                                     (((word)*4) + (0x00A4810) + (HLP_POLICERS_BASE))

#define HLP_POL_SWEEP_l_ELAPSE_CYCLE                            32
#define HLP_POL_SWEEP_h_ELAPSE_CYCLE                            47
#define HLP_POL_SWEEP_l_ELAPSE_SLOT                             24
#define HLP_POL_SWEEP_h_ELAPSE_SLOT                             31
#define HLP_POL_SWEEP_l_POL0_HI                                 12
#define HLP_POL_SWEEP_h_POL0_HI                                 23
#define HLP_POL_SWEEP_l_POL1_HI                                 0
#define HLP_POL_SWEEP_h_POL1_HI                                 11

#define HLP_POL_SWEEP_LAST_WIDTH                                2
#define HLP_POL_SWEEP_LAST(word)                                (((word)*4) + (0x00A4818) + (HLP_POLICERS_BASE))

#define HLP_POL_SWEEP_LAST_l_POL_SWEEP_LAST                     0
#define HLP_POL_SWEEP_LAST_h_POL_SWEEP_LAST                     47

#define HLP_POL_SWEEP_PERIOD_MAX_WIDTH                          2
#define HLP_POL_SWEEP_PERIOD_MAX(word)                          (((word)*4) + (0x00A4820) + (HLP_POLICERS_BASE))

#define HLP_POL_SWEEP_PERIOD_MAX_l_POL_SWEEP_PERIOD_MAX         0
#define HLP_POL_SWEEP_PERIOD_MAX_h_POL_SWEEP_PERIOD_MAX         47


/******** SAF_BASE *******/
#define HLP_SAF_BASE                                            (0x3EB0000)
#define HLP_SAF_SIZE                                            (0x0000100)

#define HLP_SAF_HEAD_CACHE_WIDTH                                16
#define HLP_SAF_HEAD_CACHE_ENTRIES                              24
#define HLP_SAF_HEAD_CACHE(index, word)                         ((0x0000040) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_SAF_BASE))

#define HLP_SAF_HEAD_CACHE_l__RSVD1_                            448
#define HLP_SAF_HEAD_CACHE_h__RSVD1_                            511
#define HLP_SAF_HEAD_CACHE_l__RSVD0_                            384
#define HLP_SAF_HEAD_CACHE_h__RSVD0_                            447
#define HLP_SAF_HEAD_CACHE_l_DATA5                              320
#define HLP_SAF_HEAD_CACHE_h_DATA5                              383
#define HLP_SAF_HEAD_CACHE_l_DATA4                              256
#define HLP_SAF_HEAD_CACHE_h_DATA4                              319
#define HLP_SAF_HEAD_CACHE_l_DATA3                              192
#define HLP_SAF_HEAD_CACHE_h_DATA3                              255
#define HLP_SAF_HEAD_CACHE_l_DATA2                              128
#define HLP_SAF_HEAD_CACHE_h_DATA2                              191
#define HLP_SAF_HEAD_CACHE_l_DATA1                              64
#define HLP_SAF_HEAD_CACHE_h_DATA1                              127
#define HLP_SAF_HEAD_CACHE_l_DATA0                              0
#define HLP_SAF_HEAD_CACHE_h_DATA0                              63

#define HLP_SAF_MATRIX_WIDTH                                    2
#define HLP_SAF_MATRIX_ENTRIES                                  24
#define HLP_SAF_MATRIX(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000800) + (HLP_SAF_BASE))

#define HLP_SAF_MATRIX_l_ENABLE_SNF                             3
#define HLP_SAF_MATRIX_h_ENABLE_SNF                             26
#define HLP_SAF_MATRIX_l_CUT_THRU_MODE                          1
#define HLP_SAF_MATRIX_h_CUT_THRU_MODE                          2
#define HLP_SAF_MATRIX_b_IGNORE_FRAME_ERROR                     0

#define HLP_TAIL_CSUM_CFG_WIDTH                                 2
#define HLP_TAIL_CSUM_CFG(word)                                 (((word)*4) + (0x0000A00) + (HLP_SAF_BASE))

#define HLP_TAIL_CSUM_CFG_b_SAF_DECAP_UDP                       2
#define HLP_TAIL_CSUM_CFG_b_SAF_ENCAP_NON_L4                    1
#define HLP_TAIL_CSUM_CFG_b_SAF_ENCAP_L4                        0


/******** TRIG_USAGE_BASE *******/
#define HLP_TRIG_USAGE_BASE                                     (0x3F00000)
#define HLP_TRIG_USAGE_SIZE                                     (0x0008000)

#define HLP_TRIGGER_RATE_LIM_CFG_1_WIDTH                        2
#define HLP_TRIGGER_RATE_LIM_CFG_1_ENTRIES                      16
#define HLP_TRIGGER_RATE_LIM_CFG_1(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_TRIG_USAGE_BASE))

#define HLP_TRIGGER_RATE_LIM_CFG_1_l_RATE_EXPONENT              24
#define HLP_TRIGGER_RATE_LIM_CFG_1_h_RATE_EXPONENT              26
#define HLP_TRIGGER_RATE_LIM_CFG_1_l_RATE_MANTISSA              12
#define HLP_TRIGGER_RATE_LIM_CFG_1_h_RATE_MANTISSA              23
#define HLP_TRIGGER_RATE_LIM_CFG_1_l_CAPACITY                   0
#define HLP_TRIGGER_RATE_LIM_CFG_1_h_CAPACITY                   11

#define HLP_TRIGGER_RATE_LIM_USAGE_WIDTH                        2
#define HLP_TRIGGER_RATE_LIM_USAGE_ENTRIES                      16
#define HLP_TRIGGER_RATE_LIM_USAGE(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_TRIG_USAGE_BASE))

#define HLP_TRIGGER_RATE_LIM_USAGE_l_LEVEL                      0
#define HLP_TRIGGER_RATE_LIM_USAGE_h_LEVEL                      26


/******** TAIL_MISC_BASE *******/
#define HLP_TAIL_MISC_BASE                                      (0x3F00200)
#define HLP_TAIL_MISC_SIZE                                      (0x0010000)

#define HLP_TAIL_IP_WIDTH                                       2
#define HLP_TAIL_IP(word)                                       (((word)*4) + (0x0000000) + (HLP_TAIL_MISC_BASE))

#define HLP_TAIL_IP_b_STATE_ERROR                               1
#define HLP_TAIL_IP_b_MEM_ERROR                                 0

#define HLP_TAIL_IM_WIDTH                                       2
#define HLP_TAIL_IM(word)                                       (((word)*4) + (0x0000008) + (HLP_TAIL_MISC_BASE))

#define HLP_TAIL_IM_b_STATE_ERROR                               1
#define HLP_TAIL_IM_b_MEM_ERROR                                 0


/******** TAIL_SHELL_CTL_BASE *******/
#define HLP_TAIL_SHELL_CTL_BASE                                 (0x3F00800)
#define HLP_TAIL_SHELL_CTL_SIZE                                 (0x0000400)

#define HLP_TAIL_ECC_COR_ERR_WIDTH                              2
#define HLP_TAIL_ECC_COR_ERR(word)                              (((word)*4) + (0x0000000) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_TAIL_ECC_COR_ERR_l__RSVD_                           12
#define HLP_TAIL_ECC_COR_ERR_h__RSVD_                           31
#define HLP_TAIL_ECC_COR_ERR_l_COUNTER                          0
#define HLP_TAIL_ECC_COR_ERR_h_COUNTER                          11

#define HLP_TAIL_ECC_UNCOR_ERR_WIDTH                            2
#define HLP_TAIL_ECC_UNCOR_ERR(word)                            (((word)*4) + (0x0000008) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_TAIL_ECC_UNCOR_ERR_l__RSVD_                         12
#define HLP_TAIL_ECC_UNCOR_ERR_h__RSVD_                         31
#define HLP_TAIL_ECC_UNCOR_ERR_l_COUNTER                        0
#define HLP_TAIL_ECC_UNCOR_ERR_h_COUNTER                        11

#define HLP_POL_DECIS_STATUS_WIDTH                              2
#define HLP_POL_DECIS_STATUS(word)                              (((word)*4) + (0x0000010) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_DECIS_STATUS_l__RSVD1_                          30
#define HLP_POL_DECIS_STATUS_h__RSVD1_                          31
#define HLP_POL_DECIS_STATUS_l_ERROR_ADDRESS                    12
#define HLP_POL_DECIS_STATUS_h_ERROR_ADDRESS                    29
#define HLP_POL_DECIS_STATUS_l__RSVD0_                          4
#define HLP_POL_DECIS_STATUS_h__RSVD0_                          11
#define HLP_POL_DECIS_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_POL_DECIS_STATUS_b_INIT_DONE                        2
#define HLP_POL_DECIS_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_POL_DECIS_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_POL_DECIS_CONFIG_WIDTH                              2
#define HLP_POL_DECIS_CONFIG(word)                              (((word)*4) + (0x0000018) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_DECIS_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_POL_DECIS_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_POL_DECIS_CONFIG_l__RSVD3_                          20
#define HLP_POL_DECIS_CONFIG_h__RSVD3_                          24
#define HLP_POL_DECIS_CONFIG_l_READ_MARGIN                      16
#define HLP_POL_DECIS_CONFIG_h_READ_MARGIN                      19
#define HLP_POL_DECIS_CONFIG_l__RSVD2_                          13
#define HLP_POL_DECIS_CONFIG_h__RSVD2_                          15
#define HLP_POL_DECIS_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_POL_DECIS_CONFIG_l__RSVD1_                          10
#define HLP_POL_DECIS_CONFIG_h__RSVD1_                          11
#define HLP_POL_DECIS_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_POL_DECIS_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_POL_DECIS_CONFIG_l__RSVD0_                          6
#define HLP_POL_DECIS_CONFIG_h__RSVD0_                          7
#define HLP_POL_DECIS_CONFIG_b_MASK_INT                         5
#define HLP_POL_DECIS_CONFIG_b_LS_BYPASS                        4
#define HLP_POL_DECIS_CONFIG_b_LS_FORCE                         3
#define HLP_POL_DECIS_CONFIG_b_INVERT_2                         2
#define HLP_POL_DECIS_CONFIG_b_INVERT_1                         1
#define HLP_POL_DECIS_CONFIG_b_ECC_ENABLE                       0

#define HLP_POL_DSCP_CFG_STATUS_WIDTH                           2
#define HLP_POL_DSCP_CFG_STATUS(word)                           (((word)*4) + (0x0000020) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_DSCP_CFG_STATUS_l__RSVD1_                       30
#define HLP_POL_DSCP_CFG_STATUS_h__RSVD1_                       31
#define HLP_POL_DSCP_CFG_STATUS_l_ERROR_ADDRESS                 12
#define HLP_POL_DSCP_CFG_STATUS_h_ERROR_ADDRESS                 29
#define HLP_POL_DSCP_CFG_STATUS_l__RSVD0_                       4
#define HLP_POL_DSCP_CFG_STATUS_h__RSVD0_                       11
#define HLP_POL_DSCP_CFG_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_POL_DSCP_CFG_STATUS_b_INIT_DONE                     2
#define HLP_POL_DSCP_CFG_STATUS_b_ECC_CORRECTABLE               1
#define HLP_POL_DSCP_CFG_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_POL_DSCP_CFG_CONFIG_WIDTH                           2
#define HLP_POL_DSCP_CFG_CONFIG(word)                           (((word)*4) + (0x0000028) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_DSCP_CFG_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_POL_DSCP_CFG_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_POL_DSCP_CFG_CONFIG_l__RSVD3_                       20
#define HLP_POL_DSCP_CFG_CONFIG_h__RSVD3_                       24
#define HLP_POL_DSCP_CFG_CONFIG_l_READ_MARGIN                   16
#define HLP_POL_DSCP_CFG_CONFIG_h_READ_MARGIN                   19
#define HLP_POL_DSCP_CFG_CONFIG_l__RSVD2_                       13
#define HLP_POL_DSCP_CFG_CONFIG_h__RSVD2_                       15
#define HLP_POL_DSCP_CFG_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_POL_DSCP_CFG_CONFIG_l__RSVD1_                       10
#define HLP_POL_DSCP_CFG_CONFIG_h__RSVD1_                       11
#define HLP_POL_DSCP_CFG_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_POL_DSCP_CFG_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_POL_DSCP_CFG_CONFIG_l__RSVD0_                       6
#define HLP_POL_DSCP_CFG_CONFIG_h__RSVD0_                       7
#define HLP_POL_DSCP_CFG_CONFIG_b_MASK_INT                      5
#define HLP_POL_DSCP_CFG_CONFIG_b_LS_BYPASS                     4
#define HLP_POL_DSCP_CFG_CONFIG_b_LS_FORCE                      3
#define HLP_POL_DSCP_CFG_CONFIG_b_INVERT_2                      2
#define HLP_POL_DSCP_CFG_CONFIG_b_INVERT_1                      1
#define HLP_POL_DSCP_CFG_CONFIG_b_ECC_ENABLE                    0

#define HLP_POL_IN_EARLY_STATUS_WIDTH                           2
#define HLP_POL_IN_EARLY_STATUS(word)                           (((word)*4) + (0x0000030) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_IN_EARLY_STATUS_l__RSVD1_                       30
#define HLP_POL_IN_EARLY_STATUS_h__RSVD1_                       31
#define HLP_POL_IN_EARLY_STATUS_l_ERROR_ADDRESS                 12
#define HLP_POL_IN_EARLY_STATUS_h_ERROR_ADDRESS                 29
#define HLP_POL_IN_EARLY_STATUS_l__RSVD0_                       4
#define HLP_POL_IN_EARLY_STATUS_h__RSVD0_                       11
#define HLP_POL_IN_EARLY_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_POL_IN_EARLY_STATUS_b_INIT_DONE                     2
#define HLP_POL_IN_EARLY_STATUS_b_ECC_CORRECTABLE               1
#define HLP_POL_IN_EARLY_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_POL_IN_EARLY_CONFIG_WIDTH                           2
#define HLP_POL_IN_EARLY_CONFIG(word)                           (((word)*4) + (0x0000038) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_IN_EARLY_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_POL_IN_EARLY_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_POL_IN_EARLY_CONFIG_l__RSVD3_                       20
#define HLP_POL_IN_EARLY_CONFIG_h__RSVD3_                       24
#define HLP_POL_IN_EARLY_CONFIG_l_READ_MARGIN                   16
#define HLP_POL_IN_EARLY_CONFIG_h_READ_MARGIN                   19
#define HLP_POL_IN_EARLY_CONFIG_l__RSVD2_                       13
#define HLP_POL_IN_EARLY_CONFIG_h__RSVD2_                       15
#define HLP_POL_IN_EARLY_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_POL_IN_EARLY_CONFIG_l__RSVD1_                       10
#define HLP_POL_IN_EARLY_CONFIG_h__RSVD1_                       11
#define HLP_POL_IN_EARLY_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_POL_IN_EARLY_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_POL_IN_EARLY_CONFIG_l__RSVD0_                       6
#define HLP_POL_IN_EARLY_CONFIG_h__RSVD0_                       7
#define HLP_POL_IN_EARLY_CONFIG_b_MASK_INT                      5
#define HLP_POL_IN_EARLY_CONFIG_b_LS_BYPASS                     4
#define HLP_POL_IN_EARLY_CONFIG_b_LS_FORCE                      3
#define HLP_POL_IN_EARLY_CONFIG_b_INVERT_2                      2
#define HLP_POL_IN_EARLY_CONFIG_b_INVERT_1                      1
#define HLP_POL_IN_EARLY_CONFIG_b_ECC_ENABLE                    0

#define HLP_POL_STATE_STATUS_WIDTH                              2
#define HLP_POL_STATE_STATUS_ENTRIES                            10
#define HLP_POL_STATE_STATUS(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_STATE_STATUS_l__RSVD1_                          30
#define HLP_POL_STATE_STATUS_h__RSVD1_                          31
#define HLP_POL_STATE_STATUS_l_ERROR_ADDRESS                    12
#define HLP_POL_STATE_STATUS_h_ERROR_ADDRESS                    29
#define HLP_POL_STATE_STATUS_l__RSVD0_                          4
#define HLP_POL_STATE_STATUS_h__RSVD0_                          11
#define HLP_POL_STATE_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_POL_STATE_STATUS_b_INIT_DONE                        2
#define HLP_POL_STATE_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_POL_STATE_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_POL_STATE_CONFIG_WIDTH                              2
#define HLP_POL_STATE_CONFIG_ENTRIES                            10
#define HLP_POL_STATE_CONFIG(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_POL_STATE_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_POL_STATE_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_POL_STATE_CONFIG_l__RSVD3_                          20
#define HLP_POL_STATE_CONFIG_h__RSVD3_                          24
#define HLP_POL_STATE_CONFIG_l_READ_MARGIN                      16
#define HLP_POL_STATE_CONFIG_h_READ_MARGIN                      19
#define HLP_POL_STATE_CONFIG_l__RSVD2_                          13
#define HLP_POL_STATE_CONFIG_h__RSVD2_                          15
#define HLP_POL_STATE_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_POL_STATE_CONFIG_l__RSVD1_                          10
#define HLP_POL_STATE_CONFIG_h__RSVD1_                          11
#define HLP_POL_STATE_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_POL_STATE_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_POL_STATE_CONFIG_l__RSVD0_                          6
#define HLP_POL_STATE_CONFIG_h__RSVD0_                          7
#define HLP_POL_STATE_CONFIG_b_MASK_INT                         5
#define HLP_POL_STATE_CONFIG_b_LS_BYPASS                        4
#define HLP_POL_STATE_CONFIG_b_LS_FORCE                         3
#define HLP_POL_STATE_CONFIG_b_INVERT_2                         2
#define HLP_POL_STATE_CONFIG_b_INVERT_1                         1
#define HLP_POL_STATE_CONFIG_b_ECC_ENABLE                       0

#define HLP_RX_STATS_BANK_BYTE_STATUS_WIDTH                     2
#define HLP_RX_STATS_BANK_BYTE_STATUS_ENTRIES                   4
#define HLP_RX_STATS_BANK_BYTE_STATUS(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00001A0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_BYTE_STATUS_l__RSVD1_                 30
#define HLP_RX_STATS_BANK_BYTE_STATUS_h__RSVD1_                 31
#define HLP_RX_STATS_BANK_BYTE_STATUS_l_ERROR_ADDRESS           12
#define HLP_RX_STATS_BANK_BYTE_STATUS_h_ERROR_ADDRESS           29
#define HLP_RX_STATS_BANK_BYTE_STATUS_l__RSVD0_                 4
#define HLP_RX_STATS_BANK_BYTE_STATUS_h__RSVD0_                 11
#define HLP_RX_STATS_BANK_BYTE_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_RX_STATS_BANK_BYTE_STATUS_b_INIT_DONE               2
#define HLP_RX_STATS_BANK_BYTE_STATUS_b_ECC_CORRECTABLE         1
#define HLP_RX_STATS_BANK_BYTE_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_RX_STATS_BANK_BYTE_CONFIG_WIDTH                     2
#define HLP_RX_STATS_BANK_BYTE_CONFIG_ENTRIES                   4
#define HLP_RX_STATS_BANK_BYTE_CONFIG(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00001C0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_BYTE_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_RX_STATS_BANK_BYTE_CONFIG_l__RSVD3_                 20
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h__RSVD3_                 24
#define HLP_RX_STATS_BANK_BYTE_CONFIG_l_READ_MARGIN             16
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h_READ_MARGIN             19
#define HLP_RX_STATS_BANK_BYTE_CONFIG_l__RSVD2_                 13
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h__RSVD2_                 15
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_RX_STATS_BANK_BYTE_CONFIG_l__RSVD1_                 10
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h__RSVD1_                 11
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_RX_STATS_BANK_BYTE_CONFIG_l__RSVD0_                 6
#define HLP_RX_STATS_BANK_BYTE_CONFIG_h__RSVD0_                 7
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_MASK_INT                5
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_LS_BYPASS               4
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_LS_FORCE                3
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_INVERT_2                2
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_INVERT_1                1
#define HLP_RX_STATS_BANK_BYTE_CONFIG_b_ECC_ENABLE              0

#define HLP_RX_STATS_BANK_FRAME_STATUS_WIDTH                    2
#define HLP_RX_STATS_BANK_FRAME_STATUS_ENTRIES                  4
#define HLP_RX_STATS_BANK_FRAME_STATUS(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_FRAME_STATUS_l__RSVD1_                30
#define HLP_RX_STATS_BANK_FRAME_STATUS_h__RSVD1_                31
#define HLP_RX_STATS_BANK_FRAME_STATUS_l_ERROR_ADDRESS          12
#define HLP_RX_STATS_BANK_FRAME_STATUS_h_ERROR_ADDRESS          29
#define HLP_RX_STATS_BANK_FRAME_STATUS_l__RSVD0_                4
#define HLP_RX_STATS_BANK_FRAME_STATUS_h__RSVD0_                11
#define HLP_RX_STATS_BANK_FRAME_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_RX_STATS_BANK_FRAME_STATUS_b_INIT_DONE              2
#define HLP_RX_STATS_BANK_FRAME_STATUS_b_ECC_CORRECTABLE        1
#define HLP_RX_STATS_BANK_FRAME_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_RX_STATS_BANK_FRAME_CONFIG_WIDTH                    2
#define HLP_RX_STATS_BANK_FRAME_CONFIG_ENTRIES                  4
#define HLP_RX_STATS_BANK_FRAME_CONFIG(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000220) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_FRAME_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_RX_STATS_BANK_FRAME_CONFIG_l__RSVD3_                20
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h__RSVD3_                24
#define HLP_RX_STATS_BANK_FRAME_CONFIG_l_READ_MARGIN            16
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h_READ_MARGIN            19
#define HLP_RX_STATS_BANK_FRAME_CONFIG_l__RSVD2_                13
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h__RSVD2_                15
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_RX_STATS_BANK_FRAME_CONFIG_l__RSVD1_                10
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h__RSVD1_                11
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_RX_STATS_BANK_FRAME_CONFIG_l__RSVD0_                6
#define HLP_RX_STATS_BANK_FRAME_CONFIG_h__RSVD0_                7
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_MASK_INT               5
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_LS_BYPASS              4
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_LS_FORCE               3
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_INVERT_2               2
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_INVERT_1               1
#define HLP_RX_STATS_BANK_FRAME_CONFIG_b_ECC_ENABLE             0

#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_WIDTH                2
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_ENTRIES              8
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS(index, word)         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000280) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_l__RSVD1_            30
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_h__RSVD1_            31
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_l_ERROR_ADDRESS      12
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_h_ERROR_ADDRESS      29
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_l__RSVD0_            4
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_h__RSVD0_            11
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_b_GLOBAL_INIT_DONE   3
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_b_INIT_DONE          2
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_b_ECC_CORRECTABLE    1
#define HLP_RX_STATS_BANK_VLAN_BYTE_STATUS_b_ECC_UNCORRECTABLE  0

#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_WIDTH                2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_ENTRIES              8
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG(index, word)         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00002C0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l_GEN_ECC_INST_NUM   25
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h_GEN_ECC_INST_NUM   31
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD3_            20
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD3_            24
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l_READ_MARGIN        16
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h_READ_MARGIN        19
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD2_            13
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD2_            15
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_READ_MARGIN_ENABLE 12
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD1_            10
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD1_            11
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE 9
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE 8
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD0_            6
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD0_            7
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_MASK_INT           5
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_LS_BYPASS          4
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_LS_FORCE           3
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_INVERT_2           2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_INVERT_1           1
#define HLP_RX_STATS_BANK_VLAN_BYTE_CONFIG_b_ECC_ENABLE         0

#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_WIDTH          2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS(word)          (((word)*4) + (0x0000300) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l__RSVD1_      30
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h__RSVD1_      31
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l_ERROR_ADDRESS12
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h_ERROR_ADDRESS29
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l__RSVD0_      4
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h__RSVD0_      11
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_GLOBAL_INIT_DONE3
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_INIT_DONE    2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_ECC_CORRECTABLE1
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_WIDTH          2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG(word)          (((word)*4) + (0x0000308) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l_GEN_ECC_INST_NUM25
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h_GEN_ECC_INST_NUM31
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD3_      20
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD3_      24
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l_READ_MARGIN  16
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h_READ_MARGIN  19
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD2_      13
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD2_      15
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD1_      10
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD1_      11
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD0_      6
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD0_      7
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_MASK_INT     5
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_LS_BYPASS    4
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_LS_FORCE     3
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_INVERT_2     2
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_INVERT_1     1
#define HLP_RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_ECC_ENABLE   0

#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_WIDTH            2
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS(word)            (((word)*4) + (0x0000310) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l__RSVD1_        30
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h__RSVD1_        31
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l_ERROR_ADDRESS  12
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h_ERROR_ADDRESS  29
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l__RSVD0_        4
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h__RSVD0_        11
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_GLOBAL_INIT_DONE3
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_INIT_DONE      2
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_ECC_CORRECTABLE1
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_WIDTH            2
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG(word)            (((word)*4) + (0x0000318) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l_GEN_ECC_INST_NUM25
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h_GEN_ECC_INST_NUM31
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD3_        20
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD3_        24
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l_READ_MARGIN    16
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h_READ_MARGIN    19
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD2_        13
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD2_        15
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD1_        10
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD1_        11
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD0_        6
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD0_        7
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_MASK_INT       5
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_LS_BYPASS      4
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_LS_FORCE       3
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_INVERT_2       2
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_INVERT_1       1
#define HLP_RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_ECC_ENABLE     0

#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_WIDTH               2
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_ENTRIES             8
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS(index, word)        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000340) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_l__RSVD1_           30
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_h__RSVD1_           31
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_l_ERROR_ADDRESS     12
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_h_ERROR_ADDRESS     29
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_l__RSVD0_           4
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_h__RSVD0_           11
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_b_GLOBAL_INIT_DONE  3
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_b_INIT_DONE         2
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_b_ECC_CORRECTABLE   1
#define HLP_RX_STATS_BANK_VLAN_FRAME_STATUS_b_ECC_UNCORRECTABLE 0

#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_WIDTH               2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_ENTRIES             8
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG(index, word)        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000380) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l_GEN_ECC_INST_NUM  25
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h_GEN_ECC_INST_NUM  31
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD3_           20
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD3_           24
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l_READ_MARGIN       16
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h_READ_MARGIN       19
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD2_           13
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD2_           15
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD1_           10
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD1_           11
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD0_           6
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD0_           7
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_MASK_INT          5
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_LS_BYPASS         4
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_LS_FORCE          3
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_INVERT_2          2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_INVERT_1          1
#define HLP_RX_STATS_BANK_VLAN_FRAME_CONFIG_b_ECC_ENABLE        0

#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_WIDTH         2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS(word)         (((word)*4) + (0x00003C0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l__RSVD1_     30
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h__RSVD1_     31
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l_ERROR_ADDRESS12
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h_ERROR_ADDRESS29
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l__RSVD0_     4
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h__RSVD0_     11
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_GLOBAL_INIT_DONE3
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_INIT_DONE   2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_ECC_CORRECTABLE1
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_WIDTH         2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG(word)         (((word)*4) + (0x00003C8) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l_GEN_ECC_INST_NUM25
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h_GEN_ECC_INST_NUM31
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD3_     20
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD3_     24
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l_READ_MARGIN 16
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h_READ_MARGIN 19
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD2_     13
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD2_     15
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD1_     10
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD1_     11
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD0_     6
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD0_     7
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_MASK_INT    5
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_LS_BYPASS   4
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_LS_FORCE    3
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_INVERT_2    2
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_INVERT_1    1
#define HLP_RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_ECC_ENABLE  0

#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_WIDTH           2
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS(word)           (((word)*4) + (0x00003D0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l__RSVD1_       30
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h__RSVD1_       31
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l_ERROR_ADDRESS 12
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h_ERROR_ADDRESS 29
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l__RSVD0_       4
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h__RSVD0_       11
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_GLOBAL_INIT_DONE3
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_INIT_DONE     2
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_ECC_CORRECTABLE1
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_WIDTH           2
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG(word)           (((word)*4) + (0x00003D8) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l_GEN_ECC_INST_NUM25
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h_GEN_ECC_INST_NUM31
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD3_       20
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD3_       24
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l_READ_MARGIN   16
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h_READ_MARGIN   19
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD2_       13
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD2_       15
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD1_       10
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD1_       11
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD0_       6
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD0_       7
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_MASK_INT      5
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_LS_BYPASS     4
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_LS_FORCE      3
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_INVERT_2      2
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_INVERT_1      1
#define HLP_RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_ECC_ENABLE    0

#define HLP_SAF_HEAD_CACHE_STATUS_WIDTH                         2
#define HLP_SAF_HEAD_CACHE_STATUS(word)                         (((word)*4) + (0x00003E0) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_SAF_HEAD_CACHE_STATUS_l__RSVD1_                     30
#define HLP_SAF_HEAD_CACHE_STATUS_h__RSVD1_                     31
#define HLP_SAF_HEAD_CACHE_STATUS_l_ERROR_ADDRESS               12
#define HLP_SAF_HEAD_CACHE_STATUS_h_ERROR_ADDRESS               29
#define HLP_SAF_HEAD_CACHE_STATUS_l__RSVD0_                     4
#define HLP_SAF_HEAD_CACHE_STATUS_h__RSVD0_                     11
#define HLP_SAF_HEAD_CACHE_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_SAF_HEAD_CACHE_STATUS_b_INIT_DONE                   2
#define HLP_SAF_HEAD_CACHE_STATUS_b_ECC_CORRECTABLE             1
#define HLP_SAF_HEAD_CACHE_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_SAF_HEAD_CACHE_CONFIG_WIDTH                         2
#define HLP_SAF_HEAD_CACHE_CONFIG(word)                         (((word)*4) + (0x00003E8) + (HLP_TAIL_SHELL_CTL_BASE))

#define HLP_SAF_HEAD_CACHE_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_SAF_HEAD_CACHE_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_SAF_HEAD_CACHE_CONFIG_l__RSVD3_                     20
#define HLP_SAF_HEAD_CACHE_CONFIG_h__RSVD3_                     24
#define HLP_SAF_HEAD_CACHE_CONFIG_l_READ_MARGIN                 16
#define HLP_SAF_HEAD_CACHE_CONFIG_h_READ_MARGIN                 19
#define HLP_SAF_HEAD_CACHE_CONFIG_l__RSVD2_                     13
#define HLP_SAF_HEAD_CACHE_CONFIG_h__RSVD2_                     15
#define HLP_SAF_HEAD_CACHE_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_SAF_HEAD_CACHE_CONFIG_l__RSVD1_                     10
#define HLP_SAF_HEAD_CACHE_CONFIG_h__RSVD1_                     11
#define HLP_SAF_HEAD_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_SAF_HEAD_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_SAF_HEAD_CACHE_CONFIG_l__RSVD0_                     6
#define HLP_SAF_HEAD_CACHE_CONFIG_h__RSVD0_                     7
#define HLP_SAF_HEAD_CACHE_CONFIG_b_MASK_INT                    5
#define HLP_SAF_HEAD_CACHE_CONFIG_b_LS_BYPASS                   4
#define HLP_SAF_HEAD_CACHE_CONFIG_b_LS_FORCE                    3
#define HLP_SAF_HEAD_CACHE_CONFIG_b_INVERT_2                    2
#define HLP_SAF_HEAD_CACHE_CONFIG_b_INVERT_1                    1
#define HLP_SAF_HEAD_CACHE_CONFIG_b_ECC_ENABLE                  0


/******** RX_STATS_BASE *******/
#define HLP_RX_STATS_BASE                                       (0x3F18000)
#define HLP_RX_STATS_SIZE                                       (0x0020000)

#define HLP_RX_STATS_BANK_FRAME_WIDTH                           2
#define HLP_RX_STATS_BANK_FRAME_ENTRIES_0                       384
#define HLP_RX_STATS_BANK_FRAME_ENTRIES_1                       4
#define HLP_RX_STATS_BANK_FRAME(index1, index0, word)           ((0x0001000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_RX_STATS_BASE))

#define HLP_RX_STATS_BANK_FRAME_l_FRAME_COUNTER                 0
#define HLP_RX_STATS_BANK_FRAME_h_FRAME_COUNTER                 47

#define HLP_RX_STATS_BANK_BYTE_WIDTH                            2
#define HLP_RX_STATS_BANK_BYTE_ENTRIES_0                        384
#define HLP_RX_STATS_BANK_BYTE_ENTRIES_1                        4
#define HLP_RX_STATS_BANK_BYTE(index1, index0, word)            ((0x0001000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0004000) + (HLP_RX_STATS_BASE))

#define HLP_RX_STATS_BANK_BYTE_l_BYTE_COUNTER                   0
#define HLP_RX_STATS_BANK_BYTE_h_BYTE_COUNTER                   55

#define HLP_RX_STATS_VLAN_FRAME_WIDTH                           2
#define HLP_RX_STATS_VLAN_FRAME_ENTRIES                         16384
#define HLP_RX_STATS_VLAN_FRAME(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0008000) + (HLP_RX_STATS_BASE))

#define HLP_RX_STATS_VLAN_FRAME_l_FRAME_COUNTER                 0
#define HLP_RX_STATS_VLAN_FRAME_h_FRAME_COUNTER                 35

#define HLP_RX_STATS_VLAN_BYTE_WIDTH                            2
#define HLP_RX_STATS_VLAN_BYTE_ENTRIES                          16384
#define HLP_RX_STATS_VLAN_BYTE(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0028000) + (HLP_RX_STATS_BASE))

#define HLP_RX_STATS_VLAN_BYTE_l_BYTE_COUNTER                   0
#define HLP_RX_STATS_VLAN_BYTE_h_BYTE_COUNTER                   43


/******** PM_BASE *******/
#define HLP_PM_BASE                                             (0x3F80000)
#define HLP_PM_SIZE                                             (0x0000080)

#define HLP_PM_MGMT_CTRL_WIDTH                                  2
#define HLP_PM_MGMT_CTRL(word)                                  (((word)*4) + (0x0000000) + (HLP_PM_BASE))

#define HLP_PM_MGMT_CTRL_b_EXECUTED                             21
#define HLP_PM_MGMT_CTRL_b_RW                                   20
#define HLP_PM_MGMT_CTRL_l_CHUNK                                15
#define HLP_PM_MGMT_CTRL_h_CHUNK                                19
#define HLP_PM_MGMT_CTRL_l_ADDR                                 0
#define HLP_PM_MGMT_CTRL_h_ADDR                                 14

#define HLP_PM_MGMT_WRITE_WIDTH                                 2
#define HLP_PM_MGMT_WRITE(word)                                 (((word)*4) + (0x0000008) + (HLP_PM_BASE))

#define HLP_PM_MGMT_WRITE_l_DATA                                0
#define HLP_PM_MGMT_WRITE_h_DATA                                63

#define HLP_PM_ERR_WRITE_WIDTH                                  2
#define HLP_PM_ERR_WRITE(word)                                  (((word)*4) + (0x0000010) + (HLP_PM_BASE))

#define HLP_PM_ERR_WRITE_l_CHUNK_31                             62
#define HLP_PM_ERR_WRITE_h_CHUNK_31                             63
#define HLP_PM_ERR_WRITE_l_CHUNK_30                             60
#define HLP_PM_ERR_WRITE_h_CHUNK_30                             61
#define HLP_PM_ERR_WRITE_l_CHUNK_29                             58
#define HLP_PM_ERR_WRITE_h_CHUNK_29                             59
#define HLP_PM_ERR_WRITE_l_CHUNK_28                             56
#define HLP_PM_ERR_WRITE_h_CHUNK_28                             57
#define HLP_PM_ERR_WRITE_l_CHUNK_27                             54
#define HLP_PM_ERR_WRITE_h_CHUNK_27                             55
#define HLP_PM_ERR_WRITE_l_CHUNK_26                             52
#define HLP_PM_ERR_WRITE_h_CHUNK_26                             53
#define HLP_PM_ERR_WRITE_l_CHUNK_25                             50
#define HLP_PM_ERR_WRITE_h_CHUNK_25                             51
#define HLP_PM_ERR_WRITE_l_CHUNK_24                             48
#define HLP_PM_ERR_WRITE_h_CHUNK_24                             49
#define HLP_PM_ERR_WRITE_l_CHUNK_23                             46
#define HLP_PM_ERR_WRITE_h_CHUNK_23                             47
#define HLP_PM_ERR_WRITE_l_CHUNK_22                             44
#define HLP_PM_ERR_WRITE_h_CHUNK_22                             45
#define HLP_PM_ERR_WRITE_l_CHUNK_21                             42
#define HLP_PM_ERR_WRITE_h_CHUNK_21                             43
#define HLP_PM_ERR_WRITE_l_CHUNK_20                             40
#define HLP_PM_ERR_WRITE_h_CHUNK_20                             41
#define HLP_PM_ERR_WRITE_l_CHUNK_19                             38
#define HLP_PM_ERR_WRITE_h_CHUNK_19                             39
#define HLP_PM_ERR_WRITE_l_CHUNK_18                             36
#define HLP_PM_ERR_WRITE_h_CHUNK_18                             37
#define HLP_PM_ERR_WRITE_l_CHUNK_17                             34
#define HLP_PM_ERR_WRITE_h_CHUNK_17                             35
#define HLP_PM_ERR_WRITE_l_CHUNK_16                             32
#define HLP_PM_ERR_WRITE_h_CHUNK_16                             33
#define HLP_PM_ERR_WRITE_l_CHUNK_15                             30
#define HLP_PM_ERR_WRITE_h_CHUNK_15                             31
#define HLP_PM_ERR_WRITE_l_CHUNK_14                             28
#define HLP_PM_ERR_WRITE_h_CHUNK_14                             29
#define HLP_PM_ERR_WRITE_l_CHUNK_13                             26
#define HLP_PM_ERR_WRITE_h_CHUNK_13                             27
#define HLP_PM_ERR_WRITE_l_CHUNK_12                             24
#define HLP_PM_ERR_WRITE_h_CHUNK_12                             25
#define HLP_PM_ERR_WRITE_l_CHUNK_11                             22
#define HLP_PM_ERR_WRITE_h_CHUNK_11                             23
#define HLP_PM_ERR_WRITE_l_CHUNK_10                             20
#define HLP_PM_ERR_WRITE_h_CHUNK_10                             21
#define HLP_PM_ERR_WRITE_l_CHUNK_9                              18
#define HLP_PM_ERR_WRITE_h_CHUNK_9                              19
#define HLP_PM_ERR_WRITE_l_CHUNK_8                              16
#define HLP_PM_ERR_WRITE_h_CHUNK_8                              17
#define HLP_PM_ERR_WRITE_l_CHUNK_7                              14
#define HLP_PM_ERR_WRITE_h_CHUNK_7                              15
#define HLP_PM_ERR_WRITE_l_CHUNK_6                              12
#define HLP_PM_ERR_WRITE_h_CHUNK_6                              13
#define HLP_PM_ERR_WRITE_l_CHUNK_5                              10
#define HLP_PM_ERR_WRITE_h_CHUNK_5                              11
#define HLP_PM_ERR_WRITE_l_CHUNK_4                              8
#define HLP_PM_ERR_WRITE_h_CHUNK_4                              9
#define HLP_PM_ERR_WRITE_l_CHUNK_3                              6
#define HLP_PM_ERR_WRITE_h_CHUNK_3                              7
#define HLP_PM_ERR_WRITE_l_CHUNK_2                              4
#define HLP_PM_ERR_WRITE_h_CHUNK_2                              5
#define HLP_PM_ERR_WRITE_l_CHUNK_1                              2
#define HLP_PM_ERR_WRITE_h_CHUNK_1                              3
#define HLP_PM_ERR_WRITE_l_CHUNK_0                              0
#define HLP_PM_ERR_WRITE_h_CHUNK_0                              1

#define HLP_PM_MGMT_READ_WIDTH                                  2
#define HLP_PM_MGMT_READ(word)                                  (((word)*4) + (0x0000040) + (HLP_PM_BASE))

#define HLP_PM_MGMT_READ_l_DATA                                 0
#define HLP_PM_MGMT_READ_h_DATA                                 63

#define HLP_PM_CERR_READ_WIDTH                                  2
#define HLP_PM_CERR_READ(word)                                  (((word)*4) + (0x0000050) + (HLP_PM_BASE))

#define HLP_PM_CERR_READ_l_ADDR                                 32
#define HLP_PM_CERR_READ_h_ADDR                                 46
#define HLP_PM_CERR_READ_l_CHUNK_MASK                           0
#define HLP_PM_CERR_READ_h_CHUNK_MASK                           31

#define HLP_PM_UERR_READ_WIDTH                                  2
#define HLP_PM_UERR_READ(word)                                  (((word)*4) + (0x0000058) + (HLP_PM_BASE))

#define HLP_PM_UERR_READ_l_ADDR                                 32
#define HLP_PM_UERR_READ_h_ADDR                                 46
#define HLP_PM_UERR_READ_l_CHUNK_MASK                           0
#define HLP_PM_UERR_READ_h_CHUNK_MASK                           31

#define HLP_PM_IP_WIDTH                                         2
#define HLP_PM_IP(word)                                         (((word)*4) + (0x0000060) + (HLP_PM_BASE))

#define HLP_PM_IP_l_SRAM_ERR                                    0
#define HLP_PM_IP_h_SRAM_ERR                                    1

#define HLP_PM_IM_WIDTH                                         2
#define HLP_PM_IM(word)                                         (((word)*4) + (0x0000068) + (HLP_PM_BASE))

#define HLP_PM_IM_l_SRAM_ERR                                    0
#define HLP_PM_IM_h_SRAM_ERR                                    1

#define HLP_PM_ECC_COR_ERR_WIDTH                                2
#define HLP_PM_ECC_COR_ERR(word)                                (((word)*4) + (0x0000070) + (HLP_PM_BASE))

#define HLP_PM_ECC_COR_ERR_l__RSVD_                             12
#define HLP_PM_ECC_COR_ERR_h__RSVD_                             31
#define HLP_PM_ECC_COR_ERR_l_COUNTER                            0
#define HLP_PM_ECC_COR_ERR_h_COUNTER                            11

#define HLP_PM_ECC_UNCOR_ERR_WIDTH                              2
#define HLP_PM_ECC_UNCOR_ERR(word)                              (((word)*4) + (0x0000078) + (HLP_PM_BASE))

#define HLP_PM_ECC_UNCOR_ERR_l__RSVD_                           12
#define HLP_PM_ECC_UNCOR_ERR_h__RSVD_                           31
#define HLP_PM_ECC_UNCOR_ERR_l_COUNTER                          0
#define HLP_PM_ECC_UNCOR_ERR_h_COUNTER                          11


/******** MOD_BASE *******/
#define HLP_MOD_BASE                                            (0x4000000)
#define HLP_MOD_SIZE                                            (0x0800000)

#define HLP_MOD_DESC_WIDTH                                      2
#define HLP_MOD_DESC_ENTRIES_0                                  16384
#define HLP_MOD_DESC_ENTRIES_1                                  4
#define HLP_MOD_DESC(index1, index0, word)                      ((0x0020000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_MOD_BASE))

#define HLP_MOD_DESC_l_DATA                                     0
#define HLP_MOD_DESC_h_DATA                                     63

#define HLP_MOD_MASTER_WIDTH                                    2
#define HLP_MOD_MASTER_ENTRIES                                  16384
#define HLP_MOD_MASTER(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0080000) + (HLP_MOD_BASE))

#define HLP_MOD_MASTER_l_MODE                                   32
#define HLP_MOD_MASTER_h_MODE                                   37
#define HLP_MOD_MASTER_l_B                                      16
#define HLP_MOD_MASTER_h_B                                      31
#define HLP_MOD_MASTER_l_A                                      0
#define HLP_MOD_MASTER_h_A                                      15

#define HLP_MOD_MCAST_VLAN_TABLE_WIDTH                          2
#define HLP_MOD_MCAST_VLAN_TABLE_ENTRIES                        32768
#define HLP_MOD_MCAST_VLAN_TABLE(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00C0000) + (HLP_MOD_BASE))

#define HLP_MOD_MCAST_VLAN_TABLE_b_REPLACE_DGLORT               29
#define HLP_MOD_MCAST_VLAN_TABLE_b_REPLACE_VID                  28
#define HLP_MOD_MCAST_VLAN_TABLE_l_DATA                         0
#define HLP_MOD_MCAST_VLAN_TABLE_h_DATA                         27

#define HLP_MOD_VLAN_TAG_WIDTH                                  2
#define HLP_MOD_VLAN_TAG_ENTRIES                                4096
#define HLP_MOD_VLAN_TAG(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0100000) + (HLP_MOD_BASE))

#define HLP_MOD_VLAN_TAG_l_TAG                                  0
#define HLP_MOD_VLAN_TAG_h_TAG                                  23

#define HLP_MOD_VID1_MAP_WIDTH                                  2
#define HLP_MOD_VID1_MAP_ENTRIES                                4096
#define HLP_MOD_VID1_MAP(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0108000) + (HLP_MOD_BASE))

#define HLP_MOD_VID1_MAP_l_VID                                  0
#define HLP_MOD_VID1_MAP_h_VID                                  11

#define HLP_MOD_VID2_MAP_WIDTH                                  2
#define HLP_MOD_VID2_MAP_ENTRIES                                4096
#define HLP_MOD_VID2_MAP(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0110000) + (HLP_MOD_BASE))

#define HLP_MOD_VID2_MAP_l_VID                                  0
#define HLP_MOD_VID2_MAP_h_VID                                  11

#define HLP_MOD_MIRROR_PROFILE_TABLE1_WIDTH                     2
#define HLP_MOD_MIRROR_PROFILE_TABLE1_ENTRIES                   64
#define HLP_MOD_MIRROR_PROFILE_TABLE1(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118000) + (HLP_MOD_BASE))

#define HLP_MOD_MIRROR_PROFILE_TABLE1_b_TRUNC                   34
#define HLP_MOD_MIRROR_PROFILE_TABLE1_l_MOD_IDX                 16
#define HLP_MOD_MIRROR_PROFILE_TABLE1_h_MOD_IDX                 33
#define HLP_MOD_MIRROR_PROFILE_TABLE1_l_MIRROR_DGLORT           0
#define HLP_MOD_MIRROR_PROFILE_TABLE1_h_MIRROR_DGLORT           15

#define HLP_MOD_MIRROR_PROFILE_TABLE2_WIDTH                     2
#define HLP_MOD_MIRROR_PROFILE_TABLE2_ENTRIES                   64
#define HLP_MOD_MIRROR_PROFILE_TABLE2(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118200) + (HLP_MOD_BASE))

#define HLP_MOD_MIRROR_PROFILE_TABLE2_b_REPLACE_TYPE            62
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_TYPE_VALUE              54
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_TYPE_VALUE              61
#define HLP_MOD_MIRROR_PROFILE_TABLE2_b_METADATA_SET_MODE       53
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_METADATA_BYTE_OFFSET    48
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_METADATA_BYTE_OFFSET    52
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_METADATA_VALUE          32
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_METADATA_VALUE          47
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_METADATA_MASK           16
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_METADATA_MASK           31
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_MIRROR_VID              4
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_MIRROR_VID              15
#define HLP_MOD_MIRROR_PROFILE_TABLE2_l_MIRROR_VPRI             0
#define HLP_MOD_MIRROR_PROFILE_TABLE2_h_MIRROR_VPRI             3

#define HLP_MOD_PER_PORT_CFG1_WIDTH                             2
#define HLP_MOD_PER_PORT_CFG1_ENTRIES                           24
#define HLP_MOD_PER_PORT_CFG1(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118400) + (HLP_MOD_BASE))

#define HLP_MOD_PER_PORT_CFG1_l_LOOPBACK_SUPPRESS_GLORT         19
#define HLP_MOD_PER_PORT_CFG1_h_LOOPBACK_SUPPRESS_GLORT         34
#define HLP_MOD_PER_PORT_CFG1_l_LOOPBACK_SUPPRESS_MASK          3
#define HLP_MOD_PER_PORT_CFG1_h_LOOPBACK_SUPPRESS_MASK          18
#define HLP_MOD_PER_PORT_CFG1_l_VID2_MAP_INDEX                  1
#define HLP_MOD_PER_PORT_CFG1_h_VID2_MAP_INDEX                  2
#define HLP_MOD_PER_PORT_CFG1_b_ENABLE_VLAN_UPDATE              0

#define HLP_MOD_PER_PORT_CFG2_WIDTH                             2
#define HLP_MOD_PER_PORT_CFG2_ENTRIES                           24
#define HLP_MOD_PER_PORT_CFG2(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118500) + (HLP_MOD_BASE))

#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_PCP1_UPDATE              16
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_PCP2_UPDATE              15
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_DEI1_UPDATE              14
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_DEI2_UPDATE              13
#define HLP_MOD_PER_PORT_CFG2_l_VLAN1_E_TYPE                    11
#define HLP_MOD_PER_PORT_CFG2_h_VLAN1_E_TYPE                    12
#define HLP_MOD_PER_PORT_CFG2_l_VLAN2_E_TYPE                    9
#define HLP_MOD_PER_PORT_CFG2_h_VLAN2_E_TYPE                    10
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_DMAC_ROUTING             8
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_SMAC_ROUTING             7
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_TTL_DECREMENT            6
#define HLP_MOD_PER_PORT_CFG2_b_ENABLE_ECN_MODIFICATION         5
#define HLP_MOD_PER_PORT_CFG2_b_VID2_FIRST                      4
#define HLP_MOD_PER_PORT_CFG2_l_VLAN_TAGGING                    1
#define HLP_MOD_PER_PORT_CFG2_h_VLAN_TAGGING                    3
#define HLP_MOD_PER_PORT_CFG2_b_MIN_FRAME_SIZE                  0

#define HLP_MOD_ROUTER_SMAC_WIDTH                               2
#define HLP_MOD_ROUTER_SMAC_ENTRIES                             64
#define HLP_MOD_ROUTER_SMAC(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118600) + (HLP_MOD_BASE))

#define HLP_MOD_ROUTER_SMAC_l_SMAC                              0
#define HLP_MOD_ROUTER_SMAC_h_SMAC                              47

#define HLP_MOD_VLAN_ETYPE_WIDTH                                2
#define HLP_MOD_VLAN_ETYPE_ENTRIES                              4
#define HLP_MOD_VLAN_ETYPE(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118800) + (HLP_MOD_BASE))

#define HLP_MOD_VLAN_ETYPE_l_TAG_TYPE                           0
#define HLP_MOD_VLAN_ETYPE_h_TAG_TYPE                           15

#define HLP_MOD_PRELOAD0_WIDTH                                  2
#define HLP_MOD_PRELOAD0_ENTRIES_0                              16
#define HLP_MOD_PRELOAD0_ENTRIES_1                              4
#define HLP_MOD_PRELOAD0(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0118A00) + (HLP_MOD_BASE))

#define HLP_MOD_PRELOAD0_l_OTR1                                 48
#define HLP_MOD_PRELOAD0_h_OTR1                                 63
#define HLP_MOD_PRELOAD0_l_OTR2                                 32
#define HLP_MOD_PRELOAD0_h_OTR2                                 47
#define HLP_MOD_PRELOAD0_l_MPLS                                 16
#define HLP_MOD_PRELOAD0_h_MPLS                                 31
#define HLP_MOD_PRELOAD0_l_QOS                                  0
#define HLP_MOD_PRELOAD0_h_QOS                                  15

#define HLP_MOD_PRELOAD1_WIDTH                                  2
#define HLP_MOD_PRELOAD1_ENTRIES_0                              16
#define HLP_MOD_PRELOAD1_ENTRIES_1                              4
#define HLP_MOD_PRELOAD1(index1, index0, word)                  ((0x0000080) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0118C00) + (HLP_MOD_BASE))

#define HLP_MOD_PRELOAD1_l_INR                                  48
#define HLP_MOD_PRELOAD1_h_INR                                  63
#define HLP_MOD_PRELOAD1_l_META0                                32
#define HLP_MOD_PRELOAD1_h_META0                                47
#define HLP_MOD_PRELOAD1_l_META1                                16
#define HLP_MOD_PRELOAD1_h_META1                                31
#define HLP_MOD_PRELOAD1_l_META2                                0
#define HLP_MOD_PRELOAD1_h_META2                                15

#define HLP_MOD_DOMAIN_TCAM_KEY_WIDTH                           2
#define HLP_MOD_DOMAIN_TCAM_KEY_ENTRIES                         64
#define HLP_MOD_DOMAIN_TCAM_KEY(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0118E00) + (HLP_MOD_BASE))

#define HLP_MOD_DOMAIN_TCAM_KEY_l_PORT                          28
#define HLP_MOD_DOMAIN_TCAM_KEY_h_PORT                          33
#define HLP_MOD_DOMAIN_TCAM_KEY_l_OPERATOR_ID                   24
#define HLP_MOD_DOMAIN_TCAM_KEY_h_OPERATOR_ID                   27
#define HLP_MOD_DOMAIN_TCAM_KEY_l_VID1                          12
#define HLP_MOD_DOMAIN_TCAM_KEY_h_VID1                          23
#define HLP_MOD_DOMAIN_TCAM_KEY_l_VID2                          0
#define HLP_MOD_DOMAIN_TCAM_KEY_h_VID2                          11

#define HLP_MOD_DOMAIN_TCAM_MASK_WIDTH                          2
#define HLP_MOD_DOMAIN_TCAM_MASK_ENTRIES                        64
#define HLP_MOD_DOMAIN_TCAM_MASK(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0119000) + (HLP_MOD_BASE))

#define HLP_MOD_DOMAIN_TCAM_MASK_l_PORT                         28
#define HLP_MOD_DOMAIN_TCAM_MASK_h_PORT                         33
#define HLP_MOD_DOMAIN_TCAM_MASK_l_OPERATOR_ID                  24
#define HLP_MOD_DOMAIN_TCAM_MASK_h_OPERATOR_ID                  27
#define HLP_MOD_DOMAIN_TCAM_MASK_l_VID1                         12
#define HLP_MOD_DOMAIN_TCAM_MASK_h_VID1                         23
#define HLP_MOD_DOMAIN_TCAM_MASK_l_VID2                         0
#define HLP_MOD_DOMAIN_TCAM_MASK_h_VID2                         11

#define HLP_MOD_DOMAIN_ACTION_WIDTH                             2
#define HLP_MOD_DOMAIN_ACTION_ENTRIES                           64
#define HLP_MOD_DOMAIN_ACTION(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0119200) + (HLP_MOD_BASE))

#define HLP_MOD_DOMAIN_ACTION_l_PRIORITY_PROFILE                0
#define HLP_MOD_DOMAIN_ACTION_h_PRIORITY_PROFILE                4

#define HLP_MOD_DSCP_MAP_WIDTH                                  2
#define HLP_MOD_DSCP_MAP_ENTRIES                                256
#define HLP_MOD_DSCP_MAP(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0119800) + (HLP_MOD_BASE))

#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_7                        42
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_7                        47
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_6                        36
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_6                        41
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_5                        30
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_5                        35
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_4                        24
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_4                        29
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_3                        18
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_3                        23
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_2                        12
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_2                        17
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_1                        6
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_1                        11
#define HLP_MOD_DSCP_MAP_l_EGRESS_DSCP_0                        0
#define HLP_MOD_DSCP_MAP_h_EGRESS_DSCP_0                        5

#define HLP_MOD_VPRI1_MAP_WIDTH                                 2
#define HLP_MOD_VPRI1_MAP_ENTRIES                               32
#define HLP_MOD_VPRI1_MAP(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011A000) + (HLP_MOD_BASE))

#define HLP_MOD_VPRI1_MAP_l_VPRI_15                             60
#define HLP_MOD_VPRI1_MAP_h_VPRI_15                             63
#define HLP_MOD_VPRI1_MAP_l_VPRI_14                             56
#define HLP_MOD_VPRI1_MAP_h_VPRI_14                             59
#define HLP_MOD_VPRI1_MAP_l_VPRI_13                             52
#define HLP_MOD_VPRI1_MAP_h_VPRI_13                             55
#define HLP_MOD_VPRI1_MAP_l_VPRI_12                             48
#define HLP_MOD_VPRI1_MAP_h_VPRI_12                             51
#define HLP_MOD_VPRI1_MAP_l_VPRI_11                             44
#define HLP_MOD_VPRI1_MAP_h_VPRI_11                             47
#define HLP_MOD_VPRI1_MAP_l_VPRI_10                             40
#define HLP_MOD_VPRI1_MAP_h_VPRI_10                             43
#define HLP_MOD_VPRI1_MAP_l_VPRI_9                              36
#define HLP_MOD_VPRI1_MAP_h_VPRI_9                              39
#define HLP_MOD_VPRI1_MAP_l_VPRI_8                              32
#define HLP_MOD_VPRI1_MAP_h_VPRI_8                              35
#define HLP_MOD_VPRI1_MAP_l_VPRI_7                              28
#define HLP_MOD_VPRI1_MAP_h_VPRI_7                              31
#define HLP_MOD_VPRI1_MAP_l_VPRI_6                              24
#define HLP_MOD_VPRI1_MAP_h_VPRI_6                              27
#define HLP_MOD_VPRI1_MAP_l_VPRI_5                              20
#define HLP_MOD_VPRI1_MAP_h_VPRI_5                              23
#define HLP_MOD_VPRI1_MAP_l_VPRI_4                              16
#define HLP_MOD_VPRI1_MAP_h_VPRI_4                              19
#define HLP_MOD_VPRI1_MAP_l_VPRI_3                              12
#define HLP_MOD_VPRI1_MAP_h_VPRI_3                              15
#define HLP_MOD_VPRI1_MAP_l_VPRI_2                              8
#define HLP_MOD_VPRI1_MAP_h_VPRI_2                              11
#define HLP_MOD_VPRI1_MAP_l_VPRI_1                              4
#define HLP_MOD_VPRI1_MAP_h_VPRI_1                              7
#define HLP_MOD_VPRI1_MAP_l_VPRI_0                              0
#define HLP_MOD_VPRI1_MAP_h_VPRI_0                              3

#define HLP_MOD_VPRI2_MAP_WIDTH                                 2
#define HLP_MOD_VPRI2_MAP_ENTRIES                               32
#define HLP_MOD_VPRI2_MAP(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011A100) + (HLP_MOD_BASE))

#define HLP_MOD_VPRI2_MAP_l_VPRI_15                             60
#define HLP_MOD_VPRI2_MAP_h_VPRI_15                             63
#define HLP_MOD_VPRI2_MAP_l_VPRI_14                             56
#define HLP_MOD_VPRI2_MAP_h_VPRI_14                             59
#define HLP_MOD_VPRI2_MAP_l_VPRI_13                             52
#define HLP_MOD_VPRI2_MAP_h_VPRI_13                             55
#define HLP_MOD_VPRI2_MAP_l_VPRI_12                             48
#define HLP_MOD_VPRI2_MAP_h_VPRI_12                             51
#define HLP_MOD_VPRI2_MAP_l_VPRI_11                             44
#define HLP_MOD_VPRI2_MAP_h_VPRI_11                             47
#define HLP_MOD_VPRI2_MAP_l_VPRI_10                             40
#define HLP_MOD_VPRI2_MAP_h_VPRI_10                             43
#define HLP_MOD_VPRI2_MAP_l_VPRI_9                              36
#define HLP_MOD_VPRI2_MAP_h_VPRI_9                              39
#define HLP_MOD_VPRI2_MAP_l_VPRI_8                              32
#define HLP_MOD_VPRI2_MAP_h_VPRI_8                              35
#define HLP_MOD_VPRI2_MAP_l_VPRI_7                              28
#define HLP_MOD_VPRI2_MAP_h_VPRI_7                              31
#define HLP_MOD_VPRI2_MAP_l_VPRI_6                              24
#define HLP_MOD_VPRI2_MAP_h_VPRI_6                              27
#define HLP_MOD_VPRI2_MAP_l_VPRI_5                              20
#define HLP_MOD_VPRI2_MAP_h_VPRI_5                              23
#define HLP_MOD_VPRI2_MAP_l_VPRI_4                              16
#define HLP_MOD_VPRI2_MAP_h_VPRI_4                              19
#define HLP_MOD_VPRI2_MAP_l_VPRI_3                              12
#define HLP_MOD_VPRI2_MAP_h_VPRI_3                              15
#define HLP_MOD_VPRI2_MAP_l_VPRI_2                              8
#define HLP_MOD_VPRI2_MAP_h_VPRI_2                              11
#define HLP_MOD_VPRI2_MAP_l_VPRI_1                              4
#define HLP_MOD_VPRI2_MAP_h_VPRI_1                              7
#define HLP_MOD_VPRI2_MAP_l_VPRI_0                              0
#define HLP_MOD_VPRI2_MAP_h_VPRI_0                              3

#define HLP_MOD_DGLORT_MAP_WIDTH                                2
#define HLP_MOD_DGLORT_MAP_ENTRIES                              64
#define HLP_MOD_DGLORT_MAP(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011A200) + (HLP_MOD_BASE))

#define HLP_MOD_DGLORT_MAP_l_VALUE                              16
#define HLP_MOD_DGLORT_MAP_h_VALUE                              31
#define HLP_MOD_DGLORT_MAP_l_MASK                               0
#define HLP_MOD_DGLORT_MAP_h_MASK                               15

#define HLP_MOD_DGLORT_DEC_WIDTH                                2
#define HLP_MOD_DGLORT_DEC_ENTRIES                              64
#define HLP_MOD_DGLORT_DEC(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011A400) + (HLP_MOD_BASE))

#define HLP_MOD_DGLORT_DEC_l_QUEUE_BASE                         27
#define HLP_MOD_DGLORT_DEC_h_QUEUE_BASE                         37
#define HLP_MOD_DGLORT_DEC_l_QUEUE_OFFSET_START                 23
#define HLP_MOD_DGLORT_DEC_h_QUEUE_OFFSET_START                 26
#define HLP_MOD_DGLORT_DEC_l_QUEUE_OFFSET_LEN                   19
#define HLP_MOD_DGLORT_DEC_h_QUEUE_OFFSET_LEN                   22
#define HLP_MOD_DGLORT_DEC_l_NUM_PRIORITY_BITS                  17
#define HLP_MOD_DGLORT_DEC_h_NUM_PRIORITY_BITS                  18
#define HLP_MOD_DGLORT_DEC_l_FUNCTION_BASE                      9
#define HLP_MOD_DGLORT_DEC_h_FUNCTION_BASE                      16
#define HLP_MOD_DGLORT_DEC_l_FUNCTION_OFFSET_START              5
#define HLP_MOD_DGLORT_DEC_h_FUNCTION_OFFSET_START              8
#define HLP_MOD_DGLORT_DEC_l_FUNCTION_OFFSET_LEN                1
#define HLP_MOD_DGLORT_DEC_h_FUNCTION_OFFSET_LEN                4
#define HLP_MOD_DGLORT_DEC_b_FUNCTION_TYPE                      0

#define HLP_MOD_RIMMON_FN_WIDTH                                 2
#define HLP_MOD_RIMMON_FN(word)                                 (((word)*4) + (0x011A600) + (HLP_MOD_BASE))

#define HLP_MOD_RIMMON_FN_l_PORT_MASK                           8
#define HLP_MOD_RIMMON_FN_h_PORT_MASK                           31
#define HLP_MOD_RIMMON_FN_l_NEW_TYPE                            0
#define HLP_MOD_RIMMON_FN_h_NEW_TYPE                            7

#define HLP_MOD_CPM_FN_WIDTH                                    2
#define HLP_MOD_CPM_FN(word)                                    (((word)*4) + (0x011A608) + (HLP_MOD_BASE))

#define HLP_MOD_CPM_FN_l_PORT_MASK                              0
#define HLP_MOD_CPM_FN_h_PORT_MASK                              23

#define HLP_MOD_CD_FN_WIDTH                                     2
#define HLP_MOD_CD_FN(word)                                     (((word)*4) + (0x011A610) + (HLP_MOD_BASE))

#define HLP_MOD_CD_FN_l_MODE_23                                 46
#define HLP_MOD_CD_FN_h_MODE_23                                 47
#define HLP_MOD_CD_FN_l_MODE_22                                 44
#define HLP_MOD_CD_FN_h_MODE_22                                 45
#define HLP_MOD_CD_FN_l_MODE_21                                 42
#define HLP_MOD_CD_FN_h_MODE_21                                 43
#define HLP_MOD_CD_FN_l_MODE_20                                 40
#define HLP_MOD_CD_FN_h_MODE_20                                 41
#define HLP_MOD_CD_FN_l_MODE_19                                 38
#define HLP_MOD_CD_FN_h_MODE_19                                 39
#define HLP_MOD_CD_FN_l_MODE_18                                 36
#define HLP_MOD_CD_FN_h_MODE_18                                 37
#define HLP_MOD_CD_FN_l_MODE_17                                 34
#define HLP_MOD_CD_FN_h_MODE_17                                 35
#define HLP_MOD_CD_FN_l_MODE_16                                 32
#define HLP_MOD_CD_FN_h_MODE_16                                 33
#define HLP_MOD_CD_FN_l_MODE_15                                 30
#define HLP_MOD_CD_FN_h_MODE_15                                 31
#define HLP_MOD_CD_FN_l_MODE_14                                 28
#define HLP_MOD_CD_FN_h_MODE_14                                 29
#define HLP_MOD_CD_FN_l_MODE_13                                 26
#define HLP_MOD_CD_FN_h_MODE_13                                 27
#define HLP_MOD_CD_FN_l_MODE_12                                 24
#define HLP_MOD_CD_FN_h_MODE_12                                 25
#define HLP_MOD_CD_FN_l_MODE_11                                 22
#define HLP_MOD_CD_FN_h_MODE_11                                 23
#define HLP_MOD_CD_FN_l_MODE_10                                 20
#define HLP_MOD_CD_FN_h_MODE_10                                 21
#define HLP_MOD_CD_FN_l_MODE_9                                  18
#define HLP_MOD_CD_FN_h_MODE_9                                  19
#define HLP_MOD_CD_FN_l_MODE_8                                  16
#define HLP_MOD_CD_FN_h_MODE_8                                  17
#define HLP_MOD_CD_FN_l_MODE_7                                  14
#define HLP_MOD_CD_FN_h_MODE_7                                  15
#define HLP_MOD_CD_FN_l_MODE_6                                  12
#define HLP_MOD_CD_FN_h_MODE_6                                  13
#define HLP_MOD_CD_FN_l_MODE_5                                  10
#define HLP_MOD_CD_FN_h_MODE_5                                  11
#define HLP_MOD_CD_FN_l_MODE_4                                  8
#define HLP_MOD_CD_FN_h_MODE_4                                  9
#define HLP_MOD_CD_FN_l_MODE_3                                  6
#define HLP_MOD_CD_FN_h_MODE_3                                  7
#define HLP_MOD_CD_FN_l_MODE_2                                  4
#define HLP_MOD_CD_FN_h_MODE_2                                  5
#define HLP_MOD_CD_FN_l_MODE_1                                  2
#define HLP_MOD_CD_FN_h_MODE_1                                  3
#define HLP_MOD_CD_FN_l_MODE_0                                  0
#define HLP_MOD_CD_FN_h_MODE_0                                  1

#define HLP_MOD_CD_MAP_WIDTH                                    2
#define HLP_MOD_CD_MAP_ENTRIES                                  4
#define HLP_MOD_CD_MAP(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011A620) + (HLP_MOD_BASE))

#define HLP_MOD_CD_MAP_l_CD_15                                  45
#define HLP_MOD_CD_MAP_h_CD_15                                  47
#define HLP_MOD_CD_MAP_l_CD_14                                  42
#define HLP_MOD_CD_MAP_h_CD_14                                  44
#define HLP_MOD_CD_MAP_l_CD_13                                  39
#define HLP_MOD_CD_MAP_h_CD_13                                  41
#define HLP_MOD_CD_MAP_l_CD_12                                  36
#define HLP_MOD_CD_MAP_h_CD_12                                  38
#define HLP_MOD_CD_MAP_l_CD_11                                  33
#define HLP_MOD_CD_MAP_h_CD_11                                  35
#define HLP_MOD_CD_MAP_l_CD_10                                  30
#define HLP_MOD_CD_MAP_h_CD_10                                  32
#define HLP_MOD_CD_MAP_l_CD_9                                   27
#define HLP_MOD_CD_MAP_h_CD_9                                   29
#define HLP_MOD_CD_MAP_l_CD_8                                   24
#define HLP_MOD_CD_MAP_h_CD_8                                   26
#define HLP_MOD_CD_MAP_l_CD_7                                   21
#define HLP_MOD_CD_MAP_h_CD_7                                   23
#define HLP_MOD_CD_MAP_l_CD_6                                   18
#define HLP_MOD_CD_MAP_h_CD_6                                   20
#define HLP_MOD_CD_MAP_l_CD_5                                   15
#define HLP_MOD_CD_MAP_h_CD_5                                   17
#define HLP_MOD_CD_MAP_l_CD_4                                   12
#define HLP_MOD_CD_MAP_h_CD_4                                   14
#define HLP_MOD_CD_MAP_l_CD_3                                   9
#define HLP_MOD_CD_MAP_h_CD_3                                   11
#define HLP_MOD_CD_MAP_l_CD_2                                   6
#define HLP_MOD_CD_MAP_h_CD_2                                   8
#define HLP_MOD_CD_MAP_l_CD_1                                   3
#define HLP_MOD_CD_MAP_h_CD_1                                   5
#define HLP_MOD_CD_MAP_l_CD_0                                   0
#define HLP_MOD_CD_MAP_h_CD_0                                   2

#define HLP_MOD_DS_EXP_WIDTH                                    2
#define HLP_MOD_DS_EXP_ENTRIES                                  512
#define HLP_MOD_DS_EXP(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011B000) + (HLP_MOD_BASE))

#define HLP_MOD_DS_EXP_l_EXP_15                                 45
#define HLP_MOD_DS_EXP_h_EXP_15                                 47
#define HLP_MOD_DS_EXP_l_EXP_14                                 42
#define HLP_MOD_DS_EXP_h_EXP_14                                 44
#define HLP_MOD_DS_EXP_l_EXP_13                                 39
#define HLP_MOD_DS_EXP_h_EXP_13                                 41
#define HLP_MOD_DS_EXP_l_EXP_12                                 36
#define HLP_MOD_DS_EXP_h_EXP_12                                 38
#define HLP_MOD_DS_EXP_l_EXP_11                                 33
#define HLP_MOD_DS_EXP_h_EXP_11                                 35
#define HLP_MOD_DS_EXP_l_EXP_10                                 30
#define HLP_MOD_DS_EXP_h_EXP_10                                 32
#define HLP_MOD_DS_EXP_l_EXP_9                                  27
#define HLP_MOD_DS_EXP_h_EXP_9                                  29
#define HLP_MOD_DS_EXP_l_EXP_8                                  24
#define HLP_MOD_DS_EXP_h_EXP_8                                  26
#define HLP_MOD_DS_EXP_l_EXP_7                                  21
#define HLP_MOD_DS_EXP_h_EXP_7                                  23
#define HLP_MOD_DS_EXP_l_EXP_6                                  18
#define HLP_MOD_DS_EXP_h_EXP_6                                  20
#define HLP_MOD_DS_EXP_l_EXP_5                                  15
#define HLP_MOD_DS_EXP_h_EXP_5                                  17
#define HLP_MOD_DS_EXP_l_EXP_4                                  12
#define HLP_MOD_DS_EXP_h_EXP_4                                  14
#define HLP_MOD_DS_EXP_l_EXP_3                                  9
#define HLP_MOD_DS_EXP_h_EXP_3                                  11
#define HLP_MOD_DS_EXP_l_EXP_2                                  6
#define HLP_MOD_DS_EXP_h_EXP_2                                  8
#define HLP_MOD_DS_EXP_l_EXP_1                                  3
#define HLP_MOD_DS_EXP_h_EXP_1                                  5
#define HLP_MOD_DS_EXP_l_EXP_0                                  0
#define HLP_MOD_DS_EXP_h_EXP_0                                  2

#define HLP_MOD_EXP_DS_WIDTH                                    2
#define HLP_MOD_EXP_DS_ENTRIES                                  16
#define HLP_MOD_EXP_DS(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011C000) + (HLP_MOD_BASE))

#define HLP_MOD_EXP_DS_l_DS_7                                   56
#define HLP_MOD_EXP_DS_h_DS_7                                   63
#define HLP_MOD_EXP_DS_l_DS_6                                   48
#define HLP_MOD_EXP_DS_h_DS_6                                   55
#define HLP_MOD_EXP_DS_l_DS_5                                   40
#define HLP_MOD_EXP_DS_h_DS_5                                   47
#define HLP_MOD_EXP_DS_l_DS_4                                   32
#define HLP_MOD_EXP_DS_h_DS_4                                   39
#define HLP_MOD_EXP_DS_l_DS_3                                   24
#define HLP_MOD_EXP_DS_h_DS_3                                   31
#define HLP_MOD_EXP_DS_l_DS_2                                   16
#define HLP_MOD_EXP_DS_h_DS_2                                   23
#define HLP_MOD_EXP_DS_l_DS_1                                   8
#define HLP_MOD_EXP_DS_h_DS_1                                   15
#define HLP_MOD_EXP_DS_l_DS_0                                   0
#define HLP_MOD_EXP_DS_h_DS_0                                   7

#define HLP_MOD_CSUM_CFG_WIDTH                                  2
#define HLP_MOD_CSUM_CFG(word)                                  (((word)*4) + (0x011C080) + (HLP_MOD_BASE))

#define HLP_MOD_CSUM_CFG_b_TCP_ZERO_TRANSMIT                    0

#define HLP_MOD_MPLS_STACK_ET_WIDTH                             2
#define HLP_MOD_MPLS_STACK_ET(word)                             (((word)*4) + (0x011C088) + (HLP_MOD_BASE))

#define HLP_MOD_MPLS_STACK_ET_b_USE_DMAC_MCAST                  33
#define HLP_MOD_MPLS_STACK_ET_b_USE_IPP_MCAST                   32
#define HLP_MOD_MPLS_STACK_ET_l_UCAST_ET                        16
#define HLP_MOD_MPLS_STACK_ET_h_UCAST_ET                        31
#define HLP_MOD_MPLS_STACK_ET_l_MCAST_ET                        0
#define HLP_MOD_MPLS_STACK_ET_h_MCAST_ET                        15

#define HLP_MOD_MPLS_RESTORE_ET_WIDTH                           2
#define HLP_MOD_MPLS_RESTORE_ET(word)                           (((word)*4) + (0x011C090) + (HLP_MOD_BASE))

#define HLP_MOD_MPLS_RESTORE_ET_l_SPLIT                         32
#define HLP_MOD_MPLS_RESTORE_ET_h_SPLIT                         51
#define HLP_MOD_MPLS_RESTORE_ET_l_ET1                           16
#define HLP_MOD_MPLS_RESTORE_ET_h_ET1                           31
#define HLP_MOD_MPLS_RESTORE_ET_l_ET2                           0
#define HLP_MOD_MPLS_RESTORE_ET_h_ET2                           15

#define HLP_MOD_AQM_PROFILE_WIDTH                               2
#define HLP_MOD_AQM_PROFILE_ENTRIES                             256
#define HLP_MOD_AQM_PROFILE(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011C800) + (HLP_MOD_BASE))

#define HLP_MOD_AQM_PROFILE_l_PROFILE_7                         35
#define HLP_MOD_AQM_PROFILE_h_PROFILE_7                         39
#define HLP_MOD_AQM_PROFILE_l_PROFILE_6                         30
#define HLP_MOD_AQM_PROFILE_h_PROFILE_6                         34
#define HLP_MOD_AQM_PROFILE_l_PROFILE_5                         25
#define HLP_MOD_AQM_PROFILE_h_PROFILE_5                         29
#define HLP_MOD_AQM_PROFILE_l_PROFILE_4                         20
#define HLP_MOD_AQM_PROFILE_h_PROFILE_4                         24
#define HLP_MOD_AQM_PROFILE_l_PROFILE_3                         15
#define HLP_MOD_AQM_PROFILE_h_PROFILE_3                         19
#define HLP_MOD_AQM_PROFILE_l_PROFILE_2                         10
#define HLP_MOD_AQM_PROFILE_h_PROFILE_2                         14
#define HLP_MOD_AQM_PROFILE_l_PROFILE_1                         5
#define HLP_MOD_AQM_PROFILE_h_PROFILE_1                         9
#define HLP_MOD_AQM_PROFILE_l_PROFILE_0                         0
#define HLP_MOD_AQM_PROFILE_h_PROFILE_0                         4

#define HLP_MOD_WRED_LEVEL_WIDTH                                2
#define HLP_MOD_WRED_LEVEL_ENTRIES                              16
#define HLP_MOD_WRED_LEVEL(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011D000) + (HLP_MOD_BASE))

#define HLP_MOD_WRED_LEVEL_l_WRED_LEVEL                         0
#define HLP_MOD_WRED_LEVEL_h_WRED_LEVEL                         15

#define HLP_MOD_STATS_BANK_FRAME_WIDTH                          2
#define HLP_MOD_STATS_BANK_FRAME_ENTRIES                        384
#define HLP_MOD_STATS_BANK_FRAME(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011E000) + (HLP_MOD_BASE))

#define HLP_MOD_STATS_BANK_FRAME_l_FRAME_COUNTER                0
#define HLP_MOD_STATS_BANK_FRAME_h_FRAME_COUNTER                47

#define HLP_MOD_STATS_BANK_BYTE_WIDTH                           2
#define HLP_MOD_STATS_BANK_BYTE_ENTRIES                         384
#define HLP_MOD_STATS_BANK_BYTE(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x011F000) + (HLP_MOD_BASE))

#define HLP_MOD_STATS_BANK_BYTE_l_BYTE_COUNTER                  0
#define HLP_MOD_STATS_BANK_BYTE_h_BYTE_COUNTER                  55

#define HLP_MOD_STATS_PER_PORT_LEN_WIDTH                        2
#define HLP_MOD_STATS_PER_PORT_LEN_ENTRIES                      24
#define HLP_MOD_STATS_PER_PORT_LEN(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0120000) + (HLP_MOD_BASE))

#define HLP_MOD_STATS_PER_PORT_LEN_l_LENGTH                     0
#define HLP_MOD_STATS_PER_PORT_LEN_h_LENGTH                     13

#define HLP_MOD_SAVED_HDR_WIDTH                                 2
#define HLP_MOD_SAVED_HDR_ENTRIES                               24
#define HLP_MOD_SAVED_HDR(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0120100) + (HLP_MOD_BASE))

#define HLP_MOD_SAVED_HDR_l_ROT                                 19
#define HLP_MOD_SAVED_HDR_h_ROT                                 27
#define HLP_MOD_SAVED_HDR_l_ERR                                 17
#define HLP_MOD_SAVED_HDR_h_ERR                                 18
#define HLP_MOD_SAVED_HDR_b_TRUNC                               16
#define HLP_MOD_SAVED_HDR_l_TX_DISP                             12
#define HLP_MOD_SAVED_HDR_h_TX_DISP                             15
#define HLP_MOD_SAVED_HDR_b_TX_DROP                             11
#define HLP_MOD_SAVED_HDR_l_L2_COUNT                            6
#define HLP_MOD_SAVED_HDR_h_L2_COUNT                            10
#define HLP_MOD_SAVED_HDR_b_TX_FREE                             5
#define HLP_MOD_SAVED_HDR_b_EPOCH                               4
#define HLP_MOD_SAVED_HDR_b_SMP                                 3
#define HLP_MOD_SAVED_HDR_l_TC                                  0
#define HLP_MOD_SAVED_HDR_h_TC                                  2

#define HLP_MOD_UPDATE_ERROR_RECORD_WIDTH                       2
#define HLP_MOD_UPDATE_ERROR_RECORD(word)                       (((word)*4) + (0x0120200) + (HLP_MOD_BASE))

#define HLP_MOD_UPDATE_ERROR_RECORD_b_WINDOW_PARSING            44
#define HLP_MOD_UPDATE_ERROR_RECORD_l_MIRROR_PROFILE            38
#define HLP_MOD_UPDATE_ERROR_RECORD_h_MIRROR_PROFILE            43
#define HLP_MOD_UPDATE_ERROR_RECORD_l_MIR_TYPE                  36
#define HLP_MOD_UPDATE_ERROR_RECORD_h_MIR_TYPE                  37
#define HLP_MOD_UPDATE_ERROR_RECORD_l_TX_TAG                    34
#define HLP_MOD_UPDATE_ERROR_RECORD_h_TX_TAG                    35
#define HLP_MOD_UPDATE_ERROR_RECORD_l_MPLS_POP                  31
#define HLP_MOD_UPDATE_ERROR_RECORD_h_MPLS_POP                  33
#define HLP_MOD_UPDATE_ERROR_RECORD_l_MOD_IDX                   13
#define HLP_MOD_UPDATE_ERROR_RECORD_h_MOD_IDX                   30
#define HLP_MOD_UPDATE_ERROR_RECORD_l_TX_PORT                   8
#define HLP_MOD_UPDATE_ERROR_RECORD_h_TX_PORT                   12
#define HLP_MOD_UPDATE_ERROR_RECORD_l_REASON_CODE               0
#define HLP_MOD_UPDATE_ERROR_RECORD_h_REASON_CODE               7

#define HLP_MOD_IP_WIDTH                                        2
#define HLP_MOD_IP(word)                                        (((word)*4) + (0x0120208) + (HLP_MOD_BASE))

#define HLP_MOD_IP_b_ECN_DROP                                   36
#define HLP_MOD_IP_b_TTL1_DROP                                  35
#define HLP_MOD_IP_b_LOOPBACK_DROP                              34
#define HLP_MOD_IP_b_TIMEOUT_DROP                               33
#define HLP_MOD_IP_b_L3_LEN_L4_CSUM_ERROR_MARK                  32
#define HLP_MOD_IP_b_L4_CSUM_ERROR_DROP                         31
#define HLP_MOD_IP_b_L3_LEN_ERROR_DROP                          30
#define HLP_MOD_IP_b_MARKER_ERROR_DROP                          29
#define HLP_MOD_IP_b_TX_ERROR_DROP                              28
#define HLP_MOD_IP_b_TX_ECC_DROP                                27
#define HLP_MOD_IP_b_INNER_L4_NONEXIST                          26
#define HLP_MOD_IP_b_OUTER_L4_NONEXIST                          25
#define HLP_MOD_IP_b_INNER_IP_NONEXIST                          24
#define HLP_MOD_IP_b_OUTER_IP_NONEXIST                          23
#define HLP_MOD_IP_b_INNER_MAC_NONEXIST                         22
#define HLP_MOD_IP_b_OUTER_MAC_NONEXIST                         21
#define HLP_MOD_IP_b_SIZE_ERROR_MIN                             20
#define HLP_MOD_IP_b_SIZE_ERROR_MAX                             19
#define HLP_MOD_IP_b_PKT_LEN_UPDATE                             18
#define HLP_MOD_IP_b_TTL_DEC_BELOW0                             17
#define HLP_MOD_IP_b_TTLDS_SRC_NONEXIST                         16
#define HLP_MOD_IP_b_TTLDS_TGT_NONEXIST                         15
#define HLP_MOD_IP_b_INNER_IP_MISMATCH                          14
#define HLP_MOD_IP_b_OUTER_IP_MISMATCH                          13
#define HLP_MOD_IP_b_MPLS_POP_EMPTY                             12
#define HLP_MOD_IP_b_POP_ELI_EMPTY                              11
#define HLP_MOD_IP_b_POP_AL_EMPTY                               10
#define HLP_MOD_IP_b_MPLS_PUSH_FULL                             9
#define HLP_MOD_IP_b_PUSH_ELI_FULL                              8
#define HLP_MOD_IP_b_PUSH_AL_FULL                               7
#define HLP_MOD_IP_b_INNER_TAG_EMPTY                            6
#define HLP_MOD_IP_b_OUTER_TAG_EMPTY                            5
#define HLP_MOD_IP_b_VLAN_TAG_EMPTY                             4
#define HLP_MOD_IP_b_INNER_TAG_FULL                             3
#define HLP_MOD_IP_b_OUTER_TAG_FULL                             2
#define HLP_MOD_IP_b_VLAN_TAG_FULL                              1
#define HLP_MOD_IP_b_MEM_ERROR                                  0

#define HLP_MOD_IM_WIDTH                                        2
#define HLP_MOD_IM(word)                                        (((word)*4) + (0x0120210) + (HLP_MOD_BASE))

#define HLP_MOD_IM_b_ECN_DROP                                   36
#define HLP_MOD_IM_b_TTL1_DROP                                  35
#define HLP_MOD_IM_b_LOOPBACK_DROP                              34
#define HLP_MOD_IM_b_TIMEOUT_DROP                               33
#define HLP_MOD_IM_b_L3_LEN_L4_CSUM_ERROR_MARK                  32
#define HLP_MOD_IM_b_L4_CSUM_ERROR_DROP                         31
#define HLP_MOD_IM_b_L3_LEN_ERROR_DROP                          30
#define HLP_MOD_IM_b_MARKER_ERROR_DROP                          29
#define HLP_MOD_IM_b_TX_ERROR_DROP                              28
#define HLP_MOD_IM_b_TX_ECC_DROP                                27
#define HLP_MOD_IM_b_INNER_L4_NONEXIST                          26
#define HLP_MOD_IM_b_OUTER_L4_NONEXIST                          25
#define HLP_MOD_IM_b_INNER_IP_NONEXIST                          24
#define HLP_MOD_IM_b_OUTER_IP_NONEXIST                          23
#define HLP_MOD_IM_b_INNER_MAC_NONEXIST                         22
#define HLP_MOD_IM_b_OUTER_MAC_NONEXIST                         21
#define HLP_MOD_IM_b_SIZE_ERROR_MIN                             20
#define HLP_MOD_IM_b_SIZE_ERROR_MAX                             19
#define HLP_MOD_IM_b_PKT_LEN_UPDATE                             18
#define HLP_MOD_IM_b_TTL_DEC_BELOW0                             17
#define HLP_MOD_IM_b_TTLDS_SRC_NONEXIST                         16
#define HLP_MOD_IM_b_TTLDS_TGT_NONEXIST                         15
#define HLP_MOD_IM_b_INNER_IP_MISMATCH                          14
#define HLP_MOD_IM_b_OUTER_IP_MISMATCH                          13
#define HLP_MOD_IM_b_MPLS_POP_EMPTY                             12
#define HLP_MOD_IM_b_POP_ELI_EMPTY                              11
#define HLP_MOD_IM_b_POP_AL_EMPTY                               10
#define HLP_MOD_IM_b_MPLS_PUSH_FULL                             9
#define HLP_MOD_IM_b_PUSH_ELI_FULL                              8
#define HLP_MOD_IM_b_PUSH_AL_FULL                               7
#define HLP_MOD_IM_b_INNER_TAG_EMPTY                            6
#define HLP_MOD_IM_b_OUTER_TAG_EMPTY                            5
#define HLP_MOD_IM_b_VLAN_TAG_EMPTY                             4
#define HLP_MOD_IM_b_INNER_TAG_FULL                             3
#define HLP_MOD_IM_b_OUTER_TAG_FULL                             2
#define HLP_MOD_IM_b_VLAN_TAG_FULL                              1
#define HLP_MOD_IM_b_MEM_ERROR                                  0


/******** MOD_SHELL_CTL_BASE *******/
#define HLP_MOD_SHELL_CTL_BASE                                  (0x4FFF000)
#define HLP_MOD_SHELL_CTL_SIZE                                  (0x0000400)

#define HLP_MOD_ECC_COR_ERR_WIDTH                               2
#define HLP_MOD_ECC_COR_ERR(word)                               (((word)*4) + (0x0000000) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_ECC_COR_ERR_l__RSVD_                            12
#define HLP_MOD_ECC_COR_ERR_h__RSVD_                            31
#define HLP_MOD_ECC_COR_ERR_l_COUNTER                           0
#define HLP_MOD_ECC_COR_ERR_h_COUNTER                           11

#define HLP_MOD_ECC_UNCOR_ERR_WIDTH                             2
#define HLP_MOD_ECC_UNCOR_ERR(word)                             (((word)*4) + (0x0000008) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_ECC_UNCOR_ERR_l__RSVD_                          12
#define HLP_MOD_ECC_UNCOR_ERR_h__RSVD_                          31
#define HLP_MOD_ECC_UNCOR_ERR_l_COUNTER                         0
#define HLP_MOD_ECC_UNCOR_ERR_h_COUNTER                         11

#define HLP_MOD_AQM_PROFILE_STATUS_WIDTH                        2
#define HLP_MOD_AQM_PROFILE_STATUS(word)                        (((word)*4) + (0x0000010) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_AQM_PROFILE_STATUS_l__RSVD1_                    30
#define HLP_MOD_AQM_PROFILE_STATUS_h__RSVD1_                    31
#define HLP_MOD_AQM_PROFILE_STATUS_l_ERROR_ADDRESS              12
#define HLP_MOD_AQM_PROFILE_STATUS_h_ERROR_ADDRESS              29
#define HLP_MOD_AQM_PROFILE_STATUS_l__RSVD0_                    4
#define HLP_MOD_AQM_PROFILE_STATUS_h__RSVD0_                    11
#define HLP_MOD_AQM_PROFILE_STATUS_b_GLOBAL_INIT_DONE           3
#define HLP_MOD_AQM_PROFILE_STATUS_b_INIT_DONE                  2
#define HLP_MOD_AQM_PROFILE_STATUS_b_ECC_CORRECTABLE            1
#define HLP_MOD_AQM_PROFILE_STATUS_b_ECC_UNCORRECTABLE          0

#define HLP_MOD_AQM_PROFILE_CONFIG_WIDTH                        2
#define HLP_MOD_AQM_PROFILE_CONFIG(word)                        (((word)*4) + (0x0000018) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_AQM_PROFILE_CONFIG_l_GEN_ECC_INST_NUM           25
#define HLP_MOD_AQM_PROFILE_CONFIG_h_GEN_ECC_INST_NUM           31
#define HLP_MOD_AQM_PROFILE_CONFIG_l__RSVD3_                    20
#define HLP_MOD_AQM_PROFILE_CONFIG_h__RSVD3_                    24
#define HLP_MOD_AQM_PROFILE_CONFIG_l_READ_MARGIN                16
#define HLP_MOD_AQM_PROFILE_CONFIG_h_READ_MARGIN                19
#define HLP_MOD_AQM_PROFILE_CONFIG_l__RSVD2_                    13
#define HLP_MOD_AQM_PROFILE_CONFIG_h__RSVD2_                    15
#define HLP_MOD_AQM_PROFILE_CONFIG_b_READ_MARGIN_ENABLE         12
#define HLP_MOD_AQM_PROFILE_CONFIG_l__RSVD1_                    10
#define HLP_MOD_AQM_PROFILE_CONFIG_h__RSVD1_                    11
#define HLP_MOD_AQM_PROFILE_CONFIG_b_U_ECC_COUNT_ENABLE         9
#define HLP_MOD_AQM_PROFILE_CONFIG_b_C_ECC_COUNT_ENABLE         8
#define HLP_MOD_AQM_PROFILE_CONFIG_l__RSVD0_                    6
#define HLP_MOD_AQM_PROFILE_CONFIG_h__RSVD0_                    7
#define HLP_MOD_AQM_PROFILE_CONFIG_b_MASK_INT                   5
#define HLP_MOD_AQM_PROFILE_CONFIG_b_LS_BYPASS                  4
#define HLP_MOD_AQM_PROFILE_CONFIG_b_LS_FORCE                   3
#define HLP_MOD_AQM_PROFILE_CONFIG_b_INVERT_2                   2
#define HLP_MOD_AQM_PROFILE_CONFIG_b_INVERT_1                   1
#define HLP_MOD_AQM_PROFILE_CONFIG_b_ECC_ENABLE                 0

#define HLP_MOD_DESC_STATUS_WIDTH                               2
#define HLP_MOD_DESC_STATUS_ENTRIES                             16
#define HLP_MOD_DESC_STATUS(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000080) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DESC_STATUS_l__RSVD1_                           30
#define HLP_MOD_DESC_STATUS_h__RSVD1_                           31
#define HLP_MOD_DESC_STATUS_l_ERROR_ADDRESS                     12
#define HLP_MOD_DESC_STATUS_h_ERROR_ADDRESS                     29
#define HLP_MOD_DESC_STATUS_l__RSVD0_                           4
#define HLP_MOD_DESC_STATUS_h__RSVD0_                           11
#define HLP_MOD_DESC_STATUS_b_GLOBAL_INIT_DONE                  3
#define HLP_MOD_DESC_STATUS_b_INIT_DONE                         2
#define HLP_MOD_DESC_STATUS_b_ECC_CORRECTABLE                   1
#define HLP_MOD_DESC_STATUS_b_ECC_UNCORRECTABLE                 0

#define HLP_MOD_DESC_CONFIG_WIDTH                               2
#define HLP_MOD_DESC_CONFIG_ENTRIES                             16
#define HLP_MOD_DESC_CONFIG(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DESC_CONFIG_l_GEN_ECC_INST_NUM                  25
#define HLP_MOD_DESC_CONFIG_h_GEN_ECC_INST_NUM                  31
#define HLP_MOD_DESC_CONFIG_l__RSVD3_                           20
#define HLP_MOD_DESC_CONFIG_h__RSVD3_                           24
#define HLP_MOD_DESC_CONFIG_l_READ_MARGIN                       16
#define HLP_MOD_DESC_CONFIG_h_READ_MARGIN                       19
#define HLP_MOD_DESC_CONFIG_l__RSVD2_                           13
#define HLP_MOD_DESC_CONFIG_h__RSVD2_                           15
#define HLP_MOD_DESC_CONFIG_b_READ_MARGIN_ENABLE                12
#define HLP_MOD_DESC_CONFIG_l__RSVD1_                           10
#define HLP_MOD_DESC_CONFIG_h__RSVD1_                           11
#define HLP_MOD_DESC_CONFIG_b_U_ECC_COUNT_ENABLE                9
#define HLP_MOD_DESC_CONFIG_b_C_ECC_COUNT_ENABLE                8
#define HLP_MOD_DESC_CONFIG_l__RSVD0_                           6
#define HLP_MOD_DESC_CONFIG_h__RSVD0_                           7
#define HLP_MOD_DESC_CONFIG_b_MASK_INT                          5
#define HLP_MOD_DESC_CONFIG_b_LS_BYPASS                         4
#define HLP_MOD_DESC_CONFIG_b_LS_FORCE                          3
#define HLP_MOD_DESC_CONFIG_b_INVERT_2                          2
#define HLP_MOD_DESC_CONFIG_b_INVERT_1                          1
#define HLP_MOD_DESC_CONFIG_b_ECC_ENABLE                        0

#define HLP_MOD_DS_EXP_STATUS_WIDTH                             2
#define HLP_MOD_DS_EXP_STATUS(word)                             (((word)*4) + (0x0000180) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DS_EXP_STATUS_l__RSVD1_                         30
#define HLP_MOD_DS_EXP_STATUS_h__RSVD1_                         31
#define HLP_MOD_DS_EXP_STATUS_l_ERROR_ADDRESS                   12
#define HLP_MOD_DS_EXP_STATUS_h_ERROR_ADDRESS                   29
#define HLP_MOD_DS_EXP_STATUS_l__RSVD0_                         4
#define HLP_MOD_DS_EXP_STATUS_h__RSVD0_                         11
#define HLP_MOD_DS_EXP_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_MOD_DS_EXP_STATUS_b_INIT_DONE                       2
#define HLP_MOD_DS_EXP_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_MOD_DS_EXP_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_MOD_DS_EXP_CONFIG_WIDTH                             2
#define HLP_MOD_DS_EXP_CONFIG(word)                             (((word)*4) + (0x0000188) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DS_EXP_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_MOD_DS_EXP_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_MOD_DS_EXP_CONFIG_l__RSVD3_                         20
#define HLP_MOD_DS_EXP_CONFIG_h__RSVD3_                         24
#define HLP_MOD_DS_EXP_CONFIG_l_READ_MARGIN                     16
#define HLP_MOD_DS_EXP_CONFIG_h_READ_MARGIN                     19
#define HLP_MOD_DS_EXP_CONFIG_l__RSVD2_                         13
#define HLP_MOD_DS_EXP_CONFIG_h__RSVD2_                         15
#define HLP_MOD_DS_EXP_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_MOD_DS_EXP_CONFIG_l__RSVD1_                         10
#define HLP_MOD_DS_EXP_CONFIG_h__RSVD1_                         11
#define HLP_MOD_DS_EXP_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_MOD_DS_EXP_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_MOD_DS_EXP_CONFIG_l__RSVD0_                         6
#define HLP_MOD_DS_EXP_CONFIG_h__RSVD0_                         7
#define HLP_MOD_DS_EXP_CONFIG_b_MASK_INT                        5
#define HLP_MOD_DS_EXP_CONFIG_b_LS_BYPASS                       4
#define HLP_MOD_DS_EXP_CONFIG_b_LS_FORCE                        3
#define HLP_MOD_DS_EXP_CONFIG_b_INVERT_2                        2
#define HLP_MOD_DS_EXP_CONFIG_b_INVERT_1                        1
#define HLP_MOD_DS_EXP_CONFIG_b_ECC_ENABLE                      0

#define HLP_MOD_DSCP_MAP_STATUS_WIDTH                           2
#define HLP_MOD_DSCP_MAP_STATUS(word)                           (((word)*4) + (0x0000190) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DSCP_MAP_STATUS_l__RSVD1_                       30
#define HLP_MOD_DSCP_MAP_STATUS_h__RSVD1_                       31
#define HLP_MOD_DSCP_MAP_STATUS_l_ERROR_ADDRESS                 12
#define HLP_MOD_DSCP_MAP_STATUS_h_ERROR_ADDRESS                 29
#define HLP_MOD_DSCP_MAP_STATUS_l__RSVD0_                       4
#define HLP_MOD_DSCP_MAP_STATUS_h__RSVD0_                       11
#define HLP_MOD_DSCP_MAP_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_MOD_DSCP_MAP_STATUS_b_INIT_DONE                     2
#define HLP_MOD_DSCP_MAP_STATUS_b_ECC_CORRECTABLE               1
#define HLP_MOD_DSCP_MAP_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_MOD_DSCP_MAP_CONFIG_WIDTH                           2
#define HLP_MOD_DSCP_MAP_CONFIG(word)                           (((word)*4) + (0x0000198) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_DSCP_MAP_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_MOD_DSCP_MAP_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_MOD_DSCP_MAP_CONFIG_l__RSVD3_                       20
#define HLP_MOD_DSCP_MAP_CONFIG_h__RSVD3_                       24
#define HLP_MOD_DSCP_MAP_CONFIG_l_READ_MARGIN                   16
#define HLP_MOD_DSCP_MAP_CONFIG_h_READ_MARGIN                   19
#define HLP_MOD_DSCP_MAP_CONFIG_l__RSVD2_                       13
#define HLP_MOD_DSCP_MAP_CONFIG_h__RSVD2_                       15
#define HLP_MOD_DSCP_MAP_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_MOD_DSCP_MAP_CONFIG_l__RSVD1_                       10
#define HLP_MOD_DSCP_MAP_CONFIG_h__RSVD1_                       11
#define HLP_MOD_DSCP_MAP_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_MOD_DSCP_MAP_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_MOD_DSCP_MAP_CONFIG_l__RSVD0_                       6
#define HLP_MOD_DSCP_MAP_CONFIG_h__RSVD0_                       7
#define HLP_MOD_DSCP_MAP_CONFIG_b_MASK_INT                      5
#define HLP_MOD_DSCP_MAP_CONFIG_b_LS_BYPASS                     4
#define HLP_MOD_DSCP_MAP_CONFIG_b_LS_FORCE                      3
#define HLP_MOD_DSCP_MAP_CONFIG_b_INVERT_2                      2
#define HLP_MOD_DSCP_MAP_CONFIG_b_INVERT_1                      1
#define HLP_MOD_DSCP_MAP_CONFIG_b_ECC_ENABLE                    0

#define HLP_MOD_MASTER_STATUS_WIDTH                             2
#define HLP_MOD_MASTER_STATUS(word)                             (((word)*4) + (0x00001A0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MASTER_STATUS_l__RSVD1_                         30
#define HLP_MOD_MASTER_STATUS_h__RSVD1_                         31
#define HLP_MOD_MASTER_STATUS_l_ERROR_ADDRESS                   12
#define HLP_MOD_MASTER_STATUS_h_ERROR_ADDRESS                   29
#define HLP_MOD_MASTER_STATUS_l__RSVD0_                         4
#define HLP_MOD_MASTER_STATUS_h__RSVD0_                         11
#define HLP_MOD_MASTER_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_MOD_MASTER_STATUS_b_INIT_DONE                       2
#define HLP_MOD_MASTER_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_MOD_MASTER_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_MOD_MASTER_CONFIG_WIDTH                             2
#define HLP_MOD_MASTER_CONFIG(word)                             (((word)*4) + (0x00001A8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MASTER_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_MOD_MASTER_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_MOD_MASTER_CONFIG_l__RSVD3_                         20
#define HLP_MOD_MASTER_CONFIG_h__RSVD3_                         24
#define HLP_MOD_MASTER_CONFIG_l_READ_MARGIN                     16
#define HLP_MOD_MASTER_CONFIG_h_READ_MARGIN                     19
#define HLP_MOD_MASTER_CONFIG_l__RSVD2_                         13
#define HLP_MOD_MASTER_CONFIG_h__RSVD2_                         15
#define HLP_MOD_MASTER_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_MOD_MASTER_CONFIG_l__RSVD1_                         10
#define HLP_MOD_MASTER_CONFIG_h__RSVD1_                         11
#define HLP_MOD_MASTER_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_MOD_MASTER_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_MOD_MASTER_CONFIG_l__RSVD0_                         6
#define HLP_MOD_MASTER_CONFIG_h__RSVD0_                         7
#define HLP_MOD_MASTER_CONFIG_b_MASK_INT                        5
#define HLP_MOD_MASTER_CONFIG_b_LS_BYPASS                       4
#define HLP_MOD_MASTER_CONFIG_b_LS_FORCE                        3
#define HLP_MOD_MASTER_CONFIG_b_INVERT_2                        2
#define HLP_MOD_MASTER_CONFIG_b_INVERT_1                        1
#define HLP_MOD_MASTER_CONFIG_b_ECC_ENABLE                      0

#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_WIDTH                   2
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS(word)                   (((word)*4) + (0x00001B0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_l__RSVD1_               30
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_h__RSVD1_               31
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_l_ERROR_ADDRESS         12
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_h_ERROR_ADDRESS         29
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_l__RSVD0_               4
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_h__RSVD0_               11
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_b_GLOBAL_INIT_DONE      3
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_b_INIT_DONE             2
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_b_ECC_CORRECTABLE       1
#define HLP_MOD_MCAST_VLAN_TABLE_STATUS_b_ECC_UNCORRECTABLE     0

#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_WIDTH                   2
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG(word)                   (((word)*4) + (0x00001B8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l_GEN_ECC_INST_NUM      25
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h_GEN_ECC_INST_NUM      31
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD3_               20
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD3_               24
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l_READ_MARGIN           16
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h_READ_MARGIN           19
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD2_               13
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD2_               15
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_READ_MARGIN_ENABLE    12
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD1_               10
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD1_               11
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE    9
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE    8
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD0_               6
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD0_               7
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_MASK_INT              5
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_LS_BYPASS             4
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_LS_FORCE              3
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_INVERT_2              2
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_INVERT_1              1
#define HLP_MOD_MCAST_VLAN_TABLE_CONFIG_b_ECC_ENABLE            0

#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_WIDTH              2
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS(word)              (((word)*4) + (0x00001C0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_l__RSVD1_          30
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_h__RSVD1_          31
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_l_ERROR_ADDRESS    12
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_h_ERROR_ADDRESS    29
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_l__RSVD0_          4
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_h__RSVD0_          11
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_b_GLOBAL_INIT_DONE 3
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_b_INIT_DONE        2
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_b_ECC_CORRECTABLE  1
#define HLP_MOD_MIRROR_PROFILE_TABLE2_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_WIDTH              2
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG(word)              (((word)*4) + (0x00001C8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l_GEN_ECC_INST_NUM 25
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h_GEN_ECC_INST_NUM 31
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD3_          20
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD3_          24
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l_READ_MARGIN      16
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h_READ_MARGIN      19
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD2_          13
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD2_          15
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD1_          10
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD1_          11
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD0_          6
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD0_          7
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_MASK_INT         5
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_LS_BYPASS        4
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_LS_FORCE         3
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_INVERT_2         2
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_INVERT_1         1
#define HLP_MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_ECC_ENABLE       0

#define HLP_MOD_PER_PORT_CFG1_STATUS_WIDTH                      2
#define HLP_MOD_PER_PORT_CFG1_STATUS(word)                      (((word)*4) + (0x00001D0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_PER_PORT_CFG1_STATUS_l__RSVD1_                  30
#define HLP_MOD_PER_PORT_CFG1_STATUS_h__RSVD1_                  31
#define HLP_MOD_PER_PORT_CFG1_STATUS_l_ERROR_ADDRESS            12
#define HLP_MOD_PER_PORT_CFG1_STATUS_h_ERROR_ADDRESS            29
#define HLP_MOD_PER_PORT_CFG1_STATUS_l__RSVD0_                  4
#define HLP_MOD_PER_PORT_CFG1_STATUS_h__RSVD0_                  11
#define HLP_MOD_PER_PORT_CFG1_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_MOD_PER_PORT_CFG1_STATUS_b_INIT_DONE                2
#define HLP_MOD_PER_PORT_CFG1_STATUS_b_ECC_CORRECTABLE          1
#define HLP_MOD_PER_PORT_CFG1_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_MOD_PER_PORT_CFG1_CONFIG_WIDTH                      2
#define HLP_MOD_PER_PORT_CFG1_CONFIG(word)                      (((word)*4) + (0x00001D8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_PER_PORT_CFG1_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_MOD_PER_PORT_CFG1_CONFIG_l__RSVD3_                  20
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h__RSVD3_                  24
#define HLP_MOD_PER_PORT_CFG1_CONFIG_l_READ_MARGIN              16
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h_READ_MARGIN              19
#define HLP_MOD_PER_PORT_CFG1_CONFIG_l__RSVD2_                  13
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h__RSVD2_                  15
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_MOD_PER_PORT_CFG1_CONFIG_l__RSVD1_                  10
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h__RSVD1_                  11
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_MOD_PER_PORT_CFG1_CONFIG_l__RSVD0_                  6
#define HLP_MOD_PER_PORT_CFG1_CONFIG_h__RSVD0_                  7
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_MASK_INT                 5
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_LS_BYPASS                4
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_LS_FORCE                 3
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_INVERT_2                 2
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_INVERT_1                 1
#define HLP_MOD_PER_PORT_CFG1_CONFIG_b_ECC_ENABLE               0

#define HLP_MOD_PER_PORT_CFG2_STATUS_WIDTH                      2
#define HLP_MOD_PER_PORT_CFG2_STATUS(word)                      (((word)*4) + (0x00001E0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_PER_PORT_CFG2_STATUS_l__RSVD1_                  30
#define HLP_MOD_PER_PORT_CFG2_STATUS_h__RSVD1_                  31
#define HLP_MOD_PER_PORT_CFG2_STATUS_l_ERROR_ADDRESS            12
#define HLP_MOD_PER_PORT_CFG2_STATUS_h_ERROR_ADDRESS            29
#define HLP_MOD_PER_PORT_CFG2_STATUS_l__RSVD0_                  4
#define HLP_MOD_PER_PORT_CFG2_STATUS_h__RSVD0_                  11
#define HLP_MOD_PER_PORT_CFG2_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_MOD_PER_PORT_CFG2_STATUS_b_INIT_DONE                2
#define HLP_MOD_PER_PORT_CFG2_STATUS_b_ECC_CORRECTABLE          1
#define HLP_MOD_PER_PORT_CFG2_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_MOD_PER_PORT_CFG2_CONFIG_WIDTH                      2
#define HLP_MOD_PER_PORT_CFG2_CONFIG(word)                      (((word)*4) + (0x00001E8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_PER_PORT_CFG2_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_MOD_PER_PORT_CFG2_CONFIG_l__RSVD3_                  20
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h__RSVD3_                  24
#define HLP_MOD_PER_PORT_CFG2_CONFIG_l_READ_MARGIN              16
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h_READ_MARGIN              19
#define HLP_MOD_PER_PORT_CFG2_CONFIG_l__RSVD2_                  13
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h__RSVD2_                  15
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_MOD_PER_PORT_CFG2_CONFIG_l__RSVD1_                  10
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h__RSVD1_                  11
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_MOD_PER_PORT_CFG2_CONFIG_l__RSVD0_                  6
#define HLP_MOD_PER_PORT_CFG2_CONFIG_h__RSVD0_                  7
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_MASK_INT                 5
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_LS_BYPASS                4
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_LS_FORCE                 3
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_INVERT_2                 2
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_INVERT_1                 1
#define HLP_MOD_PER_PORT_CFG2_CONFIG_b_ECC_ENABLE               0

#define HLP_MOD_STATS_BANK_BYTE_STATUS_WIDTH                    2
#define HLP_MOD_STATS_BANK_BYTE_STATUS(word)                    (((word)*4) + (0x00001F0) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_STATS_BANK_BYTE_STATUS_l__RSVD1_                30
#define HLP_MOD_STATS_BANK_BYTE_STATUS_h__RSVD1_                31
#define HLP_MOD_STATS_BANK_BYTE_STATUS_l_ERROR_ADDRESS          12
#define HLP_MOD_STATS_BANK_BYTE_STATUS_h_ERROR_ADDRESS          29
#define HLP_MOD_STATS_BANK_BYTE_STATUS_l__RSVD0_                4
#define HLP_MOD_STATS_BANK_BYTE_STATUS_h__RSVD0_                11
#define HLP_MOD_STATS_BANK_BYTE_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_MOD_STATS_BANK_BYTE_STATUS_b_INIT_DONE              2
#define HLP_MOD_STATS_BANK_BYTE_STATUS_b_ECC_CORRECTABLE        1
#define HLP_MOD_STATS_BANK_BYTE_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_MOD_STATS_BANK_BYTE_CONFIG_WIDTH                    2
#define HLP_MOD_STATS_BANK_BYTE_CONFIG(word)                    (((word)*4) + (0x00001F8) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l__RSVD3_                20
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h__RSVD3_                24
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l_READ_MARGIN            16
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h_READ_MARGIN            19
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l__RSVD2_                13
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h__RSVD2_                15
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l__RSVD1_                10
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h__RSVD1_                11
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_l__RSVD0_                6
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_h__RSVD0_                7
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_MASK_INT               5
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_LS_BYPASS              4
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_LS_FORCE               3
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_INVERT_2               2
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_INVERT_1               1
#define HLP_MOD_STATS_BANK_BYTE_CONFIG_b_ECC_ENABLE             0

#define HLP_MOD_STATS_BANK_FRAME_STATUS_WIDTH                   2
#define HLP_MOD_STATS_BANK_FRAME_STATUS(word)                   (((word)*4) + (0x0000200) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_STATS_BANK_FRAME_STATUS_l__RSVD1_               30
#define HLP_MOD_STATS_BANK_FRAME_STATUS_h__RSVD1_               31
#define HLP_MOD_STATS_BANK_FRAME_STATUS_l_ERROR_ADDRESS         12
#define HLP_MOD_STATS_BANK_FRAME_STATUS_h_ERROR_ADDRESS         29
#define HLP_MOD_STATS_BANK_FRAME_STATUS_l__RSVD0_               4
#define HLP_MOD_STATS_BANK_FRAME_STATUS_h__RSVD0_               11
#define HLP_MOD_STATS_BANK_FRAME_STATUS_b_GLOBAL_INIT_DONE      3
#define HLP_MOD_STATS_BANK_FRAME_STATUS_b_INIT_DONE             2
#define HLP_MOD_STATS_BANK_FRAME_STATUS_b_ECC_CORRECTABLE       1
#define HLP_MOD_STATS_BANK_FRAME_STATUS_b_ECC_UNCORRECTABLE     0

#define HLP_MOD_STATS_BANK_FRAME_CONFIG_WIDTH                   2
#define HLP_MOD_STATS_BANK_FRAME_CONFIG(word)                   (((word)*4) + (0x0000208) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l_GEN_ECC_INST_NUM      25
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h_GEN_ECC_INST_NUM      31
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l__RSVD3_               20
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h__RSVD3_               24
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l_READ_MARGIN           16
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h_READ_MARGIN           19
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l__RSVD2_               13
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h__RSVD2_               15
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_READ_MARGIN_ENABLE    12
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l__RSVD1_               10
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h__RSVD1_               11
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE    9
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE    8
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_l__RSVD0_               6
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_h__RSVD0_               7
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_MASK_INT              5
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_LS_BYPASS             4
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_LS_FORCE              3
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_INVERT_2              2
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_INVERT_1              1
#define HLP_MOD_STATS_BANK_FRAME_CONFIG_b_ECC_ENABLE            0

#define HLP_MOD_VID1_MAP_STATUS_WIDTH                           2
#define HLP_MOD_VID1_MAP_STATUS(word)                           (((word)*4) + (0x0000210) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VID1_MAP_STATUS_l__RSVD1_                       30
#define HLP_MOD_VID1_MAP_STATUS_h__RSVD1_                       31
#define HLP_MOD_VID1_MAP_STATUS_l_ERROR_ADDRESS                 12
#define HLP_MOD_VID1_MAP_STATUS_h_ERROR_ADDRESS                 29
#define HLP_MOD_VID1_MAP_STATUS_l__RSVD0_                       4
#define HLP_MOD_VID1_MAP_STATUS_h__RSVD0_                       11
#define HLP_MOD_VID1_MAP_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_MOD_VID1_MAP_STATUS_b_INIT_DONE                     2
#define HLP_MOD_VID1_MAP_STATUS_b_ECC_CORRECTABLE               1
#define HLP_MOD_VID1_MAP_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_MOD_VID1_MAP_CONFIG_WIDTH                           2
#define HLP_MOD_VID1_MAP_CONFIG(word)                           (((word)*4) + (0x0000218) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VID1_MAP_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_MOD_VID1_MAP_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_MOD_VID1_MAP_CONFIG_l__RSVD3_                       20
#define HLP_MOD_VID1_MAP_CONFIG_h__RSVD3_                       24
#define HLP_MOD_VID1_MAP_CONFIG_l_READ_MARGIN                   16
#define HLP_MOD_VID1_MAP_CONFIG_h_READ_MARGIN                   19
#define HLP_MOD_VID1_MAP_CONFIG_l__RSVD2_                       13
#define HLP_MOD_VID1_MAP_CONFIG_h__RSVD2_                       15
#define HLP_MOD_VID1_MAP_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_MOD_VID1_MAP_CONFIG_l__RSVD1_                       10
#define HLP_MOD_VID1_MAP_CONFIG_h__RSVD1_                       11
#define HLP_MOD_VID1_MAP_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_MOD_VID1_MAP_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_MOD_VID1_MAP_CONFIG_l__RSVD0_                       6
#define HLP_MOD_VID1_MAP_CONFIG_h__RSVD0_                       7
#define HLP_MOD_VID1_MAP_CONFIG_b_MASK_INT                      5
#define HLP_MOD_VID1_MAP_CONFIG_b_LS_BYPASS                     4
#define HLP_MOD_VID1_MAP_CONFIG_b_LS_FORCE                      3
#define HLP_MOD_VID1_MAP_CONFIG_b_INVERT_2                      2
#define HLP_MOD_VID1_MAP_CONFIG_b_INVERT_1                      1
#define HLP_MOD_VID1_MAP_CONFIG_b_ECC_ENABLE                    0

#define HLP_MOD_VID2_MAP_STATUS_WIDTH                           2
#define HLP_MOD_VID2_MAP_STATUS(word)                           (((word)*4) + (0x0000220) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VID2_MAP_STATUS_l__RSVD1_                       30
#define HLP_MOD_VID2_MAP_STATUS_h__RSVD1_                       31
#define HLP_MOD_VID2_MAP_STATUS_l_ERROR_ADDRESS                 12
#define HLP_MOD_VID2_MAP_STATUS_h_ERROR_ADDRESS                 29
#define HLP_MOD_VID2_MAP_STATUS_l__RSVD0_                       4
#define HLP_MOD_VID2_MAP_STATUS_h__RSVD0_                       11
#define HLP_MOD_VID2_MAP_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_MOD_VID2_MAP_STATUS_b_INIT_DONE                     2
#define HLP_MOD_VID2_MAP_STATUS_b_ECC_CORRECTABLE               1
#define HLP_MOD_VID2_MAP_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_MOD_VID2_MAP_CONFIG_WIDTH                           2
#define HLP_MOD_VID2_MAP_CONFIG(word)                           (((word)*4) + (0x0000228) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VID2_MAP_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_MOD_VID2_MAP_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_MOD_VID2_MAP_CONFIG_l__RSVD3_                       20
#define HLP_MOD_VID2_MAP_CONFIG_h__RSVD3_                       24
#define HLP_MOD_VID2_MAP_CONFIG_l_READ_MARGIN                   16
#define HLP_MOD_VID2_MAP_CONFIG_h_READ_MARGIN                   19
#define HLP_MOD_VID2_MAP_CONFIG_l__RSVD2_                       13
#define HLP_MOD_VID2_MAP_CONFIG_h__RSVD2_                       15
#define HLP_MOD_VID2_MAP_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_MOD_VID2_MAP_CONFIG_l__RSVD1_                       10
#define HLP_MOD_VID2_MAP_CONFIG_h__RSVD1_                       11
#define HLP_MOD_VID2_MAP_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_MOD_VID2_MAP_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_MOD_VID2_MAP_CONFIG_l__RSVD0_                       6
#define HLP_MOD_VID2_MAP_CONFIG_h__RSVD0_                       7
#define HLP_MOD_VID2_MAP_CONFIG_b_MASK_INT                      5
#define HLP_MOD_VID2_MAP_CONFIG_b_LS_BYPASS                     4
#define HLP_MOD_VID2_MAP_CONFIG_b_LS_FORCE                      3
#define HLP_MOD_VID2_MAP_CONFIG_b_INVERT_2                      2
#define HLP_MOD_VID2_MAP_CONFIG_b_INVERT_1                      1
#define HLP_MOD_VID2_MAP_CONFIG_b_ECC_ENABLE                    0

#define HLP_MOD_VLAN_TAG_STATUS_WIDTH                           2
#define HLP_MOD_VLAN_TAG_STATUS(word)                           (((word)*4) + (0x0000230) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VLAN_TAG_STATUS_l__RSVD1_                       30
#define HLP_MOD_VLAN_TAG_STATUS_h__RSVD1_                       31
#define HLP_MOD_VLAN_TAG_STATUS_l_ERROR_ADDRESS                 12
#define HLP_MOD_VLAN_TAG_STATUS_h_ERROR_ADDRESS                 29
#define HLP_MOD_VLAN_TAG_STATUS_l__RSVD0_                       4
#define HLP_MOD_VLAN_TAG_STATUS_h__RSVD0_                       11
#define HLP_MOD_VLAN_TAG_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_MOD_VLAN_TAG_STATUS_b_INIT_DONE                     2
#define HLP_MOD_VLAN_TAG_STATUS_b_ECC_CORRECTABLE               1
#define HLP_MOD_VLAN_TAG_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_MOD_VLAN_TAG_CONFIG_WIDTH                           2
#define HLP_MOD_VLAN_TAG_CONFIG(word)                           (((word)*4) + (0x0000238) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VLAN_TAG_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_MOD_VLAN_TAG_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_MOD_VLAN_TAG_CONFIG_l__RSVD3_                       20
#define HLP_MOD_VLAN_TAG_CONFIG_h__RSVD3_                       24
#define HLP_MOD_VLAN_TAG_CONFIG_l_READ_MARGIN                   16
#define HLP_MOD_VLAN_TAG_CONFIG_h_READ_MARGIN                   19
#define HLP_MOD_VLAN_TAG_CONFIG_l__RSVD2_                       13
#define HLP_MOD_VLAN_TAG_CONFIG_h__RSVD2_                       15
#define HLP_MOD_VLAN_TAG_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_MOD_VLAN_TAG_CONFIG_l__RSVD1_                       10
#define HLP_MOD_VLAN_TAG_CONFIG_h__RSVD1_                       11
#define HLP_MOD_VLAN_TAG_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_MOD_VLAN_TAG_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_MOD_VLAN_TAG_CONFIG_l__RSVD0_                       6
#define HLP_MOD_VLAN_TAG_CONFIG_h__RSVD0_                       7
#define HLP_MOD_VLAN_TAG_CONFIG_b_MASK_INT                      5
#define HLP_MOD_VLAN_TAG_CONFIG_b_LS_BYPASS                     4
#define HLP_MOD_VLAN_TAG_CONFIG_b_LS_FORCE                      3
#define HLP_MOD_VLAN_TAG_CONFIG_b_INVERT_2                      2
#define HLP_MOD_VLAN_TAG_CONFIG_b_INVERT_1                      1
#define HLP_MOD_VLAN_TAG_CONFIG_b_ECC_ENABLE                    0

#define HLP_MOD_VPRI1_MAP_STATUS_WIDTH                          2
#define HLP_MOD_VPRI1_MAP_STATUS(word)                          (((word)*4) + (0x0000240) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VPRI1_MAP_STATUS_l__RSVD1_                      30
#define HLP_MOD_VPRI1_MAP_STATUS_h__RSVD1_                      31
#define HLP_MOD_VPRI1_MAP_STATUS_l_ERROR_ADDRESS                12
#define HLP_MOD_VPRI1_MAP_STATUS_h_ERROR_ADDRESS                29
#define HLP_MOD_VPRI1_MAP_STATUS_l__RSVD0_                      4
#define HLP_MOD_VPRI1_MAP_STATUS_h__RSVD0_                      11
#define HLP_MOD_VPRI1_MAP_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_MOD_VPRI1_MAP_STATUS_b_INIT_DONE                    2
#define HLP_MOD_VPRI1_MAP_STATUS_b_ECC_CORRECTABLE              1
#define HLP_MOD_VPRI1_MAP_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_MOD_VPRI1_MAP_CONFIG_WIDTH                          2
#define HLP_MOD_VPRI1_MAP_CONFIG(word)                          (((word)*4) + (0x0000248) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VPRI1_MAP_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_MOD_VPRI1_MAP_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_MOD_VPRI1_MAP_CONFIG_l__RSVD3_                      20
#define HLP_MOD_VPRI1_MAP_CONFIG_h__RSVD3_                      24
#define HLP_MOD_VPRI1_MAP_CONFIG_l_READ_MARGIN                  16
#define HLP_MOD_VPRI1_MAP_CONFIG_h_READ_MARGIN                  19
#define HLP_MOD_VPRI1_MAP_CONFIG_l__RSVD2_                      13
#define HLP_MOD_VPRI1_MAP_CONFIG_h__RSVD2_                      15
#define HLP_MOD_VPRI1_MAP_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_MOD_VPRI1_MAP_CONFIG_l__RSVD1_                      10
#define HLP_MOD_VPRI1_MAP_CONFIG_h__RSVD1_                      11
#define HLP_MOD_VPRI1_MAP_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_MOD_VPRI1_MAP_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_MOD_VPRI1_MAP_CONFIG_l__RSVD0_                      6
#define HLP_MOD_VPRI1_MAP_CONFIG_h__RSVD0_                      7
#define HLP_MOD_VPRI1_MAP_CONFIG_b_MASK_INT                     5
#define HLP_MOD_VPRI1_MAP_CONFIG_b_LS_BYPASS                    4
#define HLP_MOD_VPRI1_MAP_CONFIG_b_LS_FORCE                     3
#define HLP_MOD_VPRI1_MAP_CONFIG_b_INVERT_2                     2
#define HLP_MOD_VPRI1_MAP_CONFIG_b_INVERT_1                     1
#define HLP_MOD_VPRI1_MAP_CONFIG_b_ECC_ENABLE                   0

#define HLP_MOD_VPRI2_MAP_STATUS_WIDTH                          2
#define HLP_MOD_VPRI2_MAP_STATUS(word)                          (((word)*4) + (0x0000250) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VPRI2_MAP_STATUS_l__RSVD1_                      30
#define HLP_MOD_VPRI2_MAP_STATUS_h__RSVD1_                      31
#define HLP_MOD_VPRI2_MAP_STATUS_l_ERROR_ADDRESS                12
#define HLP_MOD_VPRI2_MAP_STATUS_h_ERROR_ADDRESS                29
#define HLP_MOD_VPRI2_MAP_STATUS_l__RSVD0_                      4
#define HLP_MOD_VPRI2_MAP_STATUS_h__RSVD0_                      11
#define HLP_MOD_VPRI2_MAP_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_MOD_VPRI2_MAP_STATUS_b_INIT_DONE                    2
#define HLP_MOD_VPRI2_MAP_STATUS_b_ECC_CORRECTABLE              1
#define HLP_MOD_VPRI2_MAP_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_MOD_VPRI2_MAP_CONFIG_WIDTH                          2
#define HLP_MOD_VPRI2_MAP_CONFIG(word)                          (((word)*4) + (0x0000258) + (HLP_MOD_SHELL_CTL_BASE))

#define HLP_MOD_VPRI2_MAP_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_MOD_VPRI2_MAP_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_MOD_VPRI2_MAP_CONFIG_l__RSVD3_                      20
#define HLP_MOD_VPRI2_MAP_CONFIG_h__RSVD3_                      24
#define HLP_MOD_VPRI2_MAP_CONFIG_l_READ_MARGIN                  16
#define HLP_MOD_VPRI2_MAP_CONFIG_h_READ_MARGIN                  19
#define HLP_MOD_VPRI2_MAP_CONFIG_l__RSVD2_                      13
#define HLP_MOD_VPRI2_MAP_CONFIG_h__RSVD2_                      15
#define HLP_MOD_VPRI2_MAP_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_MOD_VPRI2_MAP_CONFIG_l__RSVD1_                      10
#define HLP_MOD_VPRI2_MAP_CONFIG_h__RSVD1_                      11
#define HLP_MOD_VPRI2_MAP_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_MOD_VPRI2_MAP_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_MOD_VPRI2_MAP_CONFIG_l__RSVD0_                      6
#define HLP_MOD_VPRI2_MAP_CONFIG_h__RSVD0_                      7
#define HLP_MOD_VPRI2_MAP_CONFIG_b_MASK_INT                     5
#define HLP_MOD_VPRI2_MAP_CONFIG_b_LS_BYPASS                    4
#define HLP_MOD_VPRI2_MAP_CONFIG_b_LS_FORCE                     3
#define HLP_MOD_VPRI2_MAP_CONFIG_b_INVERT_2                     2
#define HLP_MOD_VPRI2_MAP_CONFIG_b_INVERT_1                     1
#define HLP_MOD_VPRI2_MAP_CONFIG_b_ECC_ENABLE                   0


/******** SCHED_SHELL_CTL_BASE *******/
#define HLP_SCHED_SHELL_CTL_BASE                                (0x5000000)
#define HLP_SCHED_SHELL_CTL_SIZE                                (0x0001000)

#define HLP_SCHED_ECC_COR_ERR_WIDTH                             2
#define HLP_SCHED_ECC_COR_ERR(word)                             (((word)*4) + (0x0000000) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SCHED_ECC_COR_ERR_l__RSVD_                          12
#define HLP_SCHED_ECC_COR_ERR_h__RSVD_                          31
#define HLP_SCHED_ECC_COR_ERR_l_COUNTER                         0
#define HLP_SCHED_ECC_COR_ERR_h_COUNTER                         11

#define HLP_SCHED_ECC_UNCOR_ERR_WIDTH                           2
#define HLP_SCHED_ECC_UNCOR_ERR(word)                           (((word)*4) + (0x0000008) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SCHED_ECC_UNCOR_ERR_l__RSVD_                        12
#define HLP_SCHED_ECC_UNCOR_ERR_h__RSVD_                        31
#define HLP_SCHED_ECC_UNCOR_ERR_l_COUNTER                       0
#define HLP_SCHED_ECC_UNCOR_ERR_h_COUNTER                       11

#define HLP_EARB_FIXED_SCHEDULE_STATUS_WIDTH                    2
#define HLP_EARB_FIXED_SCHEDULE_STATUS_ENTRIES                  2
#define HLP_EARB_FIXED_SCHEDULE_STATUS(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000010) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_EARB_FIXED_SCHEDULE_STATUS_l__RSVD1_                30
#define HLP_EARB_FIXED_SCHEDULE_STATUS_h__RSVD1_                31
#define HLP_EARB_FIXED_SCHEDULE_STATUS_l_ERROR_ADDRESS          12
#define HLP_EARB_FIXED_SCHEDULE_STATUS_h_ERROR_ADDRESS          29
#define HLP_EARB_FIXED_SCHEDULE_STATUS_l__RSVD0_                4
#define HLP_EARB_FIXED_SCHEDULE_STATUS_h__RSVD0_                11
#define HLP_EARB_FIXED_SCHEDULE_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_EARB_FIXED_SCHEDULE_STATUS_b_INIT_DONE              2
#define HLP_EARB_FIXED_SCHEDULE_STATUS_b_ECC_CORRECTABLE        1
#define HLP_EARB_FIXED_SCHEDULE_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_EARB_FIXED_SCHEDULE_CONFIG_WIDTH                    2
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_ENTRIES                  2
#define HLP_EARB_FIXED_SCHEDULE_CONFIG(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000020) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l__RSVD3_                20
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h__RSVD3_                24
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l_READ_MARGIN            16
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h_READ_MARGIN            19
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l__RSVD2_                13
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h__RSVD2_                15
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l__RSVD1_                10
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h__RSVD1_                11
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_l__RSVD0_                6
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_h__RSVD0_                7
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_MASK_INT               5
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_LS_BYPASS              4
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_LS_FORCE               3
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_INVERT_2               2
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_INVERT_1               1
#define HLP_EARB_FIXED_SCHEDULE_CONFIG_b_ECC_ENABLE             0

#define HLP_ESCHED_CFG1_STATUS_WIDTH                            2
#define HLP_ESCHED_CFG1_STATUS(word)                            (((word)*4) + (0x0000030) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_CFG1_STATUS_l__RSVD1_                        30
#define HLP_ESCHED_CFG1_STATUS_h__RSVD1_                        31
#define HLP_ESCHED_CFG1_STATUS_l_ERROR_ADDRESS                  12
#define HLP_ESCHED_CFG1_STATUS_h_ERROR_ADDRESS                  29
#define HLP_ESCHED_CFG1_STATUS_l__RSVD0_                        4
#define HLP_ESCHED_CFG1_STATUS_h__RSVD0_                        11
#define HLP_ESCHED_CFG1_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_ESCHED_CFG1_STATUS_b_INIT_DONE                      2
#define HLP_ESCHED_CFG1_STATUS_b_ECC_CORRECTABLE                1
#define HLP_ESCHED_CFG1_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_ESCHED_CFG1_CONFIG_WIDTH                            2
#define HLP_ESCHED_CFG1_CONFIG(word)                            (((word)*4) + (0x0000038) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_CFG1_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_ESCHED_CFG1_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_ESCHED_CFG1_CONFIG_l__RSVD3_                        20
#define HLP_ESCHED_CFG1_CONFIG_h__RSVD3_                        24
#define HLP_ESCHED_CFG1_CONFIG_l_READ_MARGIN                    16
#define HLP_ESCHED_CFG1_CONFIG_h_READ_MARGIN                    19
#define HLP_ESCHED_CFG1_CONFIG_l__RSVD2_                        13
#define HLP_ESCHED_CFG1_CONFIG_h__RSVD2_                        15
#define HLP_ESCHED_CFG1_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_ESCHED_CFG1_CONFIG_l__RSVD1_                        10
#define HLP_ESCHED_CFG1_CONFIG_h__RSVD1_                        11
#define HLP_ESCHED_CFG1_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_ESCHED_CFG1_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_ESCHED_CFG1_CONFIG_l__RSVD0_                        6
#define HLP_ESCHED_CFG1_CONFIG_h__RSVD0_                        7
#define HLP_ESCHED_CFG1_CONFIG_b_MASK_INT                       5
#define HLP_ESCHED_CFG1_CONFIG_b_LS_BYPASS                      4
#define HLP_ESCHED_CFG1_CONFIG_b_LS_FORCE                       3
#define HLP_ESCHED_CFG1_CONFIG_b_INVERT_2                       2
#define HLP_ESCHED_CFG1_CONFIG_b_INVERT_1                       1
#define HLP_ESCHED_CFG1_CONFIG_b_ECC_ENABLE                     0

#define HLP_ESCHED_CFG2_STATUS_WIDTH                            2
#define HLP_ESCHED_CFG2_STATUS(word)                            (((word)*4) + (0x0000040) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_CFG2_STATUS_l__RSVD1_                        30
#define HLP_ESCHED_CFG2_STATUS_h__RSVD1_                        31
#define HLP_ESCHED_CFG2_STATUS_l_ERROR_ADDRESS                  12
#define HLP_ESCHED_CFG2_STATUS_h_ERROR_ADDRESS                  29
#define HLP_ESCHED_CFG2_STATUS_l__RSVD0_                        4
#define HLP_ESCHED_CFG2_STATUS_h__RSVD0_                        11
#define HLP_ESCHED_CFG2_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_ESCHED_CFG2_STATUS_b_INIT_DONE                      2
#define HLP_ESCHED_CFG2_STATUS_b_ECC_CORRECTABLE                1
#define HLP_ESCHED_CFG2_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_ESCHED_CFG2_CONFIG_WIDTH                            2
#define HLP_ESCHED_CFG2_CONFIG(word)                            (((word)*4) + (0x0000048) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_CFG2_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_ESCHED_CFG2_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_ESCHED_CFG2_CONFIG_l__RSVD3_                        20
#define HLP_ESCHED_CFG2_CONFIG_h__RSVD3_                        24
#define HLP_ESCHED_CFG2_CONFIG_l_READ_MARGIN                    16
#define HLP_ESCHED_CFG2_CONFIG_h_READ_MARGIN                    19
#define HLP_ESCHED_CFG2_CONFIG_l__RSVD2_                        13
#define HLP_ESCHED_CFG2_CONFIG_h__RSVD2_                        15
#define HLP_ESCHED_CFG2_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_ESCHED_CFG2_CONFIG_l__RSVD1_                        10
#define HLP_ESCHED_CFG2_CONFIG_h__RSVD1_                        11
#define HLP_ESCHED_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_ESCHED_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_ESCHED_CFG2_CONFIG_l__RSVD0_                        6
#define HLP_ESCHED_CFG2_CONFIG_h__RSVD0_                        7
#define HLP_ESCHED_CFG2_CONFIG_b_MASK_INT                       5
#define HLP_ESCHED_CFG2_CONFIG_b_LS_BYPASS                      4
#define HLP_ESCHED_CFG2_CONFIG_b_LS_FORCE                       3
#define HLP_ESCHED_CFG2_CONFIG_b_INVERT_2                       2
#define HLP_ESCHED_CFG2_CONFIG_b_INVERT_1                       1
#define HLP_ESCHED_CFG2_CONFIG_b_ECC_ENABLE                     0

#define HLP_ESCHED_DC_STATUS_WIDTH                              2
#define HLP_ESCHED_DC_STATUS(word)                              (((word)*4) + (0x0000050) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_DC_STATUS_l__RSVD1_                          30
#define HLP_ESCHED_DC_STATUS_h__RSVD1_                          31
#define HLP_ESCHED_DC_STATUS_l_ERROR_ADDRESS                    12
#define HLP_ESCHED_DC_STATUS_h_ERROR_ADDRESS                    29
#define HLP_ESCHED_DC_STATUS_l__RSVD0_                          4
#define HLP_ESCHED_DC_STATUS_h__RSVD0_                          11
#define HLP_ESCHED_DC_STATUS_b_GLOBAL_INIT_DONE                 3
#define HLP_ESCHED_DC_STATUS_b_INIT_DONE                        2
#define HLP_ESCHED_DC_STATUS_b_ECC_CORRECTABLE                  1
#define HLP_ESCHED_DC_STATUS_b_ECC_UNCORRECTABLE                0

#define HLP_ESCHED_DC_CONFIG_WIDTH                              2
#define HLP_ESCHED_DC_CONFIG(word)                              (((word)*4) + (0x0000058) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_DC_CONFIG_l_GEN_ECC_INST_NUM                 25
#define HLP_ESCHED_DC_CONFIG_h_GEN_ECC_INST_NUM                 31
#define HLP_ESCHED_DC_CONFIG_l__RSVD3_                          20
#define HLP_ESCHED_DC_CONFIG_h__RSVD3_                          24
#define HLP_ESCHED_DC_CONFIG_l_READ_MARGIN                      16
#define HLP_ESCHED_DC_CONFIG_h_READ_MARGIN                      19
#define HLP_ESCHED_DC_CONFIG_l__RSVD2_                          13
#define HLP_ESCHED_DC_CONFIG_h__RSVD2_                          15
#define HLP_ESCHED_DC_CONFIG_b_READ_MARGIN_ENABLE               12
#define HLP_ESCHED_DC_CONFIG_l__RSVD1_                          10
#define HLP_ESCHED_DC_CONFIG_h__RSVD1_                          11
#define HLP_ESCHED_DC_CONFIG_b_U_ECC_COUNT_ENABLE               9
#define HLP_ESCHED_DC_CONFIG_b_C_ECC_COUNT_ENABLE               8
#define HLP_ESCHED_DC_CONFIG_l__RSVD0_                          6
#define HLP_ESCHED_DC_CONFIG_h__RSVD0_                          7
#define HLP_ESCHED_DC_CONFIG_b_MASK_INT                         5
#define HLP_ESCHED_DC_CONFIG_b_LS_BYPASS                        4
#define HLP_ESCHED_DC_CONFIG_b_LS_FORCE                         3
#define HLP_ESCHED_DC_CONFIG_b_INVERT_2                         2
#define HLP_ESCHED_DC_CONFIG_b_INVERT_1                         1
#define HLP_ESCHED_DC_CONFIG_b_ECC_ENABLE                       0

#define HLP_ESCHED_PTR_STATUS_WIDTH                             2
#define HLP_ESCHED_PTR_STATUS(word)                             (((word)*4) + (0x0000060) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_PTR_STATUS_l__RSVD1_                         30
#define HLP_ESCHED_PTR_STATUS_h__RSVD1_                         31
#define HLP_ESCHED_PTR_STATUS_l_ERROR_ADDRESS                   12
#define HLP_ESCHED_PTR_STATUS_h_ERROR_ADDRESS                   29
#define HLP_ESCHED_PTR_STATUS_l__RSVD0_                         4
#define HLP_ESCHED_PTR_STATUS_h__RSVD0_                         11
#define HLP_ESCHED_PTR_STATUS_b_GLOBAL_INIT_DONE                3
#define HLP_ESCHED_PTR_STATUS_b_INIT_DONE                       2
#define HLP_ESCHED_PTR_STATUS_b_ECC_CORRECTABLE                 1
#define HLP_ESCHED_PTR_STATUS_b_ECC_UNCORRECTABLE               0

#define HLP_ESCHED_PTR_CONFIG_WIDTH                             2
#define HLP_ESCHED_PTR_CONFIG(word)                             (((word)*4) + (0x0000068) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_ESCHED_PTR_CONFIG_l_GEN_ECC_INST_NUM                25
#define HLP_ESCHED_PTR_CONFIG_h_GEN_ECC_INST_NUM                31
#define HLP_ESCHED_PTR_CONFIG_l__RSVD3_                         20
#define HLP_ESCHED_PTR_CONFIG_h__RSVD3_                         24
#define HLP_ESCHED_PTR_CONFIG_l_READ_MARGIN                     16
#define HLP_ESCHED_PTR_CONFIG_h_READ_MARGIN                     19
#define HLP_ESCHED_PTR_CONFIG_l__RSVD2_                         13
#define HLP_ESCHED_PTR_CONFIG_h__RSVD2_                         15
#define HLP_ESCHED_PTR_CONFIG_b_READ_MARGIN_ENABLE              12
#define HLP_ESCHED_PTR_CONFIG_l__RSVD1_                         10
#define HLP_ESCHED_PTR_CONFIG_h__RSVD1_                         11
#define HLP_ESCHED_PTR_CONFIG_b_U_ECC_COUNT_ENABLE              9
#define HLP_ESCHED_PTR_CONFIG_b_C_ECC_COUNT_ENABLE              8
#define HLP_ESCHED_PTR_CONFIG_l__RSVD0_                         6
#define HLP_ESCHED_PTR_CONFIG_h__RSVD0_                         7
#define HLP_ESCHED_PTR_CONFIG_b_MASK_INT                        5
#define HLP_ESCHED_PTR_CONFIG_b_LS_BYPASS                       4
#define HLP_ESCHED_PTR_CONFIG_b_LS_FORCE                        3
#define HLP_ESCHED_PTR_CONFIG_b_INVERT_2                        2
#define HLP_ESCHED_PTR_CONFIG_b_INVERT_1                        1
#define HLP_ESCHED_PTR_CONFIG_b_ECC_ENABLE                      0

#define HLP_MON_DRR_CFG_PERPORT_STATUS_WIDTH                    2
#define HLP_MON_DRR_CFG_PERPORT_STATUS(word)                    (((word)*4) + (0x0000070) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_CFG_PERPORT_STATUS_l__RSVD1_                30
#define HLP_MON_DRR_CFG_PERPORT_STATUS_h__RSVD1_                31
#define HLP_MON_DRR_CFG_PERPORT_STATUS_l_ERROR_ADDRESS          12
#define HLP_MON_DRR_CFG_PERPORT_STATUS_h_ERROR_ADDRESS          29
#define HLP_MON_DRR_CFG_PERPORT_STATUS_l__RSVD0_                4
#define HLP_MON_DRR_CFG_PERPORT_STATUS_h__RSVD0_                11
#define HLP_MON_DRR_CFG_PERPORT_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_MON_DRR_CFG_PERPORT_STATUS_b_INIT_DONE              2
#define HLP_MON_DRR_CFG_PERPORT_STATUS_b_ECC_CORRECTABLE        1
#define HLP_MON_DRR_CFG_PERPORT_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_MON_DRR_CFG_PERPORT_CONFIG_WIDTH                    2
#define HLP_MON_DRR_CFG_PERPORT_CONFIG(word)                    (((word)*4) + (0x0000078) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l__RSVD3_                20
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h__RSVD3_                24
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l_READ_MARGIN            16
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h_READ_MARGIN            19
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l__RSVD2_                13
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h__RSVD2_                15
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l__RSVD1_                10
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h__RSVD1_                11
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_l__RSVD0_                6
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_h__RSVD0_                7
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_MASK_INT               5
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_LS_BYPASS              4
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_LS_FORCE               3
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_INVERT_2               2
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_INVERT_1               1
#define HLP_MON_DRR_CFG_PERPORT_CONFIG_b_ECC_ENABLE             0

#define HLP_MON_DRR_DC_PERQ_STATUS_WIDTH                        2
#define HLP_MON_DRR_DC_PERQ_STATUS(word)                        (((word)*4) + (0x0000080) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_DC_PERQ_STATUS_l__RSVD1_                    30
#define HLP_MON_DRR_DC_PERQ_STATUS_h__RSVD1_                    31
#define HLP_MON_DRR_DC_PERQ_STATUS_l_ERROR_ADDRESS              12
#define HLP_MON_DRR_DC_PERQ_STATUS_h_ERROR_ADDRESS              29
#define HLP_MON_DRR_DC_PERQ_STATUS_l__RSVD0_                    4
#define HLP_MON_DRR_DC_PERQ_STATUS_h__RSVD0_                    11
#define HLP_MON_DRR_DC_PERQ_STATUS_b_GLOBAL_INIT_DONE           3
#define HLP_MON_DRR_DC_PERQ_STATUS_b_INIT_DONE                  2
#define HLP_MON_DRR_DC_PERQ_STATUS_b_ECC_CORRECTABLE            1
#define HLP_MON_DRR_DC_PERQ_STATUS_b_ECC_UNCORRECTABLE          0

#define HLP_MON_DRR_DC_PERQ_CONFIG_WIDTH                        2
#define HLP_MON_DRR_DC_PERQ_CONFIG(word)                        (((word)*4) + (0x0000088) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_DC_PERQ_CONFIG_l_GEN_ECC_INST_NUM           25
#define HLP_MON_DRR_DC_PERQ_CONFIG_h_GEN_ECC_INST_NUM           31
#define HLP_MON_DRR_DC_PERQ_CONFIG_l__RSVD3_                    20
#define HLP_MON_DRR_DC_PERQ_CONFIG_h__RSVD3_                    24
#define HLP_MON_DRR_DC_PERQ_CONFIG_l_READ_MARGIN                16
#define HLP_MON_DRR_DC_PERQ_CONFIG_h_READ_MARGIN                19
#define HLP_MON_DRR_DC_PERQ_CONFIG_l__RSVD2_                    13
#define HLP_MON_DRR_DC_PERQ_CONFIG_h__RSVD2_                    15
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_READ_MARGIN_ENABLE         12
#define HLP_MON_DRR_DC_PERQ_CONFIG_l__RSVD1_                    10
#define HLP_MON_DRR_DC_PERQ_CONFIG_h__RSVD1_                    11
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE         9
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE         8
#define HLP_MON_DRR_DC_PERQ_CONFIG_l__RSVD0_                    6
#define HLP_MON_DRR_DC_PERQ_CONFIG_h__RSVD0_                    7
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_MASK_INT                   5
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_LS_BYPASS                  4
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_LS_FORCE                   3
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_INVERT_2                   2
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_INVERT_1                   1
#define HLP_MON_DRR_DC_PERQ_CONFIG_b_ECC_ENABLE                 0

#define HLP_MON_DRR_PEP_PERPORT_STATUS_WIDTH                    2
#define HLP_MON_DRR_PEP_PERPORT_STATUS(word)                    (((word)*4) + (0x0000090) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_PEP_PERPORT_STATUS_l__RSVD1_                30
#define HLP_MON_DRR_PEP_PERPORT_STATUS_h__RSVD1_                31
#define HLP_MON_DRR_PEP_PERPORT_STATUS_l_ERROR_ADDRESS          12
#define HLP_MON_DRR_PEP_PERPORT_STATUS_h_ERROR_ADDRESS          29
#define HLP_MON_DRR_PEP_PERPORT_STATUS_l__RSVD0_                4
#define HLP_MON_DRR_PEP_PERPORT_STATUS_h__RSVD0_                11
#define HLP_MON_DRR_PEP_PERPORT_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_MON_DRR_PEP_PERPORT_STATUS_b_INIT_DONE              2
#define HLP_MON_DRR_PEP_PERPORT_STATUS_b_ECC_CORRECTABLE        1
#define HLP_MON_DRR_PEP_PERPORT_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_MON_DRR_PEP_PERPORT_CONFIG_WIDTH                    2
#define HLP_MON_DRR_PEP_PERPORT_CONFIG(word)                    (((word)*4) + (0x0000098) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l__RSVD3_                20
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h__RSVD3_                24
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l_READ_MARGIN            16
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h_READ_MARGIN            19
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l__RSVD2_                13
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h__RSVD2_                15
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l__RSVD1_                10
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h__RSVD1_                11
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_l__RSVD0_                6
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_h__RSVD0_                7
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_MASK_INT               5
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_LS_BYPASS              4
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_LS_FORCE               3
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_INVERT_2               2
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_INVERT_1               1
#define HLP_MON_DRR_PEP_PERPORT_CONFIG_b_ECC_ENABLE             0

#define HLP_MON_DRR_Q_PERQ_STATUS_WIDTH                         2
#define HLP_MON_DRR_Q_PERQ_STATUS(word)                         (((word)*4) + (0x00000A0) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_Q_PERQ_STATUS_l__RSVD1_                     30
#define HLP_MON_DRR_Q_PERQ_STATUS_h__RSVD1_                     31
#define HLP_MON_DRR_Q_PERQ_STATUS_l_ERROR_ADDRESS               12
#define HLP_MON_DRR_Q_PERQ_STATUS_h_ERROR_ADDRESS               29
#define HLP_MON_DRR_Q_PERQ_STATUS_l__RSVD0_                     4
#define HLP_MON_DRR_Q_PERQ_STATUS_h__RSVD0_                     11
#define HLP_MON_DRR_Q_PERQ_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_MON_DRR_Q_PERQ_STATUS_b_INIT_DONE                   2
#define HLP_MON_DRR_Q_PERQ_STATUS_b_ECC_CORRECTABLE             1
#define HLP_MON_DRR_Q_PERQ_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_MON_DRR_Q_PERQ_CONFIG_WIDTH                         2
#define HLP_MON_DRR_Q_PERQ_CONFIG(word)                         (((word)*4) + (0x00000A8) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_DRR_Q_PERQ_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_MON_DRR_Q_PERQ_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_MON_DRR_Q_PERQ_CONFIG_l__RSVD3_                     20
#define HLP_MON_DRR_Q_PERQ_CONFIG_h__RSVD3_                     24
#define HLP_MON_DRR_Q_PERQ_CONFIG_l_READ_MARGIN                 16
#define HLP_MON_DRR_Q_PERQ_CONFIG_h_READ_MARGIN                 19
#define HLP_MON_DRR_Q_PERQ_CONFIG_l__RSVD2_                     13
#define HLP_MON_DRR_Q_PERQ_CONFIG_h__RSVD2_                     15
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_MON_DRR_Q_PERQ_CONFIG_l__RSVD1_                     10
#define HLP_MON_DRR_Q_PERQ_CONFIG_h__RSVD1_                     11
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_MON_DRR_Q_PERQ_CONFIG_l__RSVD0_                     6
#define HLP_MON_DRR_Q_PERQ_CONFIG_h__RSVD0_                     7
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_MASK_INT                    5
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_LS_BYPASS                   4
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_LS_FORCE                    3
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_INVERT_2                    2
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_INVERT_1                    1
#define HLP_MON_DRR_Q_PERQ_CONFIG_b_ECC_ENABLE                  0

#define HLP_MON_ERL_CFG_STATUS_WIDTH                            2
#define HLP_MON_ERL_CFG_STATUS_ENTRIES                          8
#define HLP_MON_ERL_CFG_STATUS(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x00000C0) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_ERL_CFG_STATUS_l__RSVD1_                        30
#define HLP_MON_ERL_CFG_STATUS_h__RSVD1_                        31
#define HLP_MON_ERL_CFG_STATUS_l_ERROR_ADDRESS                  12
#define HLP_MON_ERL_CFG_STATUS_h_ERROR_ADDRESS                  29
#define HLP_MON_ERL_CFG_STATUS_l__RSVD0_                        4
#define HLP_MON_ERL_CFG_STATUS_h__RSVD0_                        11
#define HLP_MON_ERL_CFG_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_MON_ERL_CFG_STATUS_b_INIT_DONE                      2
#define HLP_MON_ERL_CFG_STATUS_b_ECC_CORRECTABLE                1
#define HLP_MON_ERL_CFG_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_MON_ERL_CFG_CONFIG_WIDTH                            2
#define HLP_MON_ERL_CFG_CONFIG_ENTRIES                          8
#define HLP_MON_ERL_CFG_CONFIG(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000100) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_MON_ERL_CFG_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_MON_ERL_CFG_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_MON_ERL_CFG_CONFIG_l__RSVD3_                        20
#define HLP_MON_ERL_CFG_CONFIG_h__RSVD3_                        24
#define HLP_MON_ERL_CFG_CONFIG_l_READ_MARGIN                    16
#define HLP_MON_ERL_CFG_CONFIG_h_READ_MARGIN                    19
#define HLP_MON_ERL_CFG_CONFIG_l__RSVD2_                        13
#define HLP_MON_ERL_CFG_CONFIG_h__RSVD2_                        15
#define HLP_MON_ERL_CFG_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_MON_ERL_CFG_CONFIG_l__RSVD1_                        10
#define HLP_MON_ERL_CFG_CONFIG_h__RSVD1_                        11
#define HLP_MON_ERL_CFG_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_MON_ERL_CFG_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_MON_ERL_CFG_CONFIG_l__RSVD0_                        6
#define HLP_MON_ERL_CFG_CONFIG_h__RSVD0_                        7
#define HLP_MON_ERL_CFG_CONFIG_b_MASK_INT                       5
#define HLP_MON_ERL_CFG_CONFIG_b_LS_BYPASS                      4
#define HLP_MON_ERL_CFG_CONFIG_b_LS_FORCE                       3
#define HLP_MON_ERL_CFG_CONFIG_b_INVERT_2                       2
#define HLP_MON_ERL_CFG_CONFIG_b_INVERT_1                       1
#define HLP_MON_ERL_CFG_CONFIG_b_ECC_ENABLE                     0

#define HLP_REFCNT_TXFREE_CNT_STATUS_WIDTH                      2
#define HLP_REFCNT_TXFREE_CNT_STATUS_ENTRIES                    12
#define HLP_REFCNT_TXFREE_CNT_STATUS(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000180) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_STATUS_l__RSVD1_                  30
#define HLP_REFCNT_TXFREE_CNT_STATUS_h__RSVD1_                  31
#define HLP_REFCNT_TXFREE_CNT_STATUS_l_ERROR_ADDRESS            12
#define HLP_REFCNT_TXFREE_CNT_STATUS_h_ERROR_ADDRESS            29
#define HLP_REFCNT_TXFREE_CNT_STATUS_l__RSVD0_                  4
#define HLP_REFCNT_TXFREE_CNT_STATUS_h__RSVD0_                  11
#define HLP_REFCNT_TXFREE_CNT_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_REFCNT_TXFREE_CNT_STATUS_b_INIT_DONE                2
#define HLP_REFCNT_TXFREE_CNT_STATUS_b_ECC_CORRECTABLE          1
#define HLP_REFCNT_TXFREE_CNT_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_REFCNT_TXFREE_CNT_CONFIG_WIDTH                      2
#define HLP_REFCNT_TXFREE_CNT_CONFIG_ENTRIES                    12
#define HLP_REFCNT_TXFREE_CNT_CONFIG(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000200) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_REFCNT_TXFREE_CNT_CONFIG_l__RSVD3_                  20
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h__RSVD3_                  24
#define HLP_REFCNT_TXFREE_CNT_CONFIG_l_READ_MARGIN              16
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h_READ_MARGIN              19
#define HLP_REFCNT_TXFREE_CNT_CONFIG_l__RSVD2_                  13
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h__RSVD2_                  15
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_REFCNT_TXFREE_CNT_CONFIG_l__RSVD1_                  10
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h__RSVD1_                  11
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_REFCNT_TXFREE_CNT_CONFIG_l__RSVD0_                  6
#define HLP_REFCNT_TXFREE_CNT_CONFIG_h__RSVD0_                  7
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_MASK_INT                 5
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_LS_BYPASS                4
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_LS_FORCE                 3
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_INVERT_2                 2
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_INVERT_1                 1
#define HLP_REFCNT_TXFREE_CNT_CONFIG_b_ECC_ENABLE               0

#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_WIDTH                2
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS(word)                (((word)*4) + (0x0000280) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_l__RSVD1_            30
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_h__RSVD1_            31
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_l_ERROR_ADDRESS      12
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_h_ERROR_ADDRESS      29
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_l__RSVD0_            4
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_h__RSVD0_            11
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_b_GLOBAL_INIT_DONE   3
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_b_INIT_DONE          2
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_b_ECC_CORRECTABLE    1
#define HLP_REFCNT_TXFREE_CNT_CACHE_STATUS_b_ECC_UNCORRECTABLE  0

#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_WIDTH                2
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG(word)                (((word)*4) + (0x0000288) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l_GEN_ECC_INST_NUM   25
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h_GEN_ECC_INST_NUM   31
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD3_            20
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD3_            24
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l_READ_MARGIN        16
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h_READ_MARGIN        19
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD2_            13
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD2_            15
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_READ_MARGIN_ENABLE 12
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD1_            10
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD1_            11
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE 9
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE 8
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD0_            6
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD0_            7
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_MASK_INT           5
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_LS_BYPASS          4
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_LS_FORCE           3
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_INVERT_2           2
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_INVERT_1           1
#define HLP_REFCNT_TXFREE_CNT_CACHE_CONFIG_b_ECC_ENABLE         0

#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_WIDTH                  2
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS(word)                  (((word)*4) + (0x0000290) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_l__RSVD1_              30
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_h__RSVD1_              31
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_l_ERROR_ADDRESS        12
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_h_ERROR_ADDRESS        29
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_l__RSVD0_              4
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_h__RSVD0_              11
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_b_GLOBAL_INIT_DONE     3
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_b_INIT_DONE            2
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_b_ECC_CORRECTABLE      1
#define HLP_REFCNT_TXFREE_CNT_ECC_STATUS_b_ECC_UNCORRECTABLE    0

#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_WIDTH                  2
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG(word)                  (((word)*4) + (0x0000298) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l_GEN_ECC_INST_NUM     25
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h_GEN_ECC_INST_NUM     31
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD3_              20
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD3_              24
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l_READ_MARGIN          16
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h_READ_MARGIN          19
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD2_              13
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD2_              15
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_READ_MARGIN_ENABLE   12
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD1_              10
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD1_              11
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_U_ECC_COUNT_ENABLE   9
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_C_ECC_COUNT_ENABLE   8
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD0_              6
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD0_              7
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_MASK_INT             5
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_LS_BYPASS            4
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_LS_FORCE             3
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_INVERT_2             2
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_INVERT_1             1
#define HLP_REFCNT_TXFREE_CNT_ECC_CONFIG_b_ECC_ENABLE           0

#define HLP_RXQ_MCAST_DST_TABLE_STATUS_WIDTH                    2
#define HLP_RXQ_MCAST_DST_TABLE_STATUS(word)                    (((word)*4) + (0x00002A0) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_DST_TABLE_STATUS_l__RSVD1_                30
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_h__RSVD1_                31
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_l_ERROR_ADDRESS          12
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_h_ERROR_ADDRESS          29
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_l__RSVD0_                4
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_h__RSVD0_                11
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_b_INIT_DONE              2
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_b_ECC_CORRECTABLE        1
#define HLP_RXQ_MCAST_DST_TABLE_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_WIDTH                    2
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG(word)                    (((word)*4) + (0x00002A8) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD3_                20
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD3_                24
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l_READ_MARGIN            16
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h_READ_MARGIN            19
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD2_                13
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD2_                15
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD1_                10
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD1_                11
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD0_                6
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD0_                7
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_MASK_INT               5
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_LS_BYPASS              4
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_LS_FORCE               3
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_INVERT_2               2
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_INVERT_1               1
#define HLP_RXQ_MCAST_DST_TABLE_CONFIG_b_ECC_ENABLE             0

#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_WIDTH                    2
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS(word)                    (((word)*4) + (0x00002B0) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_l__RSVD1_                30
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_h__RSVD1_                31
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_l_ERROR_ADDRESS          12
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_h_ERROR_ADDRESS          29
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_l__RSVD0_                4
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_h__RSVD0_                11
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_b_INIT_DONE              2
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_b_ECC_CORRECTABLE        1
#define HLP_RXQ_MCAST_LEN_TABLE_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_WIDTH                    2
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG(word)                    (((word)*4) + (0x00002B8) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD3_                20
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD3_                24
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l_READ_MARGIN            16
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h_READ_MARGIN            19
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD2_                13
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD2_                15
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD1_                10
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD1_                11
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD0_                6
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD0_                7
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_MASK_INT               5
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_LS_BYPASS              4
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_LS_FORCE               3
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_INVERT_2               2
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_INVERT_1               1
#define HLP_RXQ_MCAST_LEN_TABLE_CONFIG_b_ECC_ENABLE             0

#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_WIDTH                     2
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS(word)                     (((word)*4) + (0x00002C0) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_l__RSVD1_                 30
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_h__RSVD1_                 31
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_l_ERROR_ADDRESS           12
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_h_ERROR_ADDRESS           29
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_l__RSVD0_                 4
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_h__RSVD0_                 11
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_b_INIT_DONE               2
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_b_ECC_CORRECTABLE         1
#define HLP_RXQ_MCAST_OUT_FIFO_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_WIDTH                     2
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG(word)                     (((word)*4) + (0x00002C8) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD3_                 20
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD3_                 24
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l_READ_MARGIN             16
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h_READ_MARGIN             19
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD2_                 13
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD2_                 15
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD1_                 10
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD1_                 11
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD0_                 6
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD0_                 7
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_MASK_INT                5
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_LS_BYPASS               4
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_LS_FORCE                3
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_INVERT_2                2
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_INVERT_1                1
#define HLP_RXQ_MCAST_OUT_FIFO_CONFIG_b_ECC_ENABLE              0

#define HLP_RXQ_ST_DATA_STATUS_WIDTH                            2
#define HLP_RXQ_ST_DATA_STATUS_ENTRIES                          12
#define HLP_RXQ_ST_DATA_STATUS(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000300) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_STATUS_l__RSVD1_                        30
#define HLP_RXQ_ST_DATA_STATUS_h__RSVD1_                        31
#define HLP_RXQ_ST_DATA_STATUS_l_ERROR_ADDRESS                  12
#define HLP_RXQ_ST_DATA_STATUS_h_ERROR_ADDRESS                  29
#define HLP_RXQ_ST_DATA_STATUS_l__RSVD0_                        4
#define HLP_RXQ_ST_DATA_STATUS_h__RSVD0_                        11
#define HLP_RXQ_ST_DATA_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_RXQ_ST_DATA_STATUS_b_INIT_DONE                      2
#define HLP_RXQ_ST_DATA_STATUS_b_ECC_CORRECTABLE                1
#define HLP_RXQ_ST_DATA_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_RXQ_ST_DATA_CONFIG_WIDTH                            2
#define HLP_RXQ_ST_DATA_CONFIG_ENTRIES                          12
#define HLP_RXQ_ST_DATA_CONFIG(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000380) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_RXQ_ST_DATA_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_RXQ_ST_DATA_CONFIG_l__RSVD3_                        20
#define HLP_RXQ_ST_DATA_CONFIG_h__RSVD3_                        24
#define HLP_RXQ_ST_DATA_CONFIG_l_READ_MARGIN                    16
#define HLP_RXQ_ST_DATA_CONFIG_h_READ_MARGIN                    19
#define HLP_RXQ_ST_DATA_CONFIG_l__RSVD2_                        13
#define HLP_RXQ_ST_DATA_CONFIG_h__RSVD2_                        15
#define HLP_RXQ_ST_DATA_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_RXQ_ST_DATA_CONFIG_l__RSVD1_                        10
#define HLP_RXQ_ST_DATA_CONFIG_h__RSVD1_                        11
#define HLP_RXQ_ST_DATA_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_RXQ_ST_DATA_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_RXQ_ST_DATA_CONFIG_l__RSVD0_                        6
#define HLP_RXQ_ST_DATA_CONFIG_h__RSVD0_                        7
#define HLP_RXQ_ST_DATA_CONFIG_b_MASK_INT                       5
#define HLP_RXQ_ST_DATA_CONFIG_b_LS_BYPASS                      4
#define HLP_RXQ_ST_DATA_CONFIG_b_LS_FORCE                       3
#define HLP_RXQ_ST_DATA_CONFIG_b_INVERT_2                       2
#define HLP_RXQ_ST_DATA_CONFIG_b_INVERT_1                       1
#define HLP_RXQ_ST_DATA_CONFIG_b_ECC_ENABLE                     0

#define HLP_RXQ_ST_DATA_CACHE_STATUS_WIDTH                      2
#define HLP_RXQ_ST_DATA_CACHE_STATUS(word)                      (((word)*4) + (0x0000400) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_CACHE_STATUS_l__RSVD1_                  30
#define HLP_RXQ_ST_DATA_CACHE_STATUS_h__RSVD1_                  31
#define HLP_RXQ_ST_DATA_CACHE_STATUS_l_ERROR_ADDRESS            12
#define HLP_RXQ_ST_DATA_CACHE_STATUS_h_ERROR_ADDRESS            29
#define HLP_RXQ_ST_DATA_CACHE_STATUS_l__RSVD0_                  4
#define HLP_RXQ_ST_DATA_CACHE_STATUS_h__RSVD0_                  11
#define HLP_RXQ_ST_DATA_CACHE_STATUS_b_GLOBAL_INIT_DONE         3
#define HLP_RXQ_ST_DATA_CACHE_STATUS_b_INIT_DONE                2
#define HLP_RXQ_ST_DATA_CACHE_STATUS_b_ECC_CORRECTABLE          1
#define HLP_RXQ_ST_DATA_CACHE_STATUS_b_ECC_UNCORRECTABLE        0

#define HLP_RXQ_ST_DATA_CACHE_CONFIG_WIDTH                      2
#define HLP_RXQ_ST_DATA_CACHE_CONFIG(word)                      (((word)*4) + (0x0000408) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l_GEN_ECC_INST_NUM         25
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h_GEN_ECC_INST_NUM         31
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l__RSVD3_                  20
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h__RSVD3_                  24
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l_READ_MARGIN              16
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h_READ_MARGIN              19
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l__RSVD2_                  13
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h__RSVD2_                  15
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_READ_MARGIN_ENABLE       12
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l__RSVD1_                  10
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h__RSVD1_                  11
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE       9
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE       8
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_l__RSVD0_                  6
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_h__RSVD0_                  7
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_MASK_INT                 5
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_LS_BYPASS                4
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_LS_FORCE                 3
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_INVERT_2                 2
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_INVERT_1                 1
#define HLP_RXQ_ST_DATA_CACHE_CONFIG_b_ECC_ENABLE               0

#define HLP_RXQ_ST_DATA_ECC_STATUS_WIDTH                        2
#define HLP_RXQ_ST_DATA_ECC_STATUS(word)                        (((word)*4) + (0x0000410) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_ECC_STATUS_l__RSVD1_                    30
#define HLP_RXQ_ST_DATA_ECC_STATUS_h__RSVD1_                    31
#define HLP_RXQ_ST_DATA_ECC_STATUS_l_ERROR_ADDRESS              12
#define HLP_RXQ_ST_DATA_ECC_STATUS_h_ERROR_ADDRESS              29
#define HLP_RXQ_ST_DATA_ECC_STATUS_l__RSVD0_                    4
#define HLP_RXQ_ST_DATA_ECC_STATUS_h__RSVD0_                    11
#define HLP_RXQ_ST_DATA_ECC_STATUS_b_GLOBAL_INIT_DONE           3
#define HLP_RXQ_ST_DATA_ECC_STATUS_b_INIT_DONE                  2
#define HLP_RXQ_ST_DATA_ECC_STATUS_b_ECC_CORRECTABLE            1
#define HLP_RXQ_ST_DATA_ECC_STATUS_b_ECC_UNCORRECTABLE          0

#define HLP_RXQ_ST_DATA_ECC_CONFIG_WIDTH                        2
#define HLP_RXQ_ST_DATA_ECC_CONFIG(word)                        (((word)*4) + (0x0000418) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_DATA_ECC_CONFIG_l_GEN_ECC_INST_NUM           25
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h_GEN_ECC_INST_NUM           31
#define HLP_RXQ_ST_DATA_ECC_CONFIG_l__RSVD3_                    20
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h__RSVD3_                    24
#define HLP_RXQ_ST_DATA_ECC_CONFIG_l_READ_MARGIN                16
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h_READ_MARGIN                19
#define HLP_RXQ_ST_DATA_ECC_CONFIG_l__RSVD2_                    13
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h__RSVD2_                    15
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_READ_MARGIN_ENABLE         12
#define HLP_RXQ_ST_DATA_ECC_CONFIG_l__RSVD1_                    10
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h__RSVD1_                    11
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_U_ECC_COUNT_ENABLE         9
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_C_ECC_COUNT_ENABLE         8
#define HLP_RXQ_ST_DATA_ECC_CONFIG_l__RSVD0_                    6
#define HLP_RXQ_ST_DATA_ECC_CONFIG_h__RSVD0_                    7
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_MASK_INT                   5
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_LS_BYPASS                  4
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_LS_FORCE                   3
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_INVERT_2                   2
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_INVERT_1                   1
#define HLP_RXQ_ST_DATA_ECC_CONFIG_b_ECC_ENABLE                 0

#define HLP_RXQ_ST_LINK_STATUS_WIDTH                            2
#define HLP_RXQ_ST_LINK_STATUS(word)                            (((word)*4) + (0x0000420) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_LINK_STATUS_l__RSVD1_                        30
#define HLP_RXQ_ST_LINK_STATUS_h__RSVD1_                        31
#define HLP_RXQ_ST_LINK_STATUS_l_ERROR_ADDRESS                  12
#define HLP_RXQ_ST_LINK_STATUS_h_ERROR_ADDRESS                  29
#define HLP_RXQ_ST_LINK_STATUS_l__RSVD0_                        4
#define HLP_RXQ_ST_LINK_STATUS_h__RSVD0_                        11
#define HLP_RXQ_ST_LINK_STATUS_b_GLOBAL_INIT_DONE               3
#define HLP_RXQ_ST_LINK_STATUS_b_INIT_DONE                      2
#define HLP_RXQ_ST_LINK_STATUS_b_ECC_CORRECTABLE                1
#define HLP_RXQ_ST_LINK_STATUS_b_ECC_UNCORRECTABLE              0

#define HLP_RXQ_ST_LINK_CONFIG_WIDTH                            2
#define HLP_RXQ_ST_LINK_CONFIG(word)                            (((word)*4) + (0x0000428) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_RXQ_ST_LINK_CONFIG_l_GEN_ECC_INST_NUM               25
#define HLP_RXQ_ST_LINK_CONFIG_h_GEN_ECC_INST_NUM               31
#define HLP_RXQ_ST_LINK_CONFIG_l__RSVD3_                        20
#define HLP_RXQ_ST_LINK_CONFIG_h__RSVD3_                        24
#define HLP_RXQ_ST_LINK_CONFIG_l_READ_MARGIN                    16
#define HLP_RXQ_ST_LINK_CONFIG_h_READ_MARGIN                    19
#define HLP_RXQ_ST_LINK_CONFIG_l__RSVD2_                        13
#define HLP_RXQ_ST_LINK_CONFIG_h__RSVD2_                        15
#define HLP_RXQ_ST_LINK_CONFIG_b_READ_MARGIN_ENABLE             12
#define HLP_RXQ_ST_LINK_CONFIG_l__RSVD1_                        10
#define HLP_RXQ_ST_LINK_CONFIG_h__RSVD1_                        11
#define HLP_RXQ_ST_LINK_CONFIG_b_U_ECC_COUNT_ENABLE             9
#define HLP_RXQ_ST_LINK_CONFIG_b_C_ECC_COUNT_ENABLE             8
#define HLP_RXQ_ST_LINK_CONFIG_l__RSVD0_                        6
#define HLP_RXQ_ST_LINK_CONFIG_h__RSVD0_                        7
#define HLP_RXQ_ST_LINK_CONFIG_b_MASK_INT                       5
#define HLP_RXQ_ST_LINK_CONFIG_b_LS_BYPASS                      4
#define HLP_RXQ_ST_LINK_CONFIG_b_LS_FORCE                       3
#define HLP_RXQ_ST_LINK_CONFIG_b_INVERT_2                       2
#define HLP_RXQ_ST_LINK_CONFIG_b_INVERT_1                       1
#define HLP_RXQ_ST_LINK_CONFIG_b_ECC_ENABLE                     0

#define HLP_SSCHED_LINK_STORAGE_STATUS_WIDTH                    2
#define HLP_SSCHED_LINK_STORAGE_STATUS_ENTRIES                  12
#define HLP_SSCHED_LINK_STORAGE_STATUS(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000480) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_STATUS_l__RSVD1_                30
#define HLP_SSCHED_LINK_STORAGE_STATUS_h__RSVD1_                31
#define HLP_SSCHED_LINK_STORAGE_STATUS_l_ERROR_ADDRESS          12
#define HLP_SSCHED_LINK_STORAGE_STATUS_h_ERROR_ADDRESS          29
#define HLP_SSCHED_LINK_STORAGE_STATUS_l__RSVD0_                4
#define HLP_SSCHED_LINK_STORAGE_STATUS_h__RSVD0_                11
#define HLP_SSCHED_LINK_STORAGE_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_SSCHED_LINK_STORAGE_STATUS_b_INIT_DONE              2
#define HLP_SSCHED_LINK_STORAGE_STATUS_b_ECC_CORRECTABLE        1
#define HLP_SSCHED_LINK_STORAGE_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_SSCHED_LINK_STORAGE_CONFIG_WIDTH                    2
#define HLP_SSCHED_LINK_STORAGE_CONFIG_ENTRIES                  12
#define HLP_SSCHED_LINK_STORAGE_CONFIG(index, word)             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000500) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_SSCHED_LINK_STORAGE_CONFIG_l__RSVD3_                20
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h__RSVD3_                24
#define HLP_SSCHED_LINK_STORAGE_CONFIG_l_READ_MARGIN            16
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h_READ_MARGIN            19
#define HLP_SSCHED_LINK_STORAGE_CONFIG_l__RSVD2_                13
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h__RSVD2_                15
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_SSCHED_LINK_STORAGE_CONFIG_l__RSVD1_                10
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h__RSVD1_                11
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_SSCHED_LINK_STORAGE_CONFIG_l__RSVD0_                6
#define HLP_SSCHED_LINK_STORAGE_CONFIG_h__RSVD0_                7
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_MASK_INT               5
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_LS_BYPASS              4
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_LS_FORCE               3
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_INVERT_2               2
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_INVERT_1               1
#define HLP_SSCHED_LINK_STORAGE_CONFIG_b_ECC_ENABLE             0

#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_WIDTH              2
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS(word)              (((word)*4) + (0x0000580) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_l__RSVD1_          30
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_h__RSVD1_          31
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_l_ERROR_ADDRESS    12
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_h_ERROR_ADDRESS    29
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_l__RSVD0_          4
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_h__RSVD0_          11
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_b_GLOBAL_INIT_DONE 3
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_b_INIT_DONE        2
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_b_ECC_CORRECTABLE  1
#define HLP_SSCHED_LINK_STORAGE_CACHE_STATUS_b_ECC_UNCORRECTABLE0

#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_WIDTH              2
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG(word)              (((word)*4) + (0x0000588) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l_GEN_ECC_INST_NUM 25
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h_GEN_ECC_INST_NUM 31
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD3_          20
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD3_          24
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l_READ_MARGIN      16
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h_READ_MARGIN      19
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD2_          13
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD2_          15
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD1_          10
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD1_          11
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD0_          6
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD0_          7
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_MASK_INT         5
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_LS_BYPASS        4
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_LS_FORCE         3
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_INVERT_2         2
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_INVERT_1         1
#define HLP_SSCHED_LINK_STORAGE_CACHE_CONFIG_b_ECC_ENABLE       0

#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_WIDTH                2
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS(word)                (((word)*4) + (0x0000590) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_l__RSVD1_            30
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_h__RSVD1_            31
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_l_ERROR_ADDRESS      12
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_h_ERROR_ADDRESS      29
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_l__RSVD0_            4
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_h__RSVD0_            11
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_b_GLOBAL_INIT_DONE   3
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_b_INIT_DONE          2
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_b_ECC_CORRECTABLE    1
#define HLP_SSCHED_LINK_STORAGE_ECC_STATUS_b_ECC_UNCORRECTABLE  0

#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_WIDTH                2
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG(word)                (((word)*4) + (0x0000598) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l_GEN_ECC_INST_NUM   25
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h_GEN_ECC_INST_NUM   31
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD3_            20
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD3_            24
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l_READ_MARGIN        16
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h_READ_MARGIN        19
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD2_            13
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD2_            15
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_READ_MARGIN_ENABLE 12
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD1_            10
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD1_            11
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE 9
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE 8
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD0_            6
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD0_            7
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_MASK_INT           5
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_LS_BYPASS          4
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_LS_FORCE           3
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_INVERT_2           2
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_INVERT_1           1
#define HLP_SSCHED_LINK_STORAGE_ECC_CONFIG_b_ECC_ENABLE         0

#define HLP_SSCHED_SOP_STORAGE_STATUS_WIDTH                     2
#define HLP_SSCHED_SOP_STORAGE_STATUS_ENTRIES                   12
#define HLP_SSCHED_SOP_STORAGE_STATUS(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000600) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_STATUS_l__RSVD1_                 30
#define HLP_SSCHED_SOP_STORAGE_STATUS_h__RSVD1_                 31
#define HLP_SSCHED_SOP_STORAGE_STATUS_l_ERROR_ADDRESS           12
#define HLP_SSCHED_SOP_STORAGE_STATUS_h_ERROR_ADDRESS           29
#define HLP_SSCHED_SOP_STORAGE_STATUS_l__RSVD0_                 4
#define HLP_SSCHED_SOP_STORAGE_STATUS_h__RSVD0_                 11
#define HLP_SSCHED_SOP_STORAGE_STATUS_b_GLOBAL_INIT_DONE        3
#define HLP_SSCHED_SOP_STORAGE_STATUS_b_INIT_DONE               2
#define HLP_SSCHED_SOP_STORAGE_STATUS_b_ECC_CORRECTABLE         1
#define HLP_SSCHED_SOP_STORAGE_STATUS_b_ECC_UNCORRECTABLE       0

#define HLP_SSCHED_SOP_STORAGE_CONFIG_WIDTH                     2
#define HLP_SSCHED_SOP_STORAGE_CONFIG_ENTRIES                   12
#define HLP_SSCHED_SOP_STORAGE_CONFIG(index, word)              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000680) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_CONFIG_l_GEN_ECC_INST_NUM        25
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h_GEN_ECC_INST_NUM        31
#define HLP_SSCHED_SOP_STORAGE_CONFIG_l__RSVD3_                 20
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h__RSVD3_                 24
#define HLP_SSCHED_SOP_STORAGE_CONFIG_l_READ_MARGIN             16
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h_READ_MARGIN             19
#define HLP_SSCHED_SOP_STORAGE_CONFIG_l__RSVD2_                 13
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h__RSVD2_                 15
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_READ_MARGIN_ENABLE      12
#define HLP_SSCHED_SOP_STORAGE_CONFIG_l__RSVD1_                 10
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h__RSVD1_                 11
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_U_ECC_COUNT_ENABLE      9
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_C_ECC_COUNT_ENABLE      8
#define HLP_SSCHED_SOP_STORAGE_CONFIG_l__RSVD0_                 6
#define HLP_SSCHED_SOP_STORAGE_CONFIG_h__RSVD0_                 7
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_MASK_INT                5
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_LS_BYPASS               4
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_LS_FORCE                3
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_INVERT_2                2
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_INVERT_1                1
#define HLP_SSCHED_SOP_STORAGE_CONFIG_b_ECC_ENABLE              0

#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_WIDTH               2
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS(word)               (((word)*4) + (0x0000700) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_l__RSVD1_           30
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_h__RSVD1_           31
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_l_ERROR_ADDRESS     12
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_h_ERROR_ADDRESS     29
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_l__RSVD0_           4
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_h__RSVD0_           11
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_b_GLOBAL_INIT_DONE  3
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_b_INIT_DONE         2
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_b_ECC_CORRECTABLE   1
#define HLP_SSCHED_SOP_STORAGE_CACHE_STATUS_b_ECC_UNCORRECTABLE 0

#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_WIDTH               2
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG(word)               (((word)*4) + (0x0000708) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l_GEN_ECC_INST_NUM  25
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h_GEN_ECC_INST_NUM  31
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD3_           20
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD3_           24
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l_READ_MARGIN       16
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h_READ_MARGIN       19
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD2_           13
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD2_           15
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_READ_MARGIN_ENABLE12
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD1_           10
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD1_           11
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE9
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE8
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD0_           6
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD0_           7
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_MASK_INT          5
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_LS_BYPASS         4
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_LS_FORCE          3
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_INVERT_2          2
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_INVERT_1          1
#define HLP_SSCHED_SOP_STORAGE_CACHE_CONFIG_b_ECC_ENABLE        0

#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_WIDTH                 2
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS(word)                 (((word)*4) + (0x0000710) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_l__RSVD1_             30
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_h__RSVD1_             31
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_l_ERROR_ADDRESS       12
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_h_ERROR_ADDRESS       29
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_l__RSVD0_             4
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_h__RSVD0_             11
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_b_GLOBAL_INIT_DONE    3
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_b_INIT_DONE           2
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_b_ECC_CORRECTABLE     1
#define HLP_SSCHED_SOP_STORAGE_ECC_STATUS_b_ECC_UNCORRECTABLE   0

#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_WIDTH                 2
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG(word)                 (((word)*4) + (0x0000718) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l_GEN_ECC_INST_NUM    25
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h_GEN_ECC_INST_NUM    31
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD3_             20
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD3_             24
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l_READ_MARGIN         16
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h_READ_MARGIN         19
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD2_             13
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD2_             15
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_READ_MARGIN_ENABLE  12
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD1_             10
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD1_             11
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE  9
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE  8
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD0_             6
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD0_             7
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_MASK_INT            5
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_LS_BYPASS           4
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_LS_FORCE            3
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_INVERT_2            2
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_INVERT_1            1
#define HLP_SSCHED_SOP_STORAGE_ECC_CONFIG_b_ECC_ENABLE          0

#define HLP_TXQ_HEAD_PERQ_STATUS_WIDTH                          2
#define HLP_TXQ_HEAD_PERQ_STATUS_ENTRIES                        8
#define HLP_TXQ_HEAD_PERQ_STATUS(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000740) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_HEAD_PERQ_STATUS_l__RSVD1_                      30
#define HLP_TXQ_HEAD_PERQ_STATUS_h__RSVD1_                      31
#define HLP_TXQ_HEAD_PERQ_STATUS_l_ERROR_ADDRESS                12
#define HLP_TXQ_HEAD_PERQ_STATUS_h_ERROR_ADDRESS                29
#define HLP_TXQ_HEAD_PERQ_STATUS_l__RSVD0_                      4
#define HLP_TXQ_HEAD_PERQ_STATUS_h__RSVD0_                      11
#define HLP_TXQ_HEAD_PERQ_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_TXQ_HEAD_PERQ_STATUS_b_INIT_DONE                    2
#define HLP_TXQ_HEAD_PERQ_STATUS_b_ECC_CORRECTABLE              1
#define HLP_TXQ_HEAD_PERQ_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_TXQ_HEAD_PERQ_CONFIG_WIDTH                          2
#define HLP_TXQ_HEAD_PERQ_CONFIG_ENTRIES                        8
#define HLP_TXQ_HEAD_PERQ_CONFIG(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000780) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_HEAD_PERQ_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_TXQ_HEAD_PERQ_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_TXQ_HEAD_PERQ_CONFIG_l__RSVD3_                      20
#define HLP_TXQ_HEAD_PERQ_CONFIG_h__RSVD3_                      24
#define HLP_TXQ_HEAD_PERQ_CONFIG_l_READ_MARGIN                  16
#define HLP_TXQ_HEAD_PERQ_CONFIG_h_READ_MARGIN                  19
#define HLP_TXQ_HEAD_PERQ_CONFIG_l__RSVD2_                      13
#define HLP_TXQ_HEAD_PERQ_CONFIG_h__RSVD2_                      15
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_TXQ_HEAD_PERQ_CONFIG_l__RSVD1_                      10
#define HLP_TXQ_HEAD_PERQ_CONFIG_h__RSVD1_                      11
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_TXQ_HEAD_PERQ_CONFIG_l__RSVD0_                      6
#define HLP_TXQ_HEAD_PERQ_CONFIG_h__RSVD0_                      7
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_MASK_INT                     5
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_LS_BYPASS                    4
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_LS_FORCE                     3
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_INVERT_2                     2
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_INVERT_1                     1
#define HLP_TXQ_HEAD_PERQ_CONFIG_b_ECC_ENABLE                   0

#define HLP_TXQ_PLINK_STATE_STATUS_WIDTH                        2
#define HLP_TXQ_PLINK_STATE_STATUS_ENTRIES                      12
#define HLP_TXQ_PLINK_STATE_STATUS(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000800) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_STATUS_l__RSVD1_                    30
#define HLP_TXQ_PLINK_STATE_STATUS_h__RSVD1_                    31
#define HLP_TXQ_PLINK_STATE_STATUS_l_ERROR_ADDRESS              12
#define HLP_TXQ_PLINK_STATE_STATUS_h_ERROR_ADDRESS              29
#define HLP_TXQ_PLINK_STATE_STATUS_l__RSVD0_                    4
#define HLP_TXQ_PLINK_STATE_STATUS_h__RSVD0_                    11
#define HLP_TXQ_PLINK_STATE_STATUS_b_GLOBAL_INIT_DONE           3
#define HLP_TXQ_PLINK_STATE_STATUS_b_INIT_DONE                  2
#define HLP_TXQ_PLINK_STATE_STATUS_b_ECC_CORRECTABLE            1
#define HLP_TXQ_PLINK_STATE_STATUS_b_ECC_UNCORRECTABLE          0

#define HLP_TXQ_PLINK_STATE_CONFIG_WIDTH                        2
#define HLP_TXQ_PLINK_STATE_CONFIG_ENTRIES                      12
#define HLP_TXQ_PLINK_STATE_CONFIG(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000880) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_CONFIG_l_GEN_ECC_INST_NUM           25
#define HLP_TXQ_PLINK_STATE_CONFIG_h_GEN_ECC_INST_NUM           31
#define HLP_TXQ_PLINK_STATE_CONFIG_l__RSVD3_                    20
#define HLP_TXQ_PLINK_STATE_CONFIG_h__RSVD3_                    24
#define HLP_TXQ_PLINK_STATE_CONFIG_l_READ_MARGIN                16
#define HLP_TXQ_PLINK_STATE_CONFIG_h_READ_MARGIN                19
#define HLP_TXQ_PLINK_STATE_CONFIG_l__RSVD2_                    13
#define HLP_TXQ_PLINK_STATE_CONFIG_h__RSVD2_                    15
#define HLP_TXQ_PLINK_STATE_CONFIG_b_READ_MARGIN_ENABLE         12
#define HLP_TXQ_PLINK_STATE_CONFIG_l__RSVD1_                    10
#define HLP_TXQ_PLINK_STATE_CONFIG_h__RSVD1_                    11
#define HLP_TXQ_PLINK_STATE_CONFIG_b_U_ECC_COUNT_ENABLE         9
#define HLP_TXQ_PLINK_STATE_CONFIG_b_C_ECC_COUNT_ENABLE         8
#define HLP_TXQ_PLINK_STATE_CONFIG_l__RSVD0_                    6
#define HLP_TXQ_PLINK_STATE_CONFIG_h__RSVD0_                    7
#define HLP_TXQ_PLINK_STATE_CONFIG_b_MASK_INT                   5
#define HLP_TXQ_PLINK_STATE_CONFIG_b_LS_BYPASS                  4
#define HLP_TXQ_PLINK_STATE_CONFIG_b_LS_FORCE                   3
#define HLP_TXQ_PLINK_STATE_CONFIG_b_INVERT_2                   2
#define HLP_TXQ_PLINK_STATE_CONFIG_b_INVERT_1                   1
#define HLP_TXQ_PLINK_STATE_CONFIG_b_ECC_ENABLE                 0

#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_WIDTH                  2
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS(word)                  (((word)*4) + (0x0000900) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_l__RSVD1_              30
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_h__RSVD1_              31
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_l_ERROR_ADDRESS        12
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_h_ERROR_ADDRESS        29
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_l__RSVD0_              4
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_h__RSVD0_              11
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_b_GLOBAL_INIT_DONE     3
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_b_INIT_DONE            2
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_b_ECC_CORRECTABLE      1
#define HLP_TXQ_PLINK_STATE_CACHE_STATUS_b_ECC_UNCORRECTABLE    0

#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_WIDTH                  2
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG(word)                  (((word)*4) + (0x0000908) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l_GEN_ECC_INST_NUM     25
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h_GEN_ECC_INST_NUM     31
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD3_              20
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD3_              24
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l_READ_MARGIN          16
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h_READ_MARGIN          19
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD2_              13
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD2_              15
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_READ_MARGIN_ENABLE   12
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD1_              10
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD1_              11
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE   9
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE   8
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD0_              6
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD0_              7
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_MASK_INT             5
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_LS_BYPASS            4
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_LS_FORCE             3
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_INVERT_2             2
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_INVERT_1             1
#define HLP_TXQ_PLINK_STATE_CACHE_CONFIG_b_ECC_ENABLE           0

#define HLP_TXQ_PLINK_STATE_ECC_STATUS_WIDTH                    2
#define HLP_TXQ_PLINK_STATE_ECC_STATUS(word)                    (((word)*4) + (0x0000910) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_ECC_STATUS_l__RSVD1_                30
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_h__RSVD1_                31
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_l_ERROR_ADDRESS          12
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_h_ERROR_ADDRESS          29
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_l__RSVD0_                4
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_h__RSVD0_                11
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_b_GLOBAL_INIT_DONE       3
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_b_INIT_DONE              2
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_b_ECC_CORRECTABLE        1
#define HLP_TXQ_PLINK_STATE_ECC_STATUS_b_ECC_UNCORRECTABLE      0

#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_WIDTH                    2
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG(word)                    (((word)*4) + (0x0000918) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l_GEN_ECC_INST_NUM       25
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h_GEN_ECC_INST_NUM       31
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD3_                20
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD3_                24
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l_READ_MARGIN            16
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h_READ_MARGIN            19
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD2_                13
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD2_                15
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_READ_MARGIN_ENABLE     12
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD1_                10
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD1_                11
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE     9
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE     8
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD0_                6
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD0_                7
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_MASK_INT               5
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_LS_BYPASS              4
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_LS_FORCE               3
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_INVERT_2               2
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_INVERT_1               1
#define HLP_TXQ_PLINK_STATE_ECC_CONFIG_b_ECC_ENABLE             0

#define HLP_TXQ_PTOT_STATE_STATUS_WIDTH                         2
#define HLP_TXQ_PTOT_STATE_STATUS(word)                         (((word)*4) + (0x0000920) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PTOT_STATE_STATUS_l__RSVD1_                     30
#define HLP_TXQ_PTOT_STATE_STATUS_h__RSVD1_                     31
#define HLP_TXQ_PTOT_STATE_STATUS_l_ERROR_ADDRESS               12
#define HLP_TXQ_PTOT_STATE_STATUS_h_ERROR_ADDRESS               29
#define HLP_TXQ_PTOT_STATE_STATUS_l__RSVD0_                     4
#define HLP_TXQ_PTOT_STATE_STATUS_h__RSVD0_                     11
#define HLP_TXQ_PTOT_STATE_STATUS_b_GLOBAL_INIT_DONE            3
#define HLP_TXQ_PTOT_STATE_STATUS_b_INIT_DONE                   2
#define HLP_TXQ_PTOT_STATE_STATUS_b_ECC_CORRECTABLE             1
#define HLP_TXQ_PTOT_STATE_STATUS_b_ECC_UNCORRECTABLE           0

#define HLP_TXQ_PTOT_STATE_CONFIG_WIDTH                         2
#define HLP_TXQ_PTOT_STATE_CONFIG(word)                         (((word)*4) + (0x0000928) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_PTOT_STATE_CONFIG_l_GEN_ECC_INST_NUM            25
#define HLP_TXQ_PTOT_STATE_CONFIG_h_GEN_ECC_INST_NUM            31
#define HLP_TXQ_PTOT_STATE_CONFIG_l__RSVD3_                     20
#define HLP_TXQ_PTOT_STATE_CONFIG_h__RSVD3_                     24
#define HLP_TXQ_PTOT_STATE_CONFIG_l_READ_MARGIN                 16
#define HLP_TXQ_PTOT_STATE_CONFIG_h_READ_MARGIN                 19
#define HLP_TXQ_PTOT_STATE_CONFIG_l__RSVD2_                     13
#define HLP_TXQ_PTOT_STATE_CONFIG_h__RSVD2_                     15
#define HLP_TXQ_PTOT_STATE_CONFIG_b_READ_MARGIN_ENABLE          12
#define HLP_TXQ_PTOT_STATE_CONFIG_l__RSVD1_                     10
#define HLP_TXQ_PTOT_STATE_CONFIG_h__RSVD1_                     11
#define HLP_TXQ_PTOT_STATE_CONFIG_b_U_ECC_COUNT_ENABLE          9
#define HLP_TXQ_PTOT_STATE_CONFIG_b_C_ECC_COUNT_ENABLE          8
#define HLP_TXQ_PTOT_STATE_CONFIG_l__RSVD0_                     6
#define HLP_TXQ_PTOT_STATE_CONFIG_h__RSVD0_                     7
#define HLP_TXQ_PTOT_STATE_CONFIG_b_MASK_INT                    5
#define HLP_TXQ_PTOT_STATE_CONFIG_b_LS_BYPASS                   4
#define HLP_TXQ_PTOT_STATE_CONFIG_b_LS_FORCE                    3
#define HLP_TXQ_PTOT_STATE_CONFIG_b_INVERT_2                    2
#define HLP_TXQ_PTOT_STATE_CONFIG_b_INVERT_1                    1
#define HLP_TXQ_PTOT_STATE_CONFIG_b_ECC_ENABLE                  0

#define HLP_TXQ_REP_PERQ_STATUS_WIDTH                           2
#define HLP_TXQ_REP_PERQ_STATUS(word)                           (((word)*4) + (0x0000930) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_REP_PERQ_STATUS_l__RSVD1_                       30
#define HLP_TXQ_REP_PERQ_STATUS_h__RSVD1_                       31
#define HLP_TXQ_REP_PERQ_STATUS_l_ERROR_ADDRESS                 12
#define HLP_TXQ_REP_PERQ_STATUS_h_ERROR_ADDRESS                 29
#define HLP_TXQ_REP_PERQ_STATUS_l__RSVD0_                       4
#define HLP_TXQ_REP_PERQ_STATUS_h__RSVD0_                       11
#define HLP_TXQ_REP_PERQ_STATUS_b_GLOBAL_INIT_DONE              3
#define HLP_TXQ_REP_PERQ_STATUS_b_INIT_DONE                     2
#define HLP_TXQ_REP_PERQ_STATUS_b_ECC_CORRECTABLE               1
#define HLP_TXQ_REP_PERQ_STATUS_b_ECC_UNCORRECTABLE             0

#define HLP_TXQ_REP_PERQ_CONFIG_WIDTH                           2
#define HLP_TXQ_REP_PERQ_CONFIG(word)                           (((word)*4) + (0x0000938) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_REP_PERQ_CONFIG_l_GEN_ECC_INST_NUM              25
#define HLP_TXQ_REP_PERQ_CONFIG_h_GEN_ECC_INST_NUM              31
#define HLP_TXQ_REP_PERQ_CONFIG_l__RSVD3_                       20
#define HLP_TXQ_REP_PERQ_CONFIG_h__RSVD3_                       24
#define HLP_TXQ_REP_PERQ_CONFIG_l_READ_MARGIN                   16
#define HLP_TXQ_REP_PERQ_CONFIG_h_READ_MARGIN                   19
#define HLP_TXQ_REP_PERQ_CONFIG_l__RSVD2_                       13
#define HLP_TXQ_REP_PERQ_CONFIG_h__RSVD2_                       15
#define HLP_TXQ_REP_PERQ_CONFIG_b_READ_MARGIN_ENABLE            12
#define HLP_TXQ_REP_PERQ_CONFIG_l__RSVD1_                       10
#define HLP_TXQ_REP_PERQ_CONFIG_h__RSVD1_                       11
#define HLP_TXQ_REP_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE            9
#define HLP_TXQ_REP_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE            8
#define HLP_TXQ_REP_PERQ_CONFIG_l__RSVD0_                       6
#define HLP_TXQ_REP_PERQ_CONFIG_h__RSVD0_                       7
#define HLP_TXQ_REP_PERQ_CONFIG_b_MASK_INT                      5
#define HLP_TXQ_REP_PERQ_CONFIG_b_LS_BYPASS                     4
#define HLP_TXQ_REP_PERQ_CONFIG_b_LS_FORCE                      3
#define HLP_TXQ_REP_PERQ_CONFIG_b_INVERT_2                      2
#define HLP_TXQ_REP_PERQ_CONFIG_b_INVERT_1                      1
#define HLP_TXQ_REP_PERQ_CONFIG_b_ECC_ENABLE                    0

#define HLP_TXQ_TAIL_PERQ_STATUS_WIDTH                          2
#define HLP_TXQ_TAIL_PERQ_STATUS_ENTRIES                        2
#define HLP_TXQ_TAIL_PERQ_STATUS(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000940) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_TAIL_PERQ_STATUS_l__RSVD1_                      30
#define HLP_TXQ_TAIL_PERQ_STATUS_h__RSVD1_                      31
#define HLP_TXQ_TAIL_PERQ_STATUS_l_ERROR_ADDRESS                12
#define HLP_TXQ_TAIL_PERQ_STATUS_h_ERROR_ADDRESS                29
#define HLP_TXQ_TAIL_PERQ_STATUS_l__RSVD0_                      4
#define HLP_TXQ_TAIL_PERQ_STATUS_h__RSVD0_                      11
#define HLP_TXQ_TAIL_PERQ_STATUS_b_GLOBAL_INIT_DONE             3
#define HLP_TXQ_TAIL_PERQ_STATUS_b_INIT_DONE                    2
#define HLP_TXQ_TAIL_PERQ_STATUS_b_ECC_CORRECTABLE              1
#define HLP_TXQ_TAIL_PERQ_STATUS_b_ECC_UNCORRECTABLE            0

#define HLP_TXQ_TAIL_PERQ_CONFIG_WIDTH                          2
#define HLP_TXQ_TAIL_PERQ_CONFIG_ENTRIES                        2
#define HLP_TXQ_TAIL_PERQ_CONFIG(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0000950) + (HLP_SCHED_SHELL_CTL_BASE))

#define HLP_TXQ_TAIL_PERQ_CONFIG_l_GEN_ECC_INST_NUM             25
#define HLP_TXQ_TAIL_PERQ_CONFIG_h_GEN_ECC_INST_NUM             31
#define HLP_TXQ_TAIL_PERQ_CONFIG_l__RSVD3_                      20
#define HLP_TXQ_TAIL_PERQ_CONFIG_h__RSVD3_                      24
#define HLP_TXQ_TAIL_PERQ_CONFIG_l_READ_MARGIN                  16
#define HLP_TXQ_TAIL_PERQ_CONFIG_h_READ_MARGIN                  19
#define HLP_TXQ_TAIL_PERQ_CONFIG_l__RSVD2_                      13
#define HLP_TXQ_TAIL_PERQ_CONFIG_h__RSVD2_                      15
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_READ_MARGIN_ENABLE           12
#define HLP_TXQ_TAIL_PERQ_CONFIG_l__RSVD1_                      10
#define HLP_TXQ_TAIL_PERQ_CONFIG_h__RSVD1_                      11
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE           9
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE           8
#define HLP_TXQ_TAIL_PERQ_CONFIG_l__RSVD0_                      6
#define HLP_TXQ_TAIL_PERQ_CONFIG_h__RSVD0_                      7
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_MASK_INT                     5
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_LS_BYPASS                    4
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_LS_FORCE                     3
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_INVERT_2                     2
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_INVERT_1                     1
#define HLP_TXQ_TAIL_PERQ_CONFIG_b_ECC_ENABLE                   0


/******** CM_USAGE_BASE *******/
#define HLP_CM_USAGE_BASE                                       (0x5100000)
#define HLP_CM_USAGE_SIZE                                       (0x0010000)

#define HLP_CM_TX_TC_PRIVATE_WM_WIDTH                           2
#define HLP_CM_TX_TC_PRIVATE_WM_ENTRIES_0                       8
#define HLP_CM_TX_TC_PRIVATE_WM_ENTRIES_1                       24
#define HLP_CM_TX_TC_PRIVATE_WM(index1, index0, word)           ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_PRIVATE_WM_l_WATERMARK                     0
#define HLP_CM_TX_TC_PRIVATE_WM_h_WATERMARK                     14

#define HLP_CM_TX_TC_HOG_WM_WIDTH                               2
#define HLP_CM_TX_TC_HOG_WM_ENTRIES_0                           8
#define HLP_CM_TX_TC_HOG_WM_ENTRIES_1                           24
#define HLP_CM_TX_TC_HOG_WM(index1, index0, word)               ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0000800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_HOG_WM_l_WATERMARK                         0
#define HLP_CM_TX_TC_HOG_WM_h_WATERMARK                         14

#define HLP_CM_RX_SMP_PRIVATE_WM_WIDTH                          2
#define HLP_CM_RX_SMP_PRIVATE_WM_ENTRIES_0                      2
#define HLP_CM_RX_SMP_PRIVATE_WM_ENTRIES_1                      24
#define HLP_CM_RX_SMP_PRIVATE_WM(index1, index0, word)          ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0001000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_PRIVATE_WM_l_WATERMARK                    0
#define HLP_CM_RX_SMP_PRIVATE_WM_h_WATERMARK                    14

#define HLP_CM_RX_SMP_HOG_WM_WIDTH                              2
#define HLP_CM_RX_SMP_HOG_WM_ENTRIES_0                          2
#define HLP_CM_RX_SMP_HOG_WM_ENTRIES_1                          24
#define HLP_CM_RX_SMP_HOG_WM(index1, index0, word)              ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0001200) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_HOG_WM_l_WATERMARK                        0
#define HLP_CM_RX_SMP_HOG_WM_h_WATERMARK                        14

#define HLP_CM_RX_SMP_PAUSE_WM_WIDTH                            2
#define HLP_CM_RX_SMP_PAUSE_WM_ENTRIES_0                        2
#define HLP_CM_RX_SMP_PAUSE_WM_ENTRIES_1                        24
#define HLP_CM_RX_SMP_PAUSE_WM(index1, index0, word)            ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0001400) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_PAUSE_WM_l_PAUSE_OFF                      15
#define HLP_CM_RX_SMP_PAUSE_WM_h_PAUSE_OFF                      29
#define HLP_CM_RX_SMP_PAUSE_WM_l_PAUSE_ON                       0
#define HLP_CM_RX_SMP_PAUSE_WM_h_PAUSE_ON                       14

#define HLP_CM_SHARED_WM_WIDTH                                  2
#define HLP_CM_SHARED_WM_ENTRIES                                8
#define HLP_CM_SHARED_WM(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001600) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SHARED_WM_l_WATERMARK                            0
#define HLP_CM_SHARED_WM_h_WATERMARK                            14

#define HLP_CM_SOFTDROP_WM_WIDTH                                2
#define HLP_CM_SOFTDROP_WM_ENTRIES                              8
#define HLP_CM_SOFTDROP_WM(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001700) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SOFTDROP_WM_l_HOG_SEGMENT_LIMIT                  15
#define HLP_CM_SOFTDROP_WM_h_HOG_SEGMENT_LIMIT                  29
#define HLP_CM_SOFTDROP_WM_l_SOFT_DROP_SEGMENT_LIMIT            0
#define HLP_CM_SOFTDROP_WM_h_SOFT_DROP_SEGMENT_LIMIT            14

#define HLP_CM_SHARED_SMP_PAUSE_WM_WIDTH                        2
#define HLP_CM_SHARED_SMP_PAUSE_WM_ENTRIES                      2
#define HLP_CM_SHARED_SMP_PAUSE_WM(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SHARED_SMP_PAUSE_WM_l_PAUSE_OFF                  15
#define HLP_CM_SHARED_SMP_PAUSE_WM_h_PAUSE_OFF                  29
#define HLP_CM_SHARED_SMP_PAUSE_WM_l_PAUSE_ON                   0
#define HLP_CM_SHARED_SMP_PAUSE_WM_h_PAUSE_ON                   14

#define HLP_CM_GLOBAL_WM_WIDTH                                  2
#define HLP_CM_GLOBAL_WM(word)                                  (((word)*4) + (0x0001900) + (HLP_CM_USAGE_BASE))

#define HLP_CM_GLOBAL_WM_l_WATERMARK                            0
#define HLP_CM_GLOBAL_WM_h_WATERMARK                            14

#define HLP_CM_PAUSE_PHYS_PORT_CFG_WIDTH                        2
#define HLP_CM_PAUSE_PHYS_PORT_CFG_ENTRIES                      24
#define HLP_CM_PAUSE_PHYS_PORT_CFG(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0001A00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_PAUSE_PHYS_PORT_CFG_l_PHYS_PORT                  0
#define HLP_CM_PAUSE_PHYS_PORT_CFG_h_PHYS_PORT                  4

#define HLP_CM_FORCE_PAUSE_CFG_WIDTH                            2
#define HLP_CM_FORCE_PAUSE_CFG(word)                            (((word)*4) + (0x0001B00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_FORCE_PAUSE_CFG_l_FORCE_OFF                      2
#define HLP_CM_FORCE_PAUSE_CFG_h_FORCE_OFF                      3
#define HLP_CM_FORCE_PAUSE_CFG_l_FORCE_ON                       0
#define HLP_CM_FORCE_PAUSE_CFG_h_FORCE_ON                       1

#define HLP_CM_AQM_EWMA_CFG_WIDTH                               2
#define HLP_CM_AQM_EWMA_CFG_ENTRIES_0                           2
#define HLP_CM_AQM_EWMA_CFG_ENTRIES_1                           24
#define HLP_CM_AQM_EWMA_CFG(index1, index0, word)               ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0001C00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_AQM_EWMA_CFG_l_UPDATE_INTERVAL                   37
#define HLP_CM_AQM_EWMA_CFG_h_UPDATE_INTERVAL                   44
#define HLP_CM_AQM_EWMA_CFG_l_W                                 33
#define HLP_CM_AQM_EWMA_CFG_h_W                                 36
#define HLP_CM_AQM_EWMA_CFG_l_TC                                30
#define HLP_CM_AQM_EWMA_CFG_h_TC                                32
#define HLP_CM_AQM_EWMA_CFG_l_MIN_TH                            15
#define HLP_CM_AQM_EWMA_CFG_h_MIN_TH                            29
#define HLP_CM_AQM_EWMA_CFG_l_MAX_TH                            0
#define HLP_CM_AQM_EWMA_CFG_h_MAX_TH                            14

#define HLP_CM_AQM_DCTCP_CFG_WIDTH                              2
#define HLP_CM_AQM_DCTCP_CFG_ENTRIES_0                          2
#define HLP_CM_AQM_DCTCP_CFG_ENTRIES_1                          24
#define HLP_CM_AQM_DCTCP_CFG(index1, index0, word)              ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0001E00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_AQM_DCTCP_CFG_l_TC                               15
#define HLP_CM_AQM_DCTCP_CFG_h_TC                               17
#define HLP_CM_AQM_DCTCP_CFG_l_THRESHOLD                        0
#define HLP_CM_AQM_DCTCP_CFG_h_THRESHOLD                        14

#define HLP_CM_GLOBAL_CFG_WIDTH                                 2
#define HLP_CM_GLOBAL_CFG(word)                                 (((word)*4) + (0x0002000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_GLOBAL_CFG_b_SWEEPER_EN                          5
#define HLP_CM_GLOBAL_CFG_l_NUM_SWEEPER_PORTS                   0
#define HLP_CM_GLOBAL_CFG_h_NUM_SWEEPER_PORTS                   4

#define HLP_CM_SHARED_SMP_PAUSE_CFG_WIDTH                       2
#define HLP_CM_SHARED_SMP_PAUSE_CFG_ENTRIES                     2
#define HLP_CM_SHARED_SMP_PAUSE_CFG(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0002100) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SHARED_SMP_PAUSE_CFG_l_ENABLE_MASK               0
#define HLP_CM_SHARED_SMP_PAUSE_CFG_h_ENABLE_MASK               23

#define HLP_CM_SWEEPER_TC_TO_SMP_WIDTH                          2
#define HLP_CM_SWEEPER_TC_TO_SMP(word)                          (((word)*4) + (0x0002120) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_7                        7
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_6                        6
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_5                        5
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_4                        4
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_3                        3
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_2                        2
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_1                        1
#define HLP_CM_SWEEPER_TC_TO_SMP_b_SMP_0                        0

#define HLP_CM_GLOBAL_USAGE_WIDTH                               2
#define HLP_CM_GLOBAL_USAGE(word)                               (((word)*4) + (0x0002130) + (HLP_CM_USAGE_BASE))

#define HLP_CM_GLOBAL_USAGE_l_COUNT                             0
#define HLP_CM_GLOBAL_USAGE_h_COUNT                             15

#define HLP_CM_GLOBAL_USAGE_MAX_WIDTH                           2
#define HLP_CM_GLOBAL_USAGE_MAX(word)                           (((word)*4) + (0x0002138) + (HLP_CM_USAGE_BASE))

#define HLP_CM_GLOBAL_USAGE_MAX_l_COUNT                         0
#define HLP_CM_GLOBAL_USAGE_MAX_h_COUNT                         15

#define HLP_CM_MCAST_EPOCH_USAGE_WIDTH                          2
#define HLP_CM_MCAST_EPOCH_USAGE_ENTRIES                        2
#define HLP_CM_MCAST_EPOCH_USAGE(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0002140) + (HLP_CM_USAGE_BASE))

#define HLP_CM_MCAST_EPOCH_USAGE_l_COUNT                        0
#define HLP_CM_MCAST_EPOCH_USAGE_h_COUNT                        15

#define HLP_CM_SHARED_SMP_USAGE_WIDTH                           2
#define HLP_CM_SHARED_SMP_USAGE_ENTRIES                         2
#define HLP_CM_SHARED_SMP_USAGE(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0002150) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SHARED_SMP_USAGE_l_COUNT                         0
#define HLP_CM_SHARED_SMP_USAGE_h_COUNT                         15

#define HLP_CM_SMP_USAGE_WIDTH                                  2
#define HLP_CM_SMP_USAGE_ENTRIES                                2
#define HLP_CM_SMP_USAGE(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0002160) + (HLP_CM_USAGE_BASE))

#define HLP_CM_SMP_USAGE_l_COUNT                                0
#define HLP_CM_SMP_USAGE_h_COUNT                                15

#define HLP_CM_RX_SMP_USAGE_WIDTH                               2
#define HLP_CM_RX_SMP_USAGE_ENTRIES_0                           2
#define HLP_CM_RX_SMP_USAGE_ENTRIES_1                           24
#define HLP_CM_RX_SMP_USAGE(index1, index0, word)               ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002200) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_USAGE_l_COUNT                             0
#define HLP_CM_RX_SMP_USAGE_h_COUNT                             15

#define HLP_CM_RX_SMP_USAGE_MAX_WIDTH                           2
#define HLP_CM_RX_SMP_USAGE_MAX_ENTRIES_0                       2
#define HLP_CM_RX_SMP_USAGE_MAX_ENTRIES_1                       4
#define HLP_CM_RX_SMP_USAGE_MAX(index1, index0, word)           ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002400) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_USAGE_MAX_l_COUNT                         0
#define HLP_CM_RX_SMP_USAGE_MAX_h_COUNT                         15

#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_WIDTH                      2
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL(word)                      (((word)*4) + (0x0002500) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_l_PORT3                    15
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_h_PORT3                    19
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_l_PORT2                    10
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_h_PORT2                    14
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_l_PORT1                    5
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_h_PORT1                    9
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_l_PORT0                    0
#define HLP_CM_RX_SMP_USAGE_MAX_CTRL_h_PORT0                    4

#define HLP_CM_PAUSE_GEN_STATE_WIDTH                            2
#define HLP_CM_PAUSE_GEN_STATE_ENTRIES                          24
#define HLP_CM_PAUSE_GEN_STATE(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0002600) + (HLP_CM_USAGE_BASE))

#define HLP_CM_PAUSE_GEN_STATE_b_SMP1                           1
#define HLP_CM_PAUSE_GEN_STATE_b_SMP0                           0

#define HLP_CM_TX_TC_USAGE_WIDTH                                2
#define HLP_CM_TX_TC_USAGE_ENTRIES_0                            8
#define HLP_CM_TX_TC_USAGE_ENTRIES_1                            24
#define HLP_CM_TX_TC_USAGE(index1, index0, word)                ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0002800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_USAGE_l_COUNT                              0
#define HLP_CM_TX_TC_USAGE_h_COUNT                              15

#define HLP_CM_TX_EWMA_WIDTH                                    2
#define HLP_CM_TX_EWMA_ENTRIES_0                                2
#define HLP_CM_TX_EWMA_ENTRIES_1                                24
#define HLP_CM_TX_EWMA(index1, index0, word)                    ((0x0000010) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0003000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_EWMA_l_INTERVAL                               24
#define HLP_CM_TX_EWMA_h_INTERVAL                               31
#define HLP_CM_TX_EWMA_l_EWMA_WHOLE                             8
#define HLP_CM_TX_EWMA_h_EWMA_WHOLE                             23
#define HLP_CM_TX_EWMA_l_EWMA_FRAC                              0
#define HLP_CM_TX_EWMA_h_EWMA_FRAC                              7

#define HLP_CM_TX_TC_NAC_JC_WM_WIDTH                            2
#define HLP_CM_TX_TC_NAC_JC_WM_ENTRIES_0                        8
#define HLP_CM_TX_TC_NAC_JC_WM_ENTRIES_1                        24
#define HLP_CM_TX_TC_NAC_JC_WM(index1, index0, word)            ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0003800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_NAC_JC_WM_l_WATERMARK                      0
#define HLP_CM_TX_TC_NAC_JC_WM_h_WATERMARK                      14

#define HLP_CM_TX_TC_CPK_WM_WIDTH                               2
#define HLP_CM_TX_TC_CPK_WM_ENTRIES_0                           8
#define HLP_CM_TX_TC_CPK_WM_ENTRIES_1                           24
#define HLP_CM_TX_TC_CPK_WM(index1, index0, word)               ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0004000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_CPK_WM_l_XOFF                              15
#define HLP_CM_TX_TC_CPK_WM_h_XOFF                              29
#define HLP_CM_TX_TC_CPK_WM_l_XON                               0
#define HLP_CM_TX_TC_CPK_WM_h_XON                               14

#define HLP_CM_RX_SMP_CPK_WM_WIDTH                              2
#define HLP_CM_RX_SMP_CPK_WM_ENTRIES                            2
#define HLP_CM_RX_SMP_CPK_WM(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0004800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_CPK_WM_l_XOFF                             15
#define HLP_CM_RX_SMP_CPK_WM_h_XOFF                             29
#define HLP_CM_RX_SMP_CPK_WM_l_XON                              0
#define HLP_CM_RX_SMP_CPK_WM_h_XON                              14

#define HLP_CM_CPK_CGD_DEBOUNCER_WIDTH                          2
#define HLP_CM_CPK_CGD_DEBOUNCER(word)                          (((word)*4) + (0x0004900) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_DEBOUNCER_b_EN                           16
#define HLP_CM_CPK_CGD_DEBOUNCER_l_DEBOUNCER                    0
#define HLP_CM_CPK_CGD_DEBOUNCER_h_DEBOUNCER                    15

#define HLP_CM_CPK_TXFC_DEBOUNCER_WIDTH                         2
#define HLP_CM_CPK_TXFC_DEBOUNCER(word)                         (((word)*4) + (0x0004910) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_TXFC_DEBOUNCER_b_EN                          16
#define HLP_CM_CPK_TXFC_DEBOUNCER_l_DEBOUNCER                   0
#define HLP_CM_CPK_TXFC_DEBOUNCER_h_DEBOUNCER                   15

#define HLP_CM_CPK_PORT_NUM_WIDTH                               2
#define HLP_CM_CPK_PORT_NUM(word)                               (((word)*4) + (0x0004920) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_PORT_NUM_l_PORT_NUM                          0
#define HLP_CM_CPK_PORT_NUM_h_PORT_NUM                          4

#define HLP_CM_CPK_CGD_INT_MASK_WIDTH                           2
#define HLP_CM_CPK_CGD_INT_MASK(word)                           (((word)*4) + (0x0004930) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_INT_MASK_l_MASK                          0
#define HLP_CM_CPK_CGD_INT_MASK_h_MASK                          63

#define HLP_CM_CPK_CGD_INT_HYT_TIMER_WIDTH                      2
#define HLP_CM_CPK_CGD_INT_HYT_TIMER(word)                      (((word)*4) + (0x0004940) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_INT_HYT_TIMER_l_HYT_TIMER                0
#define HLP_CM_CPK_CGD_INT_HYT_TIMER_h_HYT_TIMER                15

#define HLP_CM_CPK_CGD_XOFF_INT_WIDTH                           2
#define HLP_CM_CPK_CGD_XOFF_INT(word)                           (((word)*4) + (0x0004950) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_XOFF_INT_l_INT_STATUS                    0
#define HLP_CM_CPK_CGD_XOFF_INT_h_INT_STATUS                    63

#define HLP_CM_CPK_CGD_XOFF_STATUS_WIDTH                        2
#define HLP_CM_CPK_CGD_XOFF_STATUS(word)                        (((word)*4) + (0x0004960) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_XOFF_STATUS_l_XOFF_STATUS                0
#define HLP_CM_CPK_CGD_XOFF_STATUS_h_XOFF_STATUS                63

#define HLP_CM_CPK_CGD_INT_MAP_WIDTH                            2
#define HLP_CM_CPK_CGD_INT_MAP_ENTRIES                          64
#define HLP_CM_CPK_CGD_INT_MAP(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0004A00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_CPK_CGD_INT_MAP_l_BITMAP                         0
#define HLP_CM_CPK_CGD_INT_MAP_h_BITMAP                         31

#define HLP_CM_RX_SIA_CPK_TXFC_MAP_WIDTH                        2
#define HLP_CM_RX_SIA_CPK_TXFC_MAP_ENTRIES                      64
#define HLP_CM_RX_SIA_CPK_TXFC_MAP(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0004C00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SIA_CPK_TXFC_MAP_l_BITMAP                     0
#define HLP_CM_RX_SIA_CPK_TXFC_MAP_h_BITMAP                     31

#define HLP_CM_RX_SMP_CPK_CGD_MAP_WIDTH                         2
#define HLP_CM_RX_SMP_CPK_CGD_MAP_ENTRIES                       2
#define HLP_CM_RX_SMP_CPK_CGD_MAP(index, word)                  ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0004E00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_CPK_CGD_MAP_l_BITMAP                      0
#define HLP_CM_RX_SMP_CPK_CGD_MAP_h_BITMAP                      63

#define HLP_CM_RX_SMP_CPK_TXFC_MAP_WIDTH                        2
#define HLP_CM_RX_SMP_CPK_TXFC_MAP_ENTRIES                      2
#define HLP_CM_RX_SMP_CPK_TXFC_MAP(index, word)                 ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0004F00) + (HLP_CM_USAGE_BASE))

#define HLP_CM_RX_SMP_CPK_TXFC_MAP_l_BITMAP                     0
#define HLP_CM_RX_SMP_CPK_TXFC_MAP_h_BITMAP                     31

#define HLP_CM_TX_TC_CPK_CGD_MAP_WIDTH                          2
#define HLP_CM_TX_TC_CPK_CGD_MAP_ENTRIES_0                      8
#define HLP_CM_TX_TC_CPK_CGD_MAP_ENTRIES_1                      24
#define HLP_CM_TX_TC_CPK_CGD_MAP(index1, index0, word)          ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0005000) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_CPK_CGD_MAP_l_BITMAP                       0
#define HLP_CM_TX_TC_CPK_CGD_MAP_h_BITMAP                       63

#define HLP_CM_TX_TC_CPK_TXFC_MAP_WIDTH                         2
#define HLP_CM_TX_TC_CPK_TXFC_MAP_ENTRIES_0                     8
#define HLP_CM_TX_TC_CPK_TXFC_MAP_ENTRIES_1                     24
#define HLP_CM_TX_TC_CPK_TXFC_MAP(index1, index0, word)         ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0005800) + (HLP_CM_USAGE_BASE))

#define HLP_CM_TX_TC_CPK_TXFC_MAP_l_BITMAP                      0
#define HLP_CM_TX_TC_CPK_TXFC_MAP_h_BITMAP                      31


/******** SCHED_BASE *******/
#define HLP_SCHED_BASE                                          (0x5200000)
#define HLP_SCHED_SIZE                                          (0x0100000)

#define HLP_RXQ_STORAGE_DATA_WIDTH                              8
#define HLP_RXQ_STORAGE_DATA_ENTRIES                            24576
#define HLP_RXQ_STORAGE_DATA(index, word)                       ((0x0000020) * ((index) - 0) + ((word)*4)+ (0x0000000) + (HLP_SCHED_BASE))

#define HLP_RXQ_STORAGE_DATA_b_NAC_JITTER_TIMESTAMP_V           129
#define HLP_RXQ_STORAGE_DATA_l_NAC_JITTER_TIMESTAMP             113
#define HLP_RXQ_STORAGE_DATA_h_NAC_JITTER_TIMESTAMP             128
#define HLP_RXQ_STORAGE_DATA_l_RX_PORT                          108
#define HLP_RXQ_STORAGE_DATA_h_RX_PORT                          112
#define HLP_RXQ_STORAGE_DATA_l_L2_COUNT                         103
#define HLP_RXQ_STORAGE_DATA_h_L2_COUNT                         107
#define HLP_RXQ_STORAGE_DATA_l_ADDR                             85
#define HLP_RXQ_STORAGE_DATA_h_ADDR                             102
#define HLP_RXQ_STORAGE_DATA_l_FWD_MASK                         61
#define HLP_RXQ_STORAGE_DATA_h_FWD_MASK                         84
#define HLP_RXQ_STORAGE_DATA_l_DMASK_IDX                        49
#define HLP_RXQ_STORAGE_DATA_h_DMASK_IDX                        60
#define HLP_RXQ_STORAGE_DATA_l_MIRROR_PORT1                     44
#define HLP_RXQ_STORAGE_DATA_h_MIRROR_PORT1                     48
#define HLP_RXQ_STORAGE_DATA_l_MIRROR_PORT0                     39
#define HLP_RXQ_STORAGE_DATA_h_MIRROR_PORT0                     43
#define HLP_RXQ_STORAGE_DATA_b_MIRROR_PORT_V1                   38
#define HLP_RXQ_STORAGE_DATA_b_MIRROR_PORT_V0                   37
#define HLP_RXQ_STORAGE_DATA_b_TX_DROP                          36
#define HLP_RXQ_STORAGE_DATA_l_PTOT                             33
#define HLP_RXQ_STORAGE_DATA_h_PTOT                             35
#define HLP_RXQ_STORAGE_DATA_l_TAIL_CSUM_LEN                    0
#define HLP_RXQ_STORAGE_DATA_h_TAIL_CSUM_LEN                    32

#define HLP_TXQ_PLINK_STATE_WIDTH                               4
#define HLP_TXQ_PLINK_STATE_ENTRIES                             24576
#define HLP_TXQ_PLINK_STATE(index, word)                        ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x0100000) + (HLP_SCHED_BASE))

#define HLP_TXQ_PLINK_STATE_l_NEXT_PTR                          111
#define HLP_TXQ_PLINK_STATE_h_NEXT_PTR                          125
#define HLP_TXQ_PLINK_STATE_b_NAC_JITTER_TIMESTAMP_V            110
#define HLP_TXQ_PLINK_STATE_l_NAC_JITTER_TIMESTAMP              94
#define HLP_TXQ_PLINK_STATE_h_NAC_JITTER_TIMESTAMP              109
#define HLP_TXQ_PLINK_STATE_l_RX_PORT                           89
#define HLP_TXQ_PLINK_STATE_h_RX_PORT                           93
#define HLP_TXQ_PLINK_STATE_l_ADDR                              71
#define HLP_TXQ_PLINK_STATE_h_ADDR                              88
#define HLP_TXQ_PLINK_STATE_l_L3_MCAST_IDX                      56
#define HLP_TXQ_PLINK_STATE_h_L3_MCAST_IDX                      70
#define HLP_TXQ_PLINK_STATE_l_L3_REPCNT                         44
#define HLP_TXQ_PLINK_STATE_h_L3_REPCNT                         55
#define HLP_TXQ_PLINK_STATE_b_MIRROR1                           43
#define HLP_TXQ_PLINK_STATE_b_MIRROR0                           42
#define HLP_TXQ_PLINK_STATE_l_L2_COUNT                          37
#define HLP_TXQ_PLINK_STATE_h_L2_COUNT                          41
#define HLP_TXQ_PLINK_STATE_b_TX_DROP                           36
#define HLP_TXQ_PLINK_STATE_l_TAIL_CSUM_LEN                     3
#define HLP_TXQ_PLINK_STATE_h_TAIL_CSUM_LEN                     35
#define HLP_TXQ_PLINK_STATE_l_PTOT                              0
#define HLP_TXQ_PLINK_STATE_h_PTOT                              2

#define HLP_TXQ_PTOT_STATE_WIDTH                                2
#define HLP_TXQ_PTOT_STATE_ENTRIES                              24576
#define HLP_TXQ_PTOT_STATE(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0180000) + (HLP_SCHED_BASE))

#define HLP_TXQ_PTOT_STATE_l_PTOT                               0
#define HLP_TXQ_PTOT_STATE_h_PTOT                               2

#define HLP_SSCHED_LINK_STORAGE_WIDTH                           2
#define HLP_SSCHED_LINK_STORAGE_ENTRIES                         24576
#define HLP_SSCHED_LINK_STORAGE(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x01C0000) + (HLP_SCHED_BASE))

#define HLP_SSCHED_LINK_STORAGE_b_OOM                           32
#define HLP_SSCHED_LINK_STORAGE_l_LENGTH                        24
#define HLP_SSCHED_LINK_STORAGE_h_LENGTH                        31
#define HLP_SSCHED_LINK_STORAGE_l_NEXT_LEN                      21
#define HLP_SSCHED_LINK_STORAGE_h_NEXT_LEN                      23
#define HLP_SSCHED_LINK_STORAGE_l_ERR                           19
#define HLP_SSCHED_LINK_STORAGE_h_ERR                           20
#define HLP_SSCHED_LINK_STORAGE_b_EOP                           18
#define HLP_SSCHED_LINK_STORAGE_l_NEXT_SEG                      0
#define HLP_SSCHED_LINK_STORAGE_h_NEXT_SEG                      17

#define HLP_SSCHED_SOP_STORAGE_WIDTH                            2
#define HLP_SSCHED_SOP_STORAGE_ENTRIES                          24576
#define HLP_SSCHED_SOP_STORAGE(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0200000) + (HLP_SCHED_BASE))

#define HLP_SSCHED_SOP_STORAGE_l_LENGTH                         6
#define HLP_SSCHED_SOP_STORAGE_h_LENGTH                         13
#define HLP_SSCHED_SOP_STORAGE_l_NEXT_LEN                       3
#define HLP_SSCHED_SOP_STORAGE_h_NEXT_LEN                       5
#define HLP_SSCHED_SOP_STORAGE_l_ERR                            1
#define HLP_SSCHED_SOP_STORAGE_h_ERR                            2
#define HLP_SSCHED_SOP_STORAGE_b_EOP                            0

#define HLP_REFCNT_TXFREE_CNT_WIDTH                             2
#define HLP_REFCNT_TXFREE_CNT_ENTRIES                           24576
#define HLP_REFCNT_TXFREE_CNT(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0240000) + (HLP_SCHED_BASE))

#define HLP_REFCNT_TXFREE_CNT_l_CNT                             0
#define HLP_REFCNT_TXFREE_CNT_h_CNT                             4

#define HLP_RXQ_MCAST_LEN_TABLE_WIDTH                           2
#define HLP_RXQ_MCAST_LEN_TABLE_ENTRIES                         16384
#define HLP_RXQ_MCAST_LEN_TABLE(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0280000) + (HLP_SCHED_BASE))

#define HLP_RXQ_MCAST_LEN_TABLE_l_L3_REPCNT                     15
#define HLP_RXQ_MCAST_LEN_TABLE_h_L3_REPCNT                     26
#define HLP_RXQ_MCAST_LEN_TABLE_l_L3_MCAST_IDX                  0
#define HLP_RXQ_MCAST_LEN_TABLE_h_L3_MCAST_IDX                  14

#define HLP_RXQ_MCAST_DEST_TABLE_WIDTH                          2
#define HLP_RXQ_MCAST_DEST_TABLE_ENTRIES                        4096
#define HLP_RXQ_MCAST_DEST_TABLE(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02A0000) + (HLP_SCHED_BASE))

#define HLP_RXQ_MCAST_DEST_TABLE_l_LEN_TABLE_IDX                24
#define HLP_RXQ_MCAST_DEST_TABLE_h_LEN_TABLE_IDX                37
#define HLP_RXQ_MCAST_DEST_TABLE_l_PORT_MASK                    0
#define HLP_RXQ_MCAST_DEST_TABLE_h_PORT_MASK                    23

#define HLP_TXQ_TAIL_PERQ_WIDTH                                 2
#define HLP_TXQ_TAIL_PERQ_ENTRIES_0                             192
#define HLP_TXQ_TAIL_PERQ_ENTRIES_1                             2
#define HLP_TXQ_TAIL_PERQ(index1, index0, word)                 ((0x0000800) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E0000) + (HLP_SCHED_BASE))

#define HLP_TXQ_TAIL_PERQ_l_TAIL                                0
#define HLP_TXQ_TAIL_PERQ_h_TAIL                                15

#define HLP_TXQ_HEAD_PERPORT_WIDTH                              2
#define HLP_TXQ_HEAD_PERPORT_ENTRIES_0                          24
#define HLP_TXQ_HEAD_PERPORT_ENTRIES_1                          8
#define HLP_TXQ_HEAD_PERPORT(index1, index0, word)              ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E1000) + (HLP_SCHED_BASE))

#define HLP_TXQ_HEAD_PERPORT_l_HEAD                             0
#define HLP_TXQ_HEAD_PERPORT_h_HEAD                             15

#define HLP_TXQ_REP_PERQ_WIDTH                                  2
#define HLP_TXQ_REP_PERQ_ENTRIES                                192
#define HLP_TXQ_REP_PERQ(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E2000) + (HLP_SCHED_BASE))

#define HLP_TXQ_REP_PERQ_l_REP                                  0
#define HLP_TXQ_REP_PERQ_h_REP                                  15

#define HLP_TXQ_PTOT_PERPORT_WIDTH                              2
#define HLP_TXQ_PTOT_PERPORT_ENTRIES                            24
#define HLP_TXQ_PTOT_PERPORT(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E3000) + (HLP_SCHED_BASE))

#define HLP_TXQ_PTOT_PERPORT_l_PTOT                             0
#define HLP_TXQ_PTOT_PERPORT_h_PTOT                             23

#define HLP_TXQ_RDY_PERPORT_WIDTH                               2
#define HLP_TXQ_RDY_PERPORT_ENTRIES                             24
#define HLP_TXQ_RDY_PERPORT(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E3100) + (HLP_SCHED_BASE))

#define HLP_TXQ_RDY_PERPORT_l_READY                             0
#define HLP_TXQ_RDY_PERPORT_h_READY                             7

#define HLP_TXQ_FREELIST_DEBUG_CTRL_WIDTH                       2
#define HLP_TXQ_FREELIST_DEBUG_CTRL(word)                       (((word)*4) + (0x02E3200) + (HLP_SCHED_BASE))

#define HLP_TXQ_FREELIST_DEBUG_CTRL_l_PUSH_ADDR                 2
#define HLP_TXQ_FREELIST_DEBUG_CTRL_h_PUSH_ADDR                 16
#define HLP_TXQ_FREELIST_DEBUG_CTRL_b_PUSH_POP                  1
#define HLP_TXQ_FREELIST_DEBUG_CTRL_b_EN                        0

#define HLP_TXQ_FREELIST_DEBUG_POP_ADDR_WIDTH                   2
#define HLP_TXQ_FREELIST_DEBUG_POP_ADDR(word)                   (((word)*4) + (0x02E3210) + (HLP_SCHED_BASE))

#define HLP_TXQ_FREELIST_DEBUG_POP_ADDR_b_VALID                 15
#define HLP_TXQ_FREELIST_DEBUG_POP_ADDR_l_POP_ADDR              0
#define HLP_TXQ_FREELIST_DEBUG_POP_ADDR_h_POP_ADDR              14

#define HLP_RXQ_STORAGE_LINK_WIDTH                              2
#define HLP_RXQ_STORAGE_LINK_ENTRIES                            1024
#define HLP_RXQ_STORAGE_LINK(index, word)                       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E4000) + (HLP_SCHED_BASE))

#define HLP_RXQ_STORAGE_LINK_l_PAGE                             0
#define HLP_RXQ_STORAGE_LINK_h_PAGE                             9

#define HLP_RXQ_STORAGE_POINTERS_WIDTH                          2
#define HLP_RXQ_STORAGE_POINTERS_ENTRIES                        8
#define HLP_RXQ_STORAGE_POINTERS(index, word)                   ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E6000) + (HLP_SCHED_BASE))

#define HLP_RXQ_STORAGE_POINTERS_l_NEXT_PAGE                    30
#define HLP_RXQ_STORAGE_POINTERS_h_NEXT_PAGE                    39
#define HLP_RXQ_STORAGE_POINTERS_l_TAIL_IDX                     25
#define HLP_RXQ_STORAGE_POINTERS_h_TAIL_IDX                     29
#define HLP_RXQ_STORAGE_POINTERS_l_HEAD_IDX                     20
#define HLP_RXQ_STORAGE_POINTERS_h_HEAD_IDX                     24
#define HLP_RXQ_STORAGE_POINTERS_l_TAIL_PAGE                    10
#define HLP_RXQ_STORAGE_POINTERS_h_TAIL_PAGE                    19
#define HLP_RXQ_STORAGE_POINTERS_l_HEAD_PAGE                    0
#define HLP_RXQ_STORAGE_POINTERS_h_HEAD_PAGE                    9

#define HLP_RXQ_MCAST_MGMT_TIMER_WIDTH                          2
#define HLP_RXQ_MCAST_MGMT_TIMER(word)                          (((word)*4) + (0x02E7000) + (HLP_SCHED_BASE))

#define HLP_RXQ_MCAST_MGMT_TIMER_l_TIMER_MAX                    16
#define HLP_RXQ_MCAST_MGMT_TIMER_h_TIMER_MAX                    31
#define HLP_RXQ_MCAST_MGMT_TIMER_l_TIMER_VAL                    0
#define HLP_RXQ_MCAST_MGMT_TIMER_h_TIMER_VAL                    15

#define HLP_RXQ_LIMITED_SKEW_MCAST_WIDTH                        2
#define HLP_RXQ_LIMITED_SKEW_MCAST(word)                        (((word)*4) + (0x02E7010) + (HLP_SCHED_BASE))

#define HLP_RXQ_LIMITED_SKEW_MCAST_l_MCAST_TC_SKEW              0
#define HLP_RXQ_LIMITED_SKEW_MCAST_h_MCAST_TC_SKEW              7

#define HLP_RXQ_PRIORITY_CFG_WIDTH                              2
#define HLP_RXQ_PRIORITY_CFG(word)                              (((word)*4) + (0x02E7020) + (HLP_SCHED_BASE))

#define HLP_RXQ_PRIORITY_CFG_l_STRICT_PRIORITY                  0
#define HLP_RXQ_PRIORITY_CFG_h_STRICT_PRIORITY                  7

#define HLP_RXQ_FREELIST_DEBUG_CTRL_WIDTH                       2
#define HLP_RXQ_FREELIST_DEBUG_CTRL(word)                       (((word)*4) + (0x02E7030) + (HLP_SCHED_BASE))

#define HLP_RXQ_FREELIST_DEBUG_CTRL_l_PUSH_PAGE                 2
#define HLP_RXQ_FREELIST_DEBUG_CTRL_h_PUSH_PAGE                 11
#define HLP_RXQ_FREELIST_DEBUG_CTRL_b_PUSH_POP                  1
#define HLP_RXQ_FREELIST_DEBUG_CTRL_b_EN                        0

#define HLP_RXQ_FREELIST_DEBUG_POP_PAGE_WIDTH                   2
#define HLP_RXQ_FREELIST_DEBUG_POP_PAGE(word)                   (((word)*4) + (0x02E7040) + (HLP_SCHED_BASE))

#define HLP_RXQ_FREELIST_DEBUG_POP_PAGE_b_VALID                 10
#define HLP_RXQ_FREELIST_DEBUG_POP_PAGE_l_POP_PAGE              0
#define HLP_RXQ_FREELIST_DEBUG_POP_PAGE_h_POP_PAGE              9

#define HLP_FREELIST_UERR_ADDR_WIDTH                            2
#define HLP_FREELIST_UERR_ADDR(word)                            (((word)*4) + (0x02E7100) + (HLP_SCHED_BASE))

#define HLP_FREELIST_UERR_ADDR_l_ADDR                           0
#define HLP_FREELIST_UERR_ADDR_h_ADDR                           17

#define HLP_FREELIST_DEBUG_CTRL_WIDTH                           2
#define HLP_FREELIST_DEBUG_CTRL(word)                           (((word)*4) + (0x02E7110) + (HLP_SCHED_BASE))

#define HLP_FREELIST_DEBUG_CTRL_l_PUSH_ADDR                     6
#define HLP_FREELIST_DEBUG_CTRL_h_PUSH_ADDR                     16
#define HLP_FREELIST_DEBUG_CTRL_l_SECTOR                        2
#define HLP_FREELIST_DEBUG_CTRL_h_SECTOR                        5
#define HLP_FREELIST_DEBUG_CTRL_b_PUSH_POP                      1
#define HLP_FREELIST_DEBUG_CTRL_b_EN                            0

#define HLP_FREELIST_DEBUG_POP_ADDR_WIDTH                       2
#define HLP_FREELIST_DEBUG_POP_ADDR(word)                       (((word)*4) + (0x02E7120) + (HLP_SCHED_BASE))

#define HLP_FREELIST_DEBUG_POP_ADDR_b_VALID                     11
#define HLP_FREELIST_DEBUG_POP_ADDR_l_POP_ADDR                  0
#define HLP_FREELIST_DEBUG_POP_ADDR_h_POP_ADDR                  10

#define HLP_SSCHED_MODIFY_PF_WIDTH                              4
#define HLP_SSCHED_MODIFY_PF_ENTRIES                            24
#define HLP_SSCHED_MODIFY_PF(index, word)                       ((0x0000010) * ((index) - 0) + ((word)*4)+ (0x02E8000) + (HLP_SCHED_BASE))

#define HLP_SSCHED_MODIFY_PF_l_TC                               62
#define HLP_SSCHED_MODIFY_PF_h_TC                               64
#define HLP_SSCHED_MODIFY_PF_b_DRR_PHASE                        61
#define HLP_SSCHED_MODIFY_PF_b_TX_FREE                          60
#define HLP_SSCHED_MODIFY_PF_l_MCAST_PTR                        45
#define HLP_SSCHED_MODIFY_PF_h_MCAST_PTR                        59
#define HLP_SSCHED_MODIFY_PF_l_MIR_TYPE                         43
#define HLP_SSCHED_MODIFY_PF_h_MIR_TYPE                         44
#define HLP_SSCHED_MODIFY_PF_b_IS_TIMEOUT                       42
#define HLP_SSCHED_MODIFY_PF_l_L2_COUNT                         37
#define HLP_SSCHED_MODIFY_PF_h_L2_COUNT                         41
#define HLP_SSCHED_MODIFY_PF_b_TX_DROP                          36
#define HLP_SSCHED_MODIFY_PF_l_TAIL_CSUM_LEN                    3
#define HLP_SSCHED_MODIFY_PF_h_TAIL_CSUM_LEN                    35
#define HLP_SSCHED_MODIFY_PF_l_PTOT                             0
#define HLP_SSCHED_MODIFY_PF_h_PTOT                             2

#define HLP_SSCHED_RX_PERPORT_WIDTH                             2
#define HLP_SSCHED_RX_PERPORT_ENTRIES                           24
#define HLP_SSCHED_RX_PERPORT(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8200) + (HLP_SCHED_BASE))

#define HLP_SSCHED_RX_PERPORT_l_ADDR                            9
#define HLP_SSCHED_RX_PERPORT_h_ADDR                            26
#define HLP_SSCHED_RX_PERPORT_b_OOM                             8
#define HLP_SSCHED_RX_PERPORT_l_NUM_SEGS                        0
#define HLP_SSCHED_RX_PERPORT_h_NUM_SEGS                        7

#define HLP_SSCHED_LOCK_PERPORT_WIDTH                           2
#define HLP_SSCHED_LOCK_PERPORT_ENTRIES                         24
#define HLP_SSCHED_LOCK_PERPORT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8300) + (HLP_SCHED_BASE))

#define HLP_SSCHED_LOCK_PERPORT_l_HEAD_ADDR                     8
#define HLP_SSCHED_LOCK_PERPORT_h_HEAD_ADDR                     25
#define HLP_SSCHED_LOCK_PERPORT_l_NUM_SEGS                      0
#define HLP_SSCHED_LOCK_PERPORT_h_NUM_SEGS                      7

#define HLP_SSCHED_TX_PERPORT_WIDTH                             2
#define HLP_SSCHED_TX_PERPORT_ENTRIES                           24
#define HLP_SSCHED_TX_PERPORT(index, word)                      ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8400) + (HLP_SCHED_BASE))

#define HLP_SSCHED_TX_PERPORT_b_ACTIVE                          50
#define HLP_SSCHED_TX_PERPORT_b_SOP                             49
#define HLP_SSCHED_TX_PERPORT_l_RX_PORT                         44
#define HLP_SSCHED_TX_PERPORT_h_RX_PORT                         48
#define HLP_SSCHED_TX_PERPORT_l_TX_ADDR                         26
#define HLP_SSCHED_TX_PERPORT_h_TX_ADDR                         43
#define HLP_SSCHED_TX_PERPORT_l_HEAD_ADDR                       8
#define HLP_SSCHED_TX_PERPORT_h_HEAD_ADDR                       25
#define HLP_SSCHED_TX_PERPORT_l_NUM_SEGS                        0
#define HLP_SSCHED_TX_PERPORT_h_NUM_SEGS                        7

#define HLP_SSCHED_LOCK_CFG_PERPORT_WIDTH                       2
#define HLP_SSCHED_LOCK_CFG_PERPORT_ENTRIES                     24
#define HLP_SSCHED_LOCK_CFG_PERPORT(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8500) + (HLP_SCHED_BASE))

#define HLP_SSCHED_LOCK_CFG_PERPORT_l_EXP_TIME                  0
#define HLP_SSCHED_LOCK_CFG_PERPORT_h_EXP_TIME                  12

#define HLP_SSCHED_OOM_CNTR_PERPORT_WIDTH                       2
#define HLP_SSCHED_OOM_CNTR_PERPORT_ENTRIES                     24
#define HLP_SSCHED_OOM_CNTR_PERPORT(index, word)                ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8600) + (HLP_SCHED_BASE))

#define HLP_SSCHED_OOM_CNTR_PERPORT_l_OOM_CNTR                  0
#define HLP_SSCHED_OOM_CNTR_PERPORT_h_OOM_CNTR                  31

#define HLP_SSCHED_OOM_BYTE_CNTR_WIDTH                          2
#define HLP_SSCHED_OOM_BYTE_CNTR(word)                          (((word)*4) + (0x02E8700) + (HLP_SCHED_BASE))

#define HLP_SSCHED_OOM_BYTE_CNTR_l_OOM_BYTE_CNTR                0
#define HLP_SSCHED_OOM_BYTE_CNTR_h_OOM_BYTE_CNTR                31

#define HLP_ESCHED_CFG_1_WIDTH                                  2
#define HLP_ESCHED_CFG_1_ENTRIES                                24
#define HLP_ESCHED_CFG_1(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8800) + (HLP_SCHED_BASE))

#define HLP_ESCHED_CFG_1_l_TC_GROUP_BOUNDARY                    8
#define HLP_ESCHED_CFG_1_h_TC_GROUP_BOUNDARY                    15
#define HLP_ESCHED_CFG_1_l_PRIORITY_SET_BOUNDARY                0
#define HLP_ESCHED_CFG_1_h_PRIORITY_SET_BOUNDARY                7

#define HLP_ESCHED_CFG_2_WIDTH                                  2
#define HLP_ESCHED_CFG_2_ENTRIES                                24
#define HLP_ESCHED_CFG_2(index, word)                           ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8900) + (HLP_SCHED_BASE))

#define HLP_ESCHED_CFG_2_l_TC_INNER_PRIORITY                    8
#define HLP_ESCHED_CFG_2_h_TC_INNER_PRIORITY                    15
#define HLP_ESCHED_CFG_2_l_STRICT_PRIORITY                      0
#define HLP_ESCHED_CFG_2_h_STRICT_PRIORITY                      7

#define HLP_ESCHED_CFG_EN_WIDTH                                 2
#define HLP_ESCHED_CFG_EN_ENTRIES                               24
#define HLP_ESCHED_CFG_EN(index, word)                          ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8A00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_CFG_EN_l_TC_ENABLE                           0
#define HLP_ESCHED_CFG_EN_h_TC_ENABLE                           7

#define HLP_ESCHED_DC_WIDTH                                     2
#define HLP_ESCHED_DC_ENTRIES                                   24
#define HLP_ESCHED_DC(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8B00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_DC_b_PHASE                                   8
#define HLP_ESCHED_DC_l_TC_VEC                                  0
#define HLP_ESCHED_DC_h_TC_VEC                                  7

#define HLP_ESCHED_UB_WIDTH                                     2
#define HLP_ESCHED_UB_ENTRIES                                   24
#define HLP_ESCHED_UB(index, word)                              ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8C00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_UB_l_TC_VEC                                  0
#define HLP_ESCHED_UB_h_TC_VEC                                  7

#define HLP_ESCHED_PTR_WIDTH                                    2
#define HLP_ESCHED_PTR_ENTRIES                                  24
#define HLP_ESCHED_PTR(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8D00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_PTR_b_PHASE                                  3
#define HLP_ESCHED_PTR_l_TC_PTR                                 0
#define HLP_ESCHED_PTR_h_TC_PTR                                 2

#define HLP_ESCHED_ERL_WIDTH                                    2
#define HLP_ESCHED_ERL_ENTRIES                                  24
#define HLP_ESCHED_ERL(index, word)                             ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E8E00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_ERL_l_TC_VEC                                 0
#define HLP_ESCHED_ERL_h_TC_VEC                                 7

#define HLP_ESCHED_PAUSE_OVERRIDE_WIDTH                         2
#define HLP_ESCHED_PAUSE_OVERRIDE(word)                         (((word)*4) + (0x02E8F00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_PAUSE_OVERRIDE_l_FORCE_PAUSE_ON              8
#define HLP_ESCHED_PAUSE_OVERRIDE_h_FORCE_PAUSE_ON              15
#define HLP_ESCHED_PAUSE_OVERRIDE_l_FORCE_PAUSE_OFF             0
#define HLP_ESCHED_PAUSE_OVERRIDE_h_FORCE_PAUSE_OFF             7

#define HLP_ESCHED_NAC_JC_SWEEPING_SPEED_WIDTH                  2
#define HLP_ESCHED_NAC_JC_SWEEPING_SPEED(word)                  (((word)*4) + (0x02E9000) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_SWEEPING_SPEED_l_SWEEPING_SPEED       0
#define HLP_ESCHED_NAC_JC_SWEEPING_SPEED_h_SWEEPING_SPEED       15

#define HLP_ESCHED_NAC_JC_STATE_1_WIDTH                         2
#define HLP_ESCHED_NAC_JC_STATE_1_ENTRIES                       24
#define HLP_ESCHED_NAC_JC_STATE_1(index, word)                  ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E9100) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_STATE_1_b_TC1_DISABLE                 50
#define HLP_ESCHED_NAC_JC_STATE_1_b_TC1_IDLE                    49
#define HLP_ESCHED_NAC_JC_STATE_1_l_TC1_CPK                     33
#define HLP_ESCHED_NAC_JC_STATE_1_h_TC1_CPK                     48
#define HLP_ESCHED_NAC_JC_STATE_1_l_TC1_TK                      0
#define HLP_ESCHED_NAC_JC_STATE_1_h_TC1_TK                      32

#define HLP_ESCHED_NAC_JC_STATE_0_WIDTH                         2
#define HLP_ESCHED_NAC_JC_STATE_0_ENTRIES                       24
#define HLP_ESCHED_NAC_JC_STATE_0(index, word)                  ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E9200) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_STATE_0_b_TC0_DISABLE                 50
#define HLP_ESCHED_NAC_JC_STATE_0_b_TC0_IDLE                    49
#define HLP_ESCHED_NAC_JC_STATE_0_l_TC0_CPK                     33
#define HLP_ESCHED_NAC_JC_STATE_0_h_TC0_CPK                     48
#define HLP_ESCHED_NAC_JC_STATE_0_l_TC0_TK                      0
#define HLP_ESCHED_NAC_JC_STATE_0_h_TC0_TK                      32

#define HLP_ESCHED_NAC_JC_STATE_TIME_WIDTH                      2
#define HLP_ESCHED_NAC_JC_STATE_TIME_ENTRIES                    24
#define HLP_ESCHED_NAC_JC_STATE_TIME(index, word)               ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E9300) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_STATE_TIME_l_HLP_TIME                 0
#define HLP_ESCHED_NAC_JC_STATE_TIME_h_HLP_TIME                 15

#define HLP_ESCHED_NAC_JC_MAX_CDT_WIDTH                         2
#define HLP_ESCHED_NAC_JC_MAX_CDT_ENTRIES_0                     24
#define HLP_ESCHED_NAC_JC_MAX_CDT_ENTRIES_1                     2
#define HLP_ESCHED_NAC_JC_MAX_CDT(index1, index0, word)         ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E9400) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_MAX_CDT_l_MAX_CREDIT                  0
#define HLP_ESCHED_NAC_JC_MAX_CDT_h_MAX_CREDIT                  31

#define HLP_ESCHED_NAC_JC_IDLE_VALUE_WIDTH                      2
#define HLP_ESCHED_NAC_JC_IDLE_VALUE_ENTRIES_0                  24
#define HLP_ESCHED_NAC_JC_IDLE_VALUE_ENTRIES_1                  2
#define HLP_ESCHED_NAC_JC_IDLE_VALUE(index1, index0, word)      ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E9600) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_IDLE_VALUE_b_IDLE_VALUE_CTRL_COUNTER_ENABLE16
#define HLP_ESCHED_NAC_JC_IDLE_VALUE_l_IDLE_VALUE_CTRL_MAX_COUNT0
#define HLP_ESCHED_NAC_JC_IDLE_VALUE_h_IDLE_VALUE_CTRL_MAX_COUNT15

#define HLP_ESCHED_NAC_JC_TIME_WIDTH                            2
#define HLP_ESCHED_NAC_JC_TIME_ENTRIES_0                        24
#define HLP_ESCHED_NAC_JC_TIME_ENTRIES_1                        2
#define HLP_ESCHED_NAC_JC_TIME(index1, index0, word)            ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E9800) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_TIME_l_TIME_FRAC                      16
#define HLP_ESCHED_NAC_JC_TIME_h_TIME_FRAC                      31
#define HLP_ESCHED_NAC_JC_TIME_l_TIME_UNIT                      0
#define HLP_ESCHED_NAC_JC_TIME_h_TIME_UNIT                      15

#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA_WIDTH                2
#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA_ENTRIES_0            24
#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA_ENTRIES_1            2
#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA(index1, index0, word)((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E9A00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA_l_MAX_DELTA          0
#define HLP_ESCHED_NAC_JC_MAX_HLPTIMEDELTA_h_MAX_DELTA          15

#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA_WIDTH                2
#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA_ENTRIES_0            24
#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA_ENTRIES_1            2
#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA(index1, index0, word)((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02E9C00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA_l_MAX_DELTA          0
#define HLP_ESCHED_NAC_JC_MAX_CPKTIMEDELTA_h_MAX_DELTA          15

#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_WIDTH              2
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_ENTRIES            24
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL(index, word)       ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02E9E00) + (HLP_SCHED_BASE))

#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_b_NAC_JITTER_TC_CTRL_ENABLE17
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_l_NAC_JITTER_TC_CTRL_MAPPING14
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_h_NAC_JITTER_TC_CTRL_MAPPING16
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_b_NAC_JITTER_TC_CTRL_ENABLE03
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_l_NAC_JITTER_TC_CTRL_MAPPING00
#define HLP_ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_h_NAC_JITTER_TC_CTRL_MAPPING02

#define HLP_MON_DRR_Q_PERQ_WIDTH                                2
#define HLP_MON_DRR_Q_PERQ_ENTRIES                              192
#define HLP_MON_DRR_Q_PERQ(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EA000) + (HLP_SCHED_BASE))

#define HLP_MON_DRR_Q_PERQ_l_Q                                  0
#define HLP_MON_DRR_Q_PERQ_h_Q                                  23

#define HLP_MON_DRR_DC_PERQ_WIDTH                               2
#define HLP_MON_DRR_DC_PERQ_ENTRIES                             192
#define HLP_MON_DRR_DC_PERQ(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EB000) + (HLP_SCHED_BASE))

#define HLP_MON_DRR_DC_PERQ_l_DC                                0
#define HLP_MON_DRR_DC_PERQ_h_DC                                23

#define HLP_MON_DRR_CFG_PERPORT_WIDTH                           2
#define HLP_MON_DRR_CFG_PERPORT_ENTRIES                         24
#define HLP_MON_DRR_CFG_PERPORT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EC000) + (HLP_SCHED_BASE))

#define HLP_MON_DRR_CFG_PERPORT_l_IFG_PENALTY                   16
#define HLP_MON_DRR_CFG_PERPORT_h_IFG_PENALTY                   23
#define HLP_MON_DRR_CFG_PERPORT_l_GROUP_BOUNDARY                8
#define HLP_MON_DRR_CFG_PERPORT_h_GROUP_BOUNDARY                15
#define HLP_MON_DRR_CFG_PERPORT_l_ZERO_LENGTH                   0
#define HLP_MON_DRR_CFG_PERPORT_h_ZERO_LENGTH                   7

#define HLP_MON_DRR_PEP_PERPORT_WIDTH                           2
#define HLP_MON_DRR_PEP_PERPORT_ENTRIES                         24
#define HLP_MON_DRR_PEP_PERPORT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EC100) + (HLP_SCHED_BASE))

#define HLP_MON_DRR_PEP_PERPORT_b_PHASE                         16
#define HLP_MON_DRR_PEP_PERPORT_l_ELIGIBLE_N                    8
#define HLP_MON_DRR_PEP_PERPORT_h_ELIGIBLE_N                    15
#define HLP_MON_DRR_PEP_PERPORT_l_PENDING_N                     0
#define HLP_MON_DRR_PEP_PERPORT_h_PENDING_N                     7

#define HLP_MON_ERL_GLOBAL_CFG_WIDTH                            2
#define HLP_MON_ERL_GLOBAL_CFG(word)                            (((word)*4) + (0x02EC200) + (HLP_SCHED_BASE))

#define HLP_MON_ERL_GLOBAL_CFG_b_EN                             5
#define HLP_MON_ERL_GLOBAL_CFG_l_NUM_PORTS                      0
#define HLP_MON_ERL_GLOBAL_CFG_h_NUM_PORTS                      4

#define HLP_MON_ERL_BSG_MAP_WIDTH                               2
#define HLP_MON_ERL_BSG_MAP_ENTRIES                             24
#define HLP_MON_ERL_BSG_MAP(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EC300) + (HLP_SCHED_BASE))

#define HLP_MON_ERL_BSG_MAP_l_BSG_7                             21
#define HLP_MON_ERL_BSG_MAP_h_BSG_7                             23
#define HLP_MON_ERL_BSG_MAP_l_BSG_6                             18
#define HLP_MON_ERL_BSG_MAP_h_BSG_6                             20
#define HLP_MON_ERL_BSG_MAP_l_BSG_5                             15
#define HLP_MON_ERL_BSG_MAP_h_BSG_5                             17
#define HLP_MON_ERL_BSG_MAP_l_BSG_4                             12
#define HLP_MON_ERL_BSG_MAP_h_BSG_4                             14
#define HLP_MON_ERL_BSG_MAP_l_BSG_3                             9
#define HLP_MON_ERL_BSG_MAP_h_BSG_3                             11
#define HLP_MON_ERL_BSG_MAP_l_BSG_2                             6
#define HLP_MON_ERL_BSG_MAP_h_BSG_2                             8
#define HLP_MON_ERL_BSG_MAP_l_BSG_1                             3
#define HLP_MON_ERL_BSG_MAP_h_BSG_1                             5
#define HLP_MON_ERL_BSG_MAP_l_BSG_0                             0
#define HLP_MON_ERL_BSG_MAP_h_BSG_0                             2

#define HLP_MON_ERL_CFG_PERPORT_WIDTH                           2
#define HLP_MON_ERL_CFG_PERPORT_ENTRIES                         24
#define HLP_MON_ERL_CFG_PERPORT(index, word)                    ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02EC400) + (HLP_SCHED_BASE))

#define HLP_MON_ERL_CFG_PERPORT_l_IFG_PENALTY                   0
#define HLP_MON_ERL_CFG_PERPORT_h_IFG_PENALTY                   7

#define HLP_MON_ERL_CFG_WIDTH                                   2
#define HLP_MON_ERL_CFG_ENTRIES_0                               8
#define HLP_MON_ERL_CFG_ENTRIES_1                               24
#define HLP_MON_ERL_CFG(index1, index0, word)                   ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02ED000) + (HLP_SCHED_BASE))

#define HLP_MON_ERL_CFG_l_RATE_UNIT                             21
#define HLP_MON_ERL_CFG_h_RATE_UNIT                             44
#define HLP_MON_ERL_CFG_l_RATE_FRAC                             13
#define HLP_MON_ERL_CFG_h_RATE_FRAC                             20
#define HLP_MON_ERL_CFG_l_CAPACITY                              0
#define HLP_MON_ERL_CFG_h_CAPACITY                              12

#define HLP_MON_ERL_USAGE_WIDTH                                 2
#define HLP_MON_ERL_USAGE_ENTRIES_0                             8
#define HLP_MON_ERL_USAGE_ENTRIES_1                             24
#define HLP_MON_ERL_USAGE(index1, index0, word)                 ((0x0000040) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02EE000) + (HLP_SCHED_BASE))

#define HLP_MON_ERL_USAGE_l_UNITS                               8
#define HLP_MON_ERL_USAGE_h_UNITS                               31
#define HLP_MON_ERL_USAGE_l_FRAC                                0
#define HLP_MON_ERL_USAGE_h_FRAC                                7

#define HLP_SCHED_IP_WIDTH                                      2
#define HLP_SCHED_IP(word)                                      (((word)*4) + (0x02EF000) + (HLP_SCHED_BASE))

#define HLP_SCHED_IP_b_RXQ_OVERFLOW                             8
#define HLP_SCHED_IP_b_RXQ_MCAST_FIFO_OVERFLOW                  7
#define HLP_SCHED_IP_b_REFCNT_EOP_FIFO_OVERFLOW                 6
#define HLP_SCHED_IP_b_REFCNT_HEAD_FIFO_OVERFLOW                5
#define HLP_SCHED_IP_b_FREELIST_UERR                            4
#define HLP_SCHED_IP_b_PORT_INVALID                             3
#define HLP_SCHED_IP_b_PORT_SPACING                             2
#define HLP_SCHED_IP_b_OUT_OF_MEMORY                            1
#define HLP_SCHED_IP_b_SHELL_CTL_ERR                            0

#define HLP_SCHED_IM_WIDTH                                      2
#define HLP_SCHED_IM(word)                                      (((word)*4) + (0x02EF010) + (HLP_SCHED_BASE))

#define HLP_SCHED_IM_b_RXQ_OVERFLOW                             8
#define HLP_SCHED_IM_b_RXQ_MCAST_FIFO_OVERFLOW                  7
#define HLP_SCHED_IM_b_REFCNT_EOP_FIFO_OVERFLOW                 6
#define HLP_SCHED_IM_b_REFCNT_HEAD_FIFO_OVERFLOW                5
#define HLP_SCHED_IM_b_FREELIST_UERR                            4
#define HLP_SCHED_IM_b_PORT_INVALID                             3
#define HLP_SCHED_IM_b_PORT_SPACING                             2
#define HLP_SCHED_IM_b_OUT_OF_MEMORY                            1
#define HLP_SCHED_IM_b_SHELL_CTL_ERR                            0

#define HLP_REFCNT_SEG_MEM_WIDTH                                2
#define HLP_REFCNT_SEG_MEM_ENTRIES                              24
#define HLP_REFCNT_SEG_MEM(index, word)                         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02F0000) + (HLP_SCHED_BASE))

#define HLP_REFCNT_SEG_MEM_b_VALID                              53
#define HLP_REFCNT_SEG_MEM_l_RX_PORT                            48
#define HLP_REFCNT_SEG_MEM_h_RX_PORT                            52
#define HLP_REFCNT_SEG_MEM_l_TX_PORT                            43
#define HLP_REFCNT_SEG_MEM_h_TX_PORT                            47
#define HLP_REFCNT_SEG_MEM_l_LENGTH                             34
#define HLP_REFCNT_SEG_MEM_h_LENGTH                             42
#define HLP_REFCNT_SEG_MEM_b_SOP                                33
#define HLP_REFCNT_SEG_MEM_b_EOP                                32
#define HLP_REFCNT_SEG_MEM_l_ADDR                               14
#define HLP_REFCNT_SEG_MEM_h_ADDR                               31
#define HLP_REFCNT_SEG_MEM_b_OOM                                13
#define HLP_REFCNT_SEG_MEM_l_L2_COUNT                           8
#define HLP_REFCNT_SEG_MEM_h_L2_COUNT                           12
#define HLP_REFCNT_SEG_MEM_b_TX_FREE                            7
#define HLP_REFCNT_SEG_MEM_b_SMP                                6
#define HLP_REFCNT_SEG_MEM_l_TC                                 3
#define HLP_REFCNT_SEG_MEM_h_TC                                 5
#define HLP_REFCNT_SEG_MEM_b_TX_DROP                            2
#define HLP_REFCNT_SEG_MEM_b_DRR_PHASE                          1
#define HLP_REFCNT_SEG_MEM_b_EPOCH                              0

#define HLP_REFCNT_HEAD_MEM_WIDTH                               2
#define HLP_REFCNT_HEAD_MEM_ENTRIES                             24
#define HLP_REFCNT_HEAD_MEM(index, word)                        ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02F0100) + (HLP_SCHED_BASE))

#define HLP_REFCNT_HEAD_MEM_l_RX_PORT                           48
#define HLP_REFCNT_HEAD_MEM_h_RX_PORT                           52
#define HLP_REFCNT_HEAD_MEM_l_TX_PORT                           43
#define HLP_REFCNT_HEAD_MEM_h_TX_PORT                           47
#define HLP_REFCNT_HEAD_MEM_l_LENGTH                            34
#define HLP_REFCNT_HEAD_MEM_h_LENGTH                            42
#define HLP_REFCNT_HEAD_MEM_b_SOP                               33
#define HLP_REFCNT_HEAD_MEM_b_EOP                               32
#define HLP_REFCNT_HEAD_MEM_l_ADDR                              14
#define HLP_REFCNT_HEAD_MEM_h_ADDR                              31
#define HLP_REFCNT_HEAD_MEM_b_OOM                               13
#define HLP_REFCNT_HEAD_MEM_l_L2_COUNT                          8
#define HLP_REFCNT_HEAD_MEM_h_L2_COUNT                          12
#define HLP_REFCNT_HEAD_MEM_b_TX_FREE                           7
#define HLP_REFCNT_HEAD_MEM_b_SMP                               6
#define HLP_REFCNT_HEAD_MEM_l_TC                                3
#define HLP_REFCNT_HEAD_MEM_h_TC                                5
#define HLP_REFCNT_HEAD_MEM_b_TX_DROP                           2
#define HLP_REFCNT_HEAD_MEM_b_DRR_PHASE                         1
#define HLP_REFCNT_HEAD_MEM_b_EPOCH                             0

#define HLP_EARB_FIXED_SCHEDULE_WIDTH                           2
#define HLP_EARB_FIXED_SCHEDULE_ENTRIES_0                       512
#define HLP_EARB_FIXED_SCHEDULE_ENTRIES_1                       2
#define HLP_EARB_FIXED_SCHEDULE(index1, index0, word)           ((0x0001000) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02F2000) + (HLP_SCHED_BASE))

#define HLP_EARB_FIXED_SCHEDULE_b_IDLE                          10
#define HLP_EARB_FIXED_SCHEDULE_l_PORT                          5
#define HLP_EARB_FIXED_SCHEDULE_h_PORT                          9
#define HLP_EARB_FIXED_SCHEDULE_l_PHYS_PORT                     0
#define HLP_EARB_FIXED_SCHEDULE_h_PHYS_PORT                     4

#define HLP_EARB_ADAPTIVE_SCHEDULE_WIDTH                        2
#define HLP_EARB_ADAPTIVE_SCHEDULE_ENTRIES_0                    32
#define HLP_EARB_ADAPTIVE_SCHEDULE_ENTRIES_1                    2
#define HLP_EARB_ADAPTIVE_SCHEDULE(index1, index0, word)        ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x02F4000) + (HLP_SCHED_BASE))

#define HLP_EARB_ADAPTIVE_SCHEDULE_l_PORT                       16
#define HLP_EARB_ADAPTIVE_SCHEDULE_h_PORT                       20
#define HLP_EARB_ADAPTIVE_SCHEDULE_l_ELIGIBLE                   0
#define HLP_EARB_ADAPTIVE_SCHEDULE_h_ELIGIBLE                   15

#define HLP_EARB_CTRL_WIDTH                                     2
#define HLP_EARB_CTRL(word)                                     (((word)*4) + (0x02F4200) + (HLP_SCHED_BASE))

#define HLP_EARB_CTRL_b_TXQ_EARB_PHASE_CHECK_ENABLE             21
#define HLP_EARB_CTRL_l_ADAPTIVE_MIN_SPACING                    18
#define HLP_EARB_CTRL_h_ADAPTIVE_MIN_SPACING                    20
#define HLP_EARB_CTRL_b_ADAPTIVE_SKIP_FILL                      17
#define HLP_EARB_CTRL_l_MAX_FIXED_SCHED_TABLE_INDEX             8
#define HLP_EARB_CTRL_h_MAX_FIXED_SCHED_TABLE_INDEX             16
#define HLP_EARB_CTRL_l_MAX_ROUND_INDEX                         4
#define HLP_EARB_CTRL_h_MAX_ROUND_INDEX                         7
#define HLP_EARB_CTRL_b_FIXED_SCHED_PAGE                        3
#define HLP_EARB_CTRL_b_ADAPTIVE_SCHED_PAGE                     2
#define HLP_EARB_CTRL_b_ADAPTIVE_SCHED_ENABLE                   1
#define HLP_EARB_CTRL_b_ENABLE                                  0

#define HLP_EARB_DEBUG_WIDTH                                    2
#define HLP_EARB_DEBUG(word)                                    (((word)*4) + (0x02F4210) + (HLP_SCHED_BASE))

#define HLP_EARB_DEBUG_l_ROUND_INDEX                            15
#define HLP_EARB_DEBUG_h_ROUND_INDEX                            18
#define HLP_EARB_DEBUG_l_SCHEDULED_LAST1                        10
#define HLP_EARB_DEBUG_h_SCHEDULED_LAST1                        14
#define HLP_EARB_DEBUG_l_SCHEDULED_LAST2                        5
#define HLP_EARB_DEBUG_h_SCHEDULED_LAST2                        9
#define HLP_EARB_DEBUG_l_SCHEDULED_LAST3                        0
#define HLP_EARB_DEBUG_h_SCHEDULED_LAST3                        4

#define HLP_EARB_DEBUG_PERPORT_WIDTH                            2
#define HLP_EARB_DEBUG_PERPORT_ENTRIES                          32
#define HLP_EARB_DEBUG_PERPORT(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x02F4300) + (HLP_SCHED_BASE))

#define HLP_EARB_DEBUG_PERPORT_l_CREDIT                         0
#define HLP_EARB_DEBUG_PERPORT_h_CREDIT                         5

#define HLP_IARB_ADAPTIVE_SCHEDULE_WIDTH                        2
#define HLP_IARB_ADAPTIVE_SCHEDULE_ENTRIES_0                    32
#define HLP_IARB_ADAPTIVE_SCHEDULE_ENTRIES_1                    2
#define HLP_IARB_ADAPTIVE_SCHEDULE(index1, index0, word)        ((0x0000100) * ((index1) - 0) + (0x0000008) * ((index0) - 0) + ((word)*4)+ (0x0600000) + (HLP_SCHED_BASE))

#define HLP_IARB_ADAPTIVE_SCHEDULE_l_PORT                       16
#define HLP_IARB_ADAPTIVE_SCHEDULE_h_PORT                       20
#define HLP_IARB_ADAPTIVE_SCHEDULE_l_ELIGIBLE                   0
#define HLP_IARB_ADAPTIVE_SCHEDULE_h_ELIGIBLE                   15

#define HLP_IARB_CTRL_WIDTH                                     2
#define HLP_IARB_CTRL(word)                                     (((word)*4) + (0x0600200) + (HLP_SCHED_BASE))

#define HLP_IARB_CTRL_l_RX_SIA_RIPPLE_PROG_DELAY                11
#define HLP_IARB_CTRL_h_RX_SIA_RIPPLE_PROG_DELAY                14
#define HLP_IARB_CTRL_l_ADAPTIVE_MIN_SPACING                    8
#define HLP_IARB_CTRL_h_ADAPTIVE_MIN_SPACING                    10
#define HLP_IARB_CTRL_b_ADAPTIVE_SKIP_FILL                      7
#define HLP_IARB_CTRL_l_MAX_ROUND_INDEX                         3
#define HLP_IARB_CTRL_h_MAX_ROUND_INDEX                         6
#define HLP_IARB_CTRL_b_ADAPTIVE_SCHED_PAGE                     2
#define HLP_IARB_CTRL_b_ADAPTIVE_SCHED_ENABLE                   1
#define HLP_IARB_CTRL_b_ENABLE                                  0

#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_WIDTH                2
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_ENTRIES              2
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT(index, word)         ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0600300) + (HLP_SCHED_BASE))

#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_b_ENABLE             13
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_l_PORT               8
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_h_PORT               12
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_l_INGRESS_WP_LENGTH  0
#define HLP_IARB_PARSER_WINDOW_CFG_PERPORT_h_INGRESS_WP_LENGTH  7

#define HLP_IARB_DEBUG_WIDTH                                    2
#define HLP_IARB_DEBUG(word)                                    (((word)*4) + (0x0600400) + (HLP_SCHED_BASE))

#define HLP_IARB_DEBUG_l_ROUND_INDEX                            15
#define HLP_IARB_DEBUG_h_ROUND_INDEX                            18
#define HLP_IARB_DEBUG_l_SCHEDULED_LAST1                        10
#define HLP_IARB_DEBUG_h_SCHEDULED_LAST1                        14
#define HLP_IARB_DEBUG_l_SCHEDULED_LAST2                        5
#define HLP_IARB_DEBUG_h_SCHEDULED_LAST2                        9
#define HLP_IARB_DEBUG_l_SCHEDULED_LAST3                        0
#define HLP_IARB_DEBUG_h_SCHEDULED_LAST3                        4

#define HLP_IARB_DEBUG_PERPORT_WIDTH                            2
#define HLP_IARB_DEBUG_PERPORT_ENTRIES                          32
#define HLP_IARB_DEBUG_PERPORT(index, word)                     ((0x0000008) * ((index) - 0) + ((word)*4)+ (0x0600500) + (HLP_SCHED_BASE))

#define HLP_IARB_DEBUG_PERPORT_l_CREDIT                         0
#define HLP_IARB_DEBUG_PERPORT_h_CREDIT                         4

#define HLP_IARB_IP_WIDTH                                       2
#define HLP_IARB_IP(word)                                       (((word)*4) + (0x0600600) + (HLP_SCHED_BASE))

#define HLP_IARB_IP_b_PORT_INVALID_ADAPTIVE                     0

#define HLP_IARB_IM_WIDTH                                       2
#define HLP_IARB_IM(word)                                       (((word)*4) + (0x0600610) + (HLP_SCHED_BASE))

#define HLP_IARB_IM_b_PORT_INVALID_ADAPTIVE                     0

// Auto generated reg params end

// Auto generated reg enums begin
/****** IMN_BASE Register Structs ******/
typedef struct _hlpSoftReset
{
  fm_bool                       MASK_MACSIA_MEM_INIT_DONE;
  fm_bool                       MASK_SWITCH_MEM_INIT_DONE;
  fm_bool                       MASK_MACSIA_INIT_DONE;
  fm_bool                       MASK_SWITCH_INIT_DONE;
  fm_bool                       FORCE_FUSE_PHASE_DONE;
  fm_bool                       REQ_MACSIA_LL_OFF;
  fm_bool                       REQ_SWITCH_LL_OFF;
  fm_bool                       MASK_PORTS_RST;
  fm_bool                       MASK_SWITCH_RST;
  fm_bool                       REQ_PG_POWERGOOD_RST;
  fm_bool                       REQ_MAC_MEM_RST;
  fm_bool                       REQ_MAC_RST;
  fm_bool                       REQ_SWITCH_MEM_RST;
  fm_bool                       REQ_SWITCH_RST;
} hlpSoftReset;

typedef enum {
    HLP_BOOT_STAGE_LEVEL0        = 0,
    HLP_BOOT_STAGE_LEVEL1        = 1,
    HLP_BOOT_STAGE_LEVEL2        = 2,
    HLP_BOOT_STAGE_LEVEL3        = 3
} hlpBootStage;

typedef struct _hlpDeviceStatus
{
  hlpBootStage                  BOOT_STAGE;
  fm_bool                       LOAD_DONE;
  fm_bool                       REPAIR_DONE;
  fm_bool                       IP_READY;
  fm_bool                       GLOBAL_RST_DONE;
  fm_bool                       MACSIA_MEM_DONE;
  fm_bool                       SWITCH_MEM_DONE;
  fm_bool                       MACSIA_INIT_DONE;
  fm_bool                       SWITCH_INIT_DONE;
  fm_bool                       MAC_LL_REQ;
  fm_bool                       MAC_LL_ACK;
  fm_bool                       SWITCH_LL_REQ;
  fm_bool                       SWITCH_LL_ACK;
  fm_bool                       HLP_READY;
} hlpDeviceStatus;

typedef struct _hlpCgEnable
{
  fm_byte                       CG_MSEC2;
  fm_byte                       CG_PORT4;
} hlpCgEnable;

typedef struct _hlpPortsIp
{
  fm_uint32                     MAC;
  fm_byte                       MAC4_ECC;
  fm_byte                       MSEC;
  fm_byte                       MSEC_ECC;
  fm_byte                       SIA;
} hlpPortsIp;

typedef struct _hlpGlobalInterrupt
{
  fm_bool                       INTERRUPT_PENDING;
  fm_bool                       COMPLETION_PENDING;
  fm_bool                       SOFTWARE;
  fm_uint32                     RESERVED;
  fm_bool                       IMN_LSM;
  fm_bool                       PORTS;
  fm_bool                       MODIFY;
  fm_bool                       PACKET_MEMORY;
  fm_bool                       IPP_TAIL;
  fm_bool                       L2_LOOKUP;
  fm_bool                       FWD;
  fm_bool                       FFU;
  fm_bool                       PARSER;
  fm_bool                       IARB;
  fm_bool                       SCHEDULER;
  fm_uint32                     CONGESTION;
} hlpGlobalInterrupt;

typedef struct _hlpLinkEvent
{
  fm_uint32                     LINK_CHANGE;
  fm_uint32                     LINK_UP;
} hlpLinkEvent;

typedef struct _hlpLinkEventCp
{
  fm_bool                       COMPLETION_PENDING;
} hlpLinkEventCp;

typedef struct _hlpLinkActivity
{
  fm_uint32                     PORT;
} hlpLinkActivity;

typedef struct _hlpPacketTimeOut
{
  fm_byte                       CNT;
  fm_uint32                     TIMEOUT_MULT;
} hlpPacketTimeOut;

typedef struct _hlpFuseCtrlrStatus
{
  fm_byte                       ERROR_CODE;
  fm_bool                       ERROR_STATUS;
  fm_bool                       IP_READY;
} hlpFuseCtrlrStatus;

typedef struct _hlpFuseData
{
  fm_uint64                     DATA;
} hlpFuseData;

typedef struct _hlpFuseCtrl
{
  fm_bool                       LOAD_DONE;
  fm_bool                       ERROR;
  fm_bool                       BUSY;
} hlpFuseCtrl;

typedef struct _hlpSecurityCtl
{
  fm_byte                       N_ACTIVE_PG;
} hlpSecurityCtl;

typedef struct _hlpSecurityRacR0
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR0;

typedef struct _hlpSecurityRacR1
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR1;

typedef struct _hlpSecurityRacR2
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR2;

typedef struct _hlpSecurityRacR3
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR3;

typedef struct _hlpSecurityRacR4
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR4;

typedef struct _hlpSecurityRacR5
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR5;

typedef struct _hlpSecurityRacR6
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR6;

typedef struct _hlpSecurityRacR7
{
  fm_uint64                     RAC_PER_SAI;
} hlpSecurityRacR7;

typedef struct _hlpSecurityWacR0
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR0;

typedef struct _hlpSecurityWacR1
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR1;

typedef struct _hlpSecurityWacR2
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR2;

typedef struct _hlpSecurityWacR3
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR3;

typedef struct _hlpSecurityWacR4
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR4;

typedef struct _hlpSecurityWacR5
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR5;

typedef struct _hlpSecurityWacR6
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR6;

typedef struct _hlpSecurityWacR7
{
  fm_uint64                     WAC_PER_SAI;
} hlpSecurityWacR7;

typedef struct _hlpSecurityCpR0
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR0;

typedef struct _hlpSecurityCpR1
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR1;

typedef struct _hlpSecurityCpR2
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR2;

typedef struct _hlpSecurityCpR3
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR3;

typedef struct _hlpSecurityCpR4
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR4;

typedef struct _hlpSecurityCpR5
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR5;

typedef struct _hlpSecurityCpR6
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR6;

typedef struct _hlpSecurityCpR7
{
  fm_uint64                     CP_PER_SAI;
} hlpSecurityCpR7;

typedef struct _hlpClassifyBsmMasterSourceSai
{
  fm_byte                       SAI;
} hlpClassifyBsmMasterSourceSai;

typedef struct _hlpClassifyBsmMasterSai
{
  fm_byte                       SAI;
} hlpClassifyBsmMasterSai;

typedef struct _hlpSoftIp
{
  fm_uint32                     SOFT_IP;
} hlpSoftIp;

typedef struct _hlpSoftIm
{
  fm_uint32                     SOFT_IM;
} hlpSoftIm;

typedef struct _hlpSecurityPgRemap
{
  fm_uint32                     ADDRESS;
  fm_uint32                     MASK;
  fm_byte                       POLICY_GROUP;
  fm_bool                       ACTIVE;
  fm_byte                       RESERVED;
} hlpSecurityPgRemap;

typedef struct _hlpCdcFifoStatusToSwitch
{
  fm_uint32                     MGMT_DEPTH;
  fm_bool                       MGMT_FULL;
  fm_bool                       MGMT_AFULL;
  fm_bool                       MGMT_AEMPTY;
  fm_bool                       MGMT_EMPTY;
  fm_bool                       MGMT_RSVD;
  fm_bool                       MGMT_PARITY_ERROR;
  fm_bool                       MGMT_OVERFLOW;
  fm_bool                       MGMT_UNDERFLOW;
  fm_uint32                     INT_DEPTH;
  fm_bool                       INT_FULL;
  fm_bool                       INT_AFULL;
  fm_bool                       INT_AEMPTY;
  fm_bool                       INT_EMPTY;
  fm_bool                       INT_RSVD;
  fm_bool                       INT_PARITY_ERROR;
  fm_bool                       INT_OVERFLOW;
  fm_bool                       INT_UNDERFLOW;
} hlpCdcFifoStatusToSwitch;

typedef struct _hlpCdcFifoStatusFromSwitch
{
  fm_uint32                     MGMT_DEPTH;
  fm_bool                       MGMT_FULL;
  fm_bool                       MGMT_AFULL;
  fm_bool                       MGMT_AEMPTY;
  fm_bool                       MGMT_EMPTY;
  fm_bool                       MGMT_RSVD;
  fm_bool                       MGMT_PARITY_ERROR;
  fm_bool                       MGMT_OVERFLOW;
  fm_bool                       MGMT_UNDERFLOW;
  fm_uint32                     INT_DEPTH;
  fm_bool                       INT_FULL;
  fm_bool                       INT_AFULL;
  fm_bool                       INT_AEMPTY;
  fm_bool                       INT_EMPTY;
  fm_bool                       INT_RSVD;
  fm_bool                       INT_PARITY_ERROR;
  fm_bool                       INT_OVERFLOW;
  fm_bool                       INT_UNDERFLOW;
} hlpCdcFifoStatusFromSwitch;

typedef struct _hlpVitalProductData
{
  fm_uint32                     DATA;
} hlpVitalProductData;

typedef struct _hlpChipVersion
{
  fm_byte                       DATA;
} hlpChipVersion;

typedef struct _hlpLsmIp
{
  fm_bool                       UNSUP_RX_CMPL_DEST_INT;
  fm_bool                       UNSUP_RX_CMPL_SRC_INT;
  fm_bool                       UNSUP_RX_CMPL_SAI_INT;
  fm_bool                       UNSUP_POSTED_SAI_INT;
  fm_bool                       SHELL_CTRL_ECC_INT;
} hlpLsmIp;

typedef struct _hlpLsmIm
{
  fm_bool                       UNSUP_RX_CMPL_DEST_MASK;
  fm_bool                       UNSUP_RX_CMPL_SRC_MASK;
  fm_bool                       UNSUP_RX_CMPL_SAI_MASK;
  fm_bool                       UNSUP_SAI_POSTED_INT_MASK;
  fm_bool                       SHELL_CTRL_ECC_INT_MASK;
} hlpLsmIm;

typedef struct _hlpSoftCtrl
{
  fm_bool                       SWITCH_READY;
} hlpSoftCtrl;

typedef enum {
    HLP_TIME_SCALE_T_100NS       = 0,
    HLP_TIME_SCALE_T_1US         = 1,
    HLP_TIME_SCALE_T_10US        = 2,
    HLP_TIME_SCALE_T_100US       = 3,
    HLP_TIME_SCALE_T_1MS         = 4,
    HLP_TIME_SCALE_T_10MS        = 5,
    HLP_TIME_SCALE_T_100MS       = 6,
    HLP_TIME_SCALE_T_1S          = 7
} hlpTimeScale;

typedef struct _hlpLsmCfg
{
  fm_uint16                     SW_TAS_TIMEOUT;
  hlpTimeScale                  SW_TAS_TIMESCALE;
  fm_bool                       TIMER_ENABLE;
  fm_bool                       TICK_SPEEDUP;
  fm_byte                       TICK_BASE_VAL;
} hlpLsmCfg;

typedef struct _hlpErrorLog
{
  fm_bool                       ERROR;
  fm_byte                       OPCODE;
  fm_byte                       DEST_PORT_ID;
  fm_byte                       SOURCE_PORT_ID;
  fm_byte                       SAI;
} hlpErrorLog;

typedef struct _hlpTransacCnt
{
  fm_uint32                     TRANSAC_CNT;
} hlpTransacCnt;

typedef struct _hlpReadCnt
{
  fm_uint32                     READ_CNT;
} hlpReadCnt;

typedef struct _hlpNpWriteCnt
{
  fm_uint32                     NP_WRITE_CNT;
} hlpNpWriteCnt;

typedef struct _hlpPWriteCnt
{
  fm_uint32                     P_WRITE_CNT;
} hlpPWriteCnt;

typedef struct _hlpWcrCnt
{
  fm_uint32                     WCR_CNT;
} hlpWcrCnt;

typedef struct _hlpMalformedMsgCnt
{
  fm_uint32                     MALFORMED_MSG_CNT;
} hlpMalformedMsgCnt;

typedef struct _hlpUnsupOpcCnt
{
  fm_uint32                     UNSUP_OPC_CNT;
} hlpUnsupOpcCnt;

typedef struct _hlpUnauthorCnt
{
  fm_uint32                     UNAUTHOR_CNT;
} hlpUnauthorCnt;

typedef struct _hlpUnsupSaiCntPosted
{
  fm_uint32                     UNSUP_SAI_CNT_POSTED;
} hlpUnsupSaiCntPosted;

typedef struct _hlpReadDataerrCnt
{
  fm_uint32                     READ_DATAERR_CNT;
} hlpReadDataerrCnt;

typedef struct _hlpUnsupCmplMsgCnt
{
  fm_uint32                     UNSUP_CMPL_MSG_CNT;
} hlpUnsupCmplMsgCnt;

typedef struct _hlpSwTestAndSet
{
  fm_uint16                     MASK;
  fm_uint16                     DATA;
} hlpSwTestAndSet;

typedef struct _hlpBsmArgs
{
  fm_uint32                     DATA;
} hlpBsmArgs;

typedef struct _hlpBsmActive
{
  fm_bool                       ACTIVE;
} hlpBsmActive;

typedef struct _hlpBsmActiveSaiIndex
{
  fm_byte                       BSM_SAI_INDEX;
} hlpBsmActiveSaiIndex;

typedef struct _hlpBsmSuspend
{
  fm_bool                       SUSPEND;
} hlpBsmSuspend;

typedef struct _hlpBsmStop
{
  fm_bool                       STOP;
} hlpBsmStop;

typedef struct _hlpBsmPc
{
  fm_uint32                     PC;
} hlpBsmPc;

typedef struct _hlpBsmScratch
{
  fm_uint64                     DATA;
} hlpBsmScratch;

typedef struct _hlpBsmCode
{
  fm_uint64                     DATA;
} hlpBsmCode;


/****** MSEC_BASE Register Structs ******/
typedef struct _hlpMsecScratch
{
  fm_uint64                     SCRATCH;
} hlpMsecScratch;

typedef struct _hlpMsecBypassStatus
{
  fm_byte                       LANE1_RX_SFIFO_LEVEL;
  fm_byte                       LANE1_RX_EFIFO_LEVEL;
  fm_byte                       LANE1_TX_SFIFO_LEVEL;
  fm_byte                       LANE1_TX_EFIFO_LEVEL;
  fm_byte                       LANE0_RX_SFIFO_LEVEL;
  fm_byte                       LANE0_RX_EFIFO_LEVEL;
  fm_byte                       LANE0_TX_SFIFO_LEVEL;
  fm_byte                       LANE0_TX_EFIFO_LEVEL;
} hlpMsecBypassStatus;

typedef struct _hlpMsecBypassMax
{
  fm_byte                       LANE1_RX_SFIFO_LEVEL;
  fm_byte                       LANE1_RX_EFIFO_LEVEL;
  fm_byte                       LANE1_TX_SFIFO_LEVEL;
  fm_byte                       LANE1_TX_EFIFO_LEVEL;
  fm_byte                       LANE0_RX_SFIFO_LEVEL;
  fm_byte                       LANE0_RX_EFIFO_LEVEL;
  fm_byte                       LANE0_TX_SFIFO_LEVEL;
  fm_byte                       LANE0_TX_EFIFO_LEVEL;
} hlpMsecBypassMax;

typedef struct _hlpMsecIp
{
  fm_bool                       SHELL_CTRL_ERR;
} hlpMsecIp;

typedef struct _hlpMsecIm
{
  fm_bool                       SHELL_CTRL_ERR;
} hlpMsecIm;

typedef struct _hlpMsecv2CportEn
{
  fm_uint64                     RSV1;
  fm_bool                       CONTROLLEDPORTENABLED;
} hlpMsecv2CportEn;

typedef struct _hlpMsecv2CportOper
{
  fm_uint64                     RSV10;
  fm_bool                       CPORT_OPER;
} hlpMsecv2CportOper;

typedef struct _hlpMsecv2RlyMode
{
  fm_uint64                     RSV15;
  fm_byte                       RLY_MODE;
} hlpMsecv2RlyMode;

typedef struct _hlpMsecv2SrcEt
{
  fm_uint64                     RSV16;
  fm_uint16                     SRC_ET;
} hlpMsecv2SrcEt;

typedef struct _hlpMsecv2DstEt
{
  fm_uint64                     RSV17;
  fm_uint16                     DST_ET;
} hlpMsecv2DstEt;

typedef struct _hlpMsecv2RlyLen
{
  fm_uint64                     RSV18;
  fm_byte                       RLY_LEN;
} hlpMsecv2RlyLen;

typedef struct _hlpMsecv2TopStatCportTxUntag
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportTxUntag;

typedef struct _hlpMsecv2TopStatCportTxToolong
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportTxToolong;

typedef struct _hlpMsecv2TopStatCportRxUntag
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportRxUntag;

typedef struct _hlpMsecv2TopStatCportRxNotag
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportRxNotag;

typedef struct _hlpMsecv2TopStatCportRxBadtag
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportRxBadtag;

typedef struct _hlpMsecv2TopStatCportRxUnksci
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportRxUnksci;

typedef struct _hlpMsecv2TopStatCportRxNosci
{
  fm_uint64                     BITS;
} hlpMsecv2TopStatCportRxNosci;

typedef struct _hlpMsecv2KeyLen
{
  fm_uint64                     RSV2;
  fm_bool                       KEYLENGTH;
} hlpMsecv2KeyLen;

typedef struct _hlpMsecv2ConfidOff
{
  fm_uint64                     RSV3;
  fm_byte                       CONFIDOFF;
} hlpMsecv2ConfidOff;

typedef struct _hlpMsecv2Zero
{
  fm_uint64                     RSV4;
  fm_bool                       ZERO;
} hlpMsecv2Zero;

typedef struct _hlpMsecv2ZeroSts
{
  fm_uint64                     RSV5;
  fm_bool                       ZEROSTATUS;
} hlpMsecv2ZeroSts;

typedef struct _hlpMsecv2IsrStatus
{
  fm_uint32                     RSV12;
  fm_uint16                     RSVD;
  fm_bool                       PARITY;
  fm_bool                       LN1_RX_SC1_NOT_RCVING;
  fm_bool                       LN1_RX_SC0_NOT_RCVING;
  fm_bool                       LN1_TX_SA_DISABLED;
  fm_bool                       LN1_TX_SA3_ZERO;
  fm_bool                       LN1_TX_SA2_ZERO;
  fm_bool                       LN1_TX_SA1_ZERO;
  fm_bool                       LN1_TX_SA0_ZERO;
  fm_bool                       LN1_TX_SA3_PN_EXHAUST;
  fm_bool                       LN1_TX_SA2_PN_EXHAUST;
  fm_bool                       LN1_TX_SA1_PN_EXHAUST;
  fm_bool                       LN1_TX_SA0_PN_EXHAUST;
  fm_bool                       LN0_RX_SC1_NOT_RCVING;
  fm_bool                       LN0_RX_SC0_NOT_RCVING;
  fm_bool                       LN0_TX_SA_DISABLED;
  fm_bool                       LN0_TX_SA3_ZERO;
  fm_bool                       LN0_TX_SA2_ZERO;
  fm_bool                       LN0_TX_SA1_ZERO;
  fm_bool                       LN0_TX_SA0_ZERO;
  fm_bool                       LN0_TX_SA3_PN_EXHAUST;
  fm_bool                       LN0_TX_SA2_PN_EXHAUST;
  fm_bool                       LN0_TX_SA1_PN_EXHAUST;
  fm_bool                       LN0_TX_SA0_PN_EXHAUST;
} hlpMsecv2IsrStatus;

typedef struct _hlpMsecv2IsrEnable
{
  fm_uint32                     RSV13;
  fm_uint16                     RSVD;
  fm_bool                       PARITY;
  fm_bool                       LN1_RX_SC1_NOT_RCVING;
  fm_bool                       LN1_RX_SC0_NOT_RCVING;
  fm_bool                       LN1_TX_SA_DISABLED;
  fm_bool                       LN1_TX_SA3_ZERO;
  fm_bool                       LN1_TX_SA2_ZERO;
  fm_bool                       LN1_TX_SA1_ZERO;
  fm_bool                       LN1_TX_SA0_ZERO;
  fm_bool                       LN1_TX_SA3_PN_EXHAUST;
  fm_bool                       LN1_TX_SA2_PN_EXHAUST;
  fm_bool                       LN1_TX_SA1_PN_EXHAUST;
  fm_bool                       LN1_TX_SA0_PN_EXHAUST;
  fm_bool                       LN0_RX_SC1_NOT_RCVING;
  fm_bool                       LN0_RX_SC0_NOT_RCVING;
  fm_bool                       LN0_TX_SA_DISABLED;
  fm_bool                       LN0_TX_SA3_ZERO;
  fm_bool                       LN0_TX_SA2_ZERO;
  fm_bool                       LN0_TX_SA1_ZERO;
  fm_bool                       LN0_TX_SA0_ZERO;
  fm_bool                       LN0_TX_SA3_PN_EXHAUST;
  fm_bool                       LN0_TX_SA2_PN_EXHAUST;
  fm_bool                       LN0_TX_SA1_PN_EXHAUST;
  fm_bool                       LN0_TX_SA0_PN_EXHAUST;
} hlpMsecv2IsrEnable;

typedef struct _hlpMsecv2IsrForce
{
  fm_uint32                     RSV14;
  fm_uint16                     RSVD;
  fm_bool                       PARITY;
  fm_bool                       LN1_RX_SC1_NOT_RCVING;
  fm_bool                       LN1_RX_SC0_NOT_RCVING;
  fm_bool                       LN1_TX_SA_DISABLED;
  fm_bool                       LN1_TX_SA3_ZERO;
  fm_bool                       LN1_TX_SA2_ZERO;
  fm_bool                       LN1_TX_SA1_ZERO;
  fm_bool                       LN1_TX_SA0_ZERO;
  fm_bool                       LN1_TX_SA3_PN_EXHAUST;
  fm_bool                       LN1_TX_SA2_PN_EXHAUST;
  fm_bool                       LN1_TX_SA1_PN_EXHAUST;
  fm_bool                       LN1_TX_SA0_PN_EXHAUST;
  fm_bool                       LN0_RX_SC1_NOT_RCVING;
  fm_bool                       LN0_RX_SC0_NOT_RCVING;
  fm_bool                       LN0_TX_SA_DISABLED;
  fm_bool                       LN0_TX_SA3_ZERO;
  fm_bool                       LN0_TX_SA2_ZERO;
  fm_bool                       LN0_TX_SA1_ZERO;
  fm_bool                       LN0_TX_SA0_ZERO;
  fm_bool                       LN0_TX_SA3_PN_EXHAUST;
  fm_bool                       LN0_TX_SA2_PN_EXHAUST;
  fm_bool                       LN0_TX_SA1_PN_EXHAUST;
  fm_bool                       LN0_TX_SA0_PN_EXHAUST;
} hlpMsecv2IsrForce;

typedef struct _hlpMsecv2Scratch
{
  fm_uint32                     RSV6;
  fm_uint32                     SCRATCHPAD;
} hlpMsecv2Scratch;

typedef struct _hlpMsecv2Version
{
  fm_uint64                     RSV7;
  fm_byte                       BITS;
} hlpMsecv2Version;

typedef struct _hlpMsecv2CiphId
{
  fm_uint64                     BITS;
} hlpMsecv2CiphId;

typedef struct _hlpMsecv2SwReset
{
  fm_uint64                     RSV8;
  fm_bool                       SW_RESET;
} hlpMsecv2SwReset;

typedef struct _hlpMsecv2Bypass
{
  fm_uint64                     RSV9;
  fm_bool                       BYPASS;
} hlpMsecv2Bypass;

typedef struct _hlpMsecv2XpnMode
{
  fm_uint64                     RSV11;
  fm_bool                       XPN_MODE;
} hlpMsecv2XpnMode;

typedef struct _hlpMsecv2TxSaEnTrn
{
  fm_uint64                     RSV26;
  fm_bool                       SA_EN_TRN;
} hlpMsecv2TxSaEnTrn;

typedef struct _hlpMsecv2TxSaInuse
{
  fm_uint64                     RSV27;
  fm_bool                       SA_INUSE;
} hlpMsecv2TxSaInuse;

typedef struct _hlpMsecv2TxSaConfid
{
  fm_uint64                     RSV28;
  fm_bool                       SA_CONFID;
} hlpMsecv2TxSaConfid;

typedef struct _hlpMsecv2TxSaSsci
{
  fm_uint32                     RSV29;
  fm_uint32                     BITS;
} hlpMsecv2TxSaSsci;

typedef struct _hlpMsecv2TxStatSaProtPckt
{
  fm_uint32                     RSV31;
  fm_uint32                     PROT_PCKT_NUM;
} hlpMsecv2TxStatSaProtPckt;

typedef struct _hlpMsecv2TxStatSaEncrPckt
{
  fm_uint32                     RSV32;
  fm_uint32                     ENCR_PCKT_NUM;
} hlpMsecv2TxStatSaEncrPckt;

typedef struct _hlpMsecv2TxSaKey
{
  fm_uint64                     BITS;
} hlpMsecv2TxSaKey;

typedef struct _hlpMsecv2TxSaNextPn
{
  fm_uint64                     NEXT_PN;
} hlpMsecv2TxSaNextPn;

typedef struct _hlpMsecv2TxSaSalt
{
  fm_uint32                     RSV30;
  fm_uint64                     BITS;
} hlpMsecv2TxSaSalt;

typedef struct _hlpMsecv2TxScTransmit
{
  fm_uint64                     RSV23;
  fm_bool                       TRANSMITTING;
} hlpMsecv2TxScTransmit;

typedef struct _hlpMsecv2TxScEncodSa
{
  fm_uint64                     RSV24;
  fm_byte                       BITS;
} hlpMsecv2TxScEncodSa;

typedef struct _hlpMsecv2TxScEnciphSa
{
  fm_uint64                     RSV25;
  fm_byte                       BITS;
} hlpMsecv2TxScEnciphSa;

typedef struct _hlpMsecv2TxScSci
{
  fm_uint64                     BITS;
} hlpMsecv2TxScSci;

typedef struct _hlpMsecv2TxStatScProtPckt
{
  fm_uint64                     BITS;
} hlpMsecv2TxStatScProtPckt;

typedef struct _hlpMsecv2TxStatScEncrPckt
{
  fm_uint64                     BITS;
} hlpMsecv2TxStatScEncrPckt;

typedef struct _hlpMsecv2TxStatScProtByte
{
  fm_uint64                     BITS;
} hlpMsecv2TxStatScProtByte;

typedef struct _hlpMsecv2TxStatScEncrByte
{
  fm_uint64                     BITS;
} hlpMsecv2TxStatScEncrByte;

typedef struct _hlpMsecv2TxRlyShort
{
  fm_uint64                     BITS;
} hlpMsecv2TxRlyShort;

typedef struct _hlpMsecv2PtiTxDropped
{
  fm_uint64                     PTI_TX_DROPPED;
} hlpMsecv2PtiTxDropped;

typedef struct _hlpMsecv2PtiTxDiscarded
{
  fm_uint64                     PTI_TX_DISCARDED;
} hlpMsecv2PtiTxDiscarded;

typedef struct _hlpMsecv2PtiTxUncontrolled
{
  fm_uint64                     BITS;
} hlpMsecv2PtiTxUncontrolled;

typedef struct _hlpMsecv2TxCntrl
{
  fm_uint64                     RSV19;
  fm_uint16                     RESERVED;
  fm_bool                       USESCB;
  fm_bool                       USEES;
  fm_bool                       ALWAYSINCLUDESCI;
  fm_bool                       PROTECTFRAMES;
} hlpMsecv2TxCntrl;

typedef struct _hlpMsecv2TxMaxPcktBytes
{
  fm_uint64                     RSV20;
  fm_uint16                     MAX_BYTES;
} hlpMsecv2TxMaxPcktBytes;

typedef struct _hlpMsecv2TxAddFcs
{
  fm_uint64                     RSV21;
  fm_bool                       BITS;
} hlpMsecv2TxAddFcs;

typedef struct _hlpMsecv2TxJitWm
{
  fm_uint64                     RSV22;
  fm_byte                       BITS;
} hlpMsecv2TxJitWm;

typedef struct _hlpMsecv2TxPnLimit
{
  fm_uint64                     PN_LIMIT;
} hlpMsecv2TxPnLimit;

typedef struct _hlpMsecv2TxDiag
{
  fm_uint64                     BITS;
} hlpMsecv2TxDiag;

typedef struct _hlpMsecv2PtiTxDiag
{
  fm_uint64                     BITS;
} hlpMsecv2PtiTxDiag;

typedef struct _hlpMsecv2RxSaEnRcv
{
  fm_uint64                     RSV39;
  fm_bool                       ENABLERECEIVE;
} hlpMsecv2RxSaEnRcv;

typedef struct _hlpMsecv2RxSaInuse
{
  fm_uint64                     RSV40;
  fm_bool                       INUSE;
} hlpMsecv2RxSaInuse;

typedef struct _hlpMsecv2RxSaSsci
{
  fm_uint32                     RSV41;
  fm_uint32                     BITS;
} hlpMsecv2RxSaSsci;

typedef struct _hlpMsecv2RxStatSaUnusedSa
{
  fm_uint32                     RSV43;
  fm_uint32                     INPKTSUNUSEDSA;
} hlpMsecv2RxStatSaUnusedSa;

typedef struct _hlpMsecv2RxStatSaNoUsingSa
{
  fm_uint32                     RSV44;
  fm_uint32                     INPKTSNOTUSINGSA;
} hlpMsecv2RxStatSaNoUsingSa;

typedef struct _hlpMsecv2RxStatSaNotVld
{
  fm_uint32                     RSV45;
  fm_uint32                     INPKTSNOTVALID;
} hlpMsecv2RxStatSaNotVld;

typedef struct _hlpMsecv2RxStatSaInvld
{
  fm_uint32                     RSV46;
  fm_uint32                     INPKTSINVALID;
} hlpMsecv2RxStatSaInvld;

typedef struct _hlpMsecv2RxStatSaOk
{
  fm_uint32                     RSV47;
  fm_uint32                     INPKTSOK;
} hlpMsecv2RxStatSaOk;

typedef struct _hlpMsecv2RxSaKey
{
  fm_uint64                     BITS;
} hlpMsecv2RxSaKey;

typedef struct _hlpMsecv2RxSaNextPn
{
  fm_uint64                     NEXTPN;
} hlpMsecv2RxSaNextPn;

typedef struct _hlpMsecv2RxSaMinPn
{
  fm_uint64                     LOWESTPN;
} hlpMsecv2RxSaMinPn;

typedef struct _hlpMsecv2RxSaUpdateNextPn
{
  fm_uint64                     UPDTNEXTPN;
} hlpMsecv2RxSaUpdateNextPn;

typedef struct _hlpMsecv2RxSaUpdateMinPn
{
  fm_uint64                     UPDTLOWESTPN;
} hlpMsecv2RxSaUpdateMinPn;

typedef struct _hlpMsecv2RxSaSalt
{
  fm_uint32                     RSV42;
  fm_uint64                     BITS;
} hlpMsecv2RxSaSalt;

typedef struct _hlpMsecv2RxScRcv
{
  fm_uint64                     RSV38;
  fm_bool                       RECEIVING;
} hlpMsecv2RxScRcv;

typedef struct _hlpMsecv2RxScSci
{
  fm_uint64                     BITS;
} hlpMsecv2RxScSci;

typedef struct _hlpMsecv2RxStatScUnusedSa
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScUnusedSa;

typedef struct _hlpMsecv2RxStatScNoUsingSa
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScNoUsingSa;

typedef struct _hlpMsecv2RxStatScLate
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScLate;

typedef struct _hlpMsecv2RxStatScNotVld
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScNotVld;

typedef struct _hlpMsecv2RxStatScInvld
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScInvld;

typedef struct _hlpMsecv2RxStatScDly
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScDly;

typedef struct _hlpMsecv2RxStatScUnchk
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScUnchk;

typedef struct _hlpMsecv2RxStatScOk
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScOk;

typedef struct _hlpMsecv2RxStatScVldtByte
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScVldtByte;

typedef struct _hlpMsecv2RxStatScDecrByte
{
  fm_uint64                     BITS;
} hlpMsecv2RxStatScDecrByte;

typedef struct _hlpMsecv2RxSciDflt
{
  fm_uint64                     RSV35;
  fm_bool                       BITS;
} hlpMsecv2RxSciDflt;

typedef struct _hlpMsecv2PtiRxThrough
{
  fm_uint64                     PTI_RX_THROUGH_CNTR;
} hlpMsecv2PtiRxThrough;

typedef struct _hlpMsecv2PtiRxUncontrolled
{
  fm_uint64                     BITS;
} hlpMsecv2PtiRxUncontrolled;

typedef struct _hlpMsecv2RxCntrl
{
  fm_uint64                     RSV33;
  fm_uint16                     RESERVED;
  fm_bool                       REPLAYPROTECT;
  fm_byte                       VALIDATEFRAMES;
} hlpMsecv2RxCntrl;

typedef struct _hlpMsecv2RxRplyWin
{
  fm_uint32                     RSV34;
  fm_uint32                     BITS;
} hlpMsecv2RxRplyWin;

typedef struct _hlpMsecv2RxAddFcs
{
  fm_uint64                     RSV36;
  fm_bool                       BITS;
} hlpMsecv2RxAddFcs;

typedef struct _hlpMsecv2RxKeepTag
{
  fm_uint64                     RSV37;
  fm_bool                       BITS;
} hlpMsecv2RxKeepTag;

typedef struct _hlpMsecv2RxDiag
{
  fm_uint64                     BITS;
} hlpMsecv2RxDiag;

typedef struct _hlpMsecv2PtiRxDiag
{
  fm_uint64                     BITS;
} hlpMsecv2PtiRxDiag;


/****** MAC_BASE Register Structs ******/
typedef struct _hlpMacScratch
{
  fm_uint64                     SCRATCH;
} hlpMacScratch;

typedef struct _hlpMacIp
{
  fm_bool                       PIA_TX_FIFO_UNDERRUN;
  fm_bool                       PIA_TX_FIFO_OVERRUN;
  fm_bool                       PIA_RX_FIFO_OVERRUN;
  fm_bool                       INVALID_SPEED;
  fm_bool                       PRI_ENC_IPV4;
  fm_bool                       PRI_ENC_IPV6;
  fm_bool                       PRI_ENC_MPLS1;
  fm_bool                       PRI_ENC_MPLS2;
  fm_bool                       PRI_ENC_VLAN1;
  fm_bool                       PRI_ENC_VLAN2;
  fm_bool                       LINK_FAULT_DEBOUNCED;
  fm_bool                       LINK_FAULT_CHANGE;
  fm_bool                       LPI_RX;
  fm_bool                       RX_LINK_UP;
  fm_bool                       TX_FRAME;
  fm_bool                       RX_FRAME;
  fm_bool                       RX_SEQ_OR_SIG;
  fm_bool                       ERROR_RX_PREAMBLE;
  fm_bool                       ERROR_RX_CODE;
  fm_bool                       ERROR_RX_FRAME;
  fm_bool                       ERROR_RX_FCS;
  fm_bool                       ERROR_RX_OVERSIZE;
  fm_bool                       ERROR_RX_JABBER;
  fm_bool                       ERROR_RX_UNDERSIZE;
  fm_bool                       ERROR_RX_RUNT;
  fm_bool                       ERROR_RX_OVERRUN;
  fm_bool                       ERROR_TX_DATA_CORRUPT;
  fm_bool                       ERROR_TX_FCS;
  fm_bool                       ERROR_TX_UNDERRUN;
  fm_bool                       TIMEOUT_DROP;
  fm_bool                       LPI_SILENT;
  fm_bool                       CONTROL_FRAME_SENT;
  fm_bool                       PAUSE_CONGESTION;
  fm_bool                       PFC_CONGESTION;
  fm_bool                       STATS_READY;
} hlpMacIp;

typedef struct _hlpMacIm
{
  fm_bool                       PIA_TX_FIFO_UNDERRUN;
  fm_bool                       PIA_TX_FIFO_OVERRUN;
  fm_bool                       PIA_RX_FIFO_OVERRUN;
  fm_bool                       INVALID_SPEED;
  fm_bool                       PRI_ENC_IPV4;
  fm_bool                       PRI_ENC_IPV6;
  fm_bool                       PRI_ENC_MPLS1;
  fm_bool                       PRI_ENC_MPLS2;
  fm_bool                       PRI_ENC_VLAN1;
  fm_bool                       PRI_ENC_VLAN2;
  fm_bool                       LINK_FAULT_DEBOUNCED;
  fm_bool                       LINK_FAULT_CHANGE;
  fm_bool                       LPI_RX;
  fm_bool                       RX_LINK_UP;
  fm_bool                       TX_FRAME;
  fm_bool                       RX_FRAME;
  fm_bool                       RX_SEQ_OR_SIG;
  fm_bool                       ERROR_RX_PREAMBLE;
  fm_bool                       ERROR_RX_CODE;
  fm_bool                       ERROR_RX_FRAME;
  fm_bool                       ERROR_RX_FCS;
  fm_bool                       ERROR_RX_OVERSIZE;
  fm_bool                       ERROR_RX_JABBER;
  fm_bool                       ERROR_RX_UNDERSIZE;
  fm_bool                       ERROR_RX_RUNT;
  fm_bool                       ERROR_RX_OVERRUN;
  fm_bool                       ERROR_TX_DATA_CORRUPT;
  fm_bool                       ERROR_TX_FCS;
  fm_bool                       ERROR_TX_UNDERRUN;
  fm_bool                       TIMEOUT_DROP;
  fm_bool                       LPI_SILENT;
  fm_bool                       CONTROL_FRAME_SENT;
  fm_bool                       PAUSE_CONGESTION;
  fm_bool                       PFC_CONGESTION;
  fm_bool                       STATS_READY;
} hlpMacIm;

typedef enum {
    HLP_MAC_TIMESCALE_T_100NS    = 0,
    HLP_MAC_TIMESCALE_T_1US      = 1,
    HLP_MAC_TIMESCALE_T_10US     = 2,
    HLP_MAC_TIMESCALE_T_100US    = 3,
    HLP_MAC_TIMESCALE_T_1MS      = 4,
    HLP_MAC_TIMESCALE_T_10MS     = 5,
    HLP_MAC_TIMESCALE_T_100MS    = 6,
    HLP_MAC_TIMESCALE_T_1S       = 7
} hlpMacTimescale;

typedef enum {
    HLP_MAC_CONTROL_MODE_NONE    = 0,
    HLP_MAC_CONTROL_MODE_PAUSE   = 1,
    HLP_MAC_CONTROL_MODE_PFC     = 2
} hlpMacControlMode;

typedef struct _hlpMacCfg
{
  fm_bool                       LINK_STATUS_IGNORE_LPI;
  fm_uint16                     ACTIVITY_TIMEOUT;
  hlpMacTimescale               ACTIVITY_TIMESCALE;
  fm_bool                       MAC_LINKUP_ENABLE;
  fm_bool                       STATS_CLR_ON_SNAP;
  fm_bool                       STATS_REQUEST;
  hlpMacControlMode             MAC_CONTROL_MODE;
  fm_uint16                     MAX_FRAME_LENGTH;
} hlpMacCfg;

typedef struct _hlpMacPathCfg
{
  fm_bool                       MSEC_ENABLE;
  fm_bool                       MSEC_HOLD;
  fm_bool                       MII_LOOPBACK;
  fm_bool                       SWITCH_LOOPBACK;
} hlpMacPathCfg;

typedef enum {
    HLP_MAC_LINK_FAULT_OK        = 0,
    HLP_MAC_LINK_FAULT_LF        = 1,
    HLP_MAC_LINK_FAULT_RF        = 2,
    HLP_MAC_LINK_FAULT_LI        = 3
} hlpMacLinkFault;

typedef struct _hlpMacStatus
{
  fm_bool                       MSEC_EMPTY;
  fm_bool                       STATS_IN_PROGRESS;
  fm_bool                       STATS_READY;
  hlpMacLinkFault               LINK_FAULT_DEBOUNCED;
  hlpMacLinkFault               LINK_FAULT_MAC;
  hlpMacLinkFault               LINK_FAULT;
  fm_bool                       TX_LINK_UP;
  fm_bool                       RX_LINK_UP;
  fm_bool                       TRANSMITTING;
  fm_bool                       RECEIVING;
  fm_bool                       LPI_TX;
  fm_bool                       LPI_RX;
  fm_bool                       LPI_SILENT;
  fm_bool                       ACTIVITY;
  fm_bool                       LINK_STATUS;
} hlpMacStatus;

typedef struct _hlpMacSa
{
  fm_uint64                     PHYS_ADDRESS;
} hlpMacSa;

typedef enum {
    HLP_MAC_FAULT_MODE_NORMAL    = 0,
    HLP_MAC_FAULT_MODE_FORCE_IDLE = 1,
    HLP_MAC_FAULT_MODE_FORCE_LF  = 2,
    HLP_MAC_FAULT_MODE_FORCE_RF  = 3,
    HLP_MAC_FAULT_MODE_FORCE_LI  = 4,
    HLP_MAC_FAULT_MODE_IGNORE    = 5,
    HLP_MAC_FAULT_MODE_FORCE_ERROR = 6,
    HLP_MAC_FAULT_MODE_FORCE_USER = 7
} hlpMacFaultMode;

typedef struct _hlpMacTxMiiCfg
{
  fm_bool                       IFG_ENABLE_DIC;
  fm_byte                       IFG_MIN_BYTES;
  hlpMacFaultMode               FAULT_MODE;
  fm_bool                       LPI_REQUEST;
  fm_bool                       LPI_AUTOMATIC_START;
  fm_bool                       LPI_AUTOMATIC_STOP;
  fm_uint16                     LPI_TIMEOUT;
  hlpMacTimescale               LPI_TIMESCALE;
  fm_uint16                     LPI_ACTIVITY_TIMEOUT;
  hlpMacTimescale               LPI_ACTIVITY_TIMESCALE;
} hlpMacTxMiiCfg;

typedef struct _hlpMacTxPathCfg
{
  fm_bool                       DISABLE_AGE_DROP;
  fm_bool                       DRAIN_MODE;
  fm_byte                       FORCE_XOFF_ENABLE;
  fm_byte                       FORCE_XOFF_VALUE;
  fm_uint16                     PAUSE_TIME;
} hlpMacTxPathCfg;

typedef struct _hlpMacTxSequence
{
  fm_uint32                     D;
} hlpMacTxSequence;

typedef struct _hlpMacTxControlStatus
{
  fm_byte                       XOFF;
  fm_uint32                     PAUSE_REFRESH_TIMER;
} hlpMacTxControlStatus;

typedef struct _hlpMacRxMiiCfg
{
  fm_byte                       MIN_EVENT_RATE;
  fm_bool                       LINK_FAULT_DISABLE;
  fm_bool                       FORCE_BAD_FCS;
  fm_bool                       IGNORE_CODE_ERROR;
  fm_bool                       IGNORE_FCS_ERROR;
  fm_bool                       IGNORE_OVERSIZE_ERROR;
  fm_bool                       IGNORE_PREAMBLE_ERROR;
  fm_uint16                     LPI_RX_TIMEOUT;
  hlpMacTimescale               LPI_RX_TIMESCALE;
  fm_uint16                     LINK_UP_TIMEOUT;
  hlpMacTimescale               LINK_UP_TIMESCALE;
  fm_uint16                     LINK_DOWN_TIMEOUT;
  hlpMacTimescale               LINK_DOWN_TIMESCALE;
} hlpMacRxMiiCfg;

typedef struct _hlpMacRxPathCfg
{
  fm_bool                       DRAIN_MODE;
  fm_byte                       FORCE_XOFF_ENABLE;
  fm_byte                       FORCE_XOFF_VALUE;
  fm_bool                       FORWARD_PAUSE;
  fm_bool                       FORWARD_PFC;
  fm_byte                       SELECT_TIMER;
} hlpMacRxPathCfg;

typedef enum {
    HLP_MAC_PARSE_EVENT_IPV4     = 0,
    HLP_MAC_PARSE_EVENT_IPV6     = 1,
    HLP_MAC_PARSE_EVENT_MPLS_U   = 2,
    HLP_MAC_PARSE_EVENT_MPLS_M   = 3,
    HLP_MAC_PARSE_EVENT_VLAN1    = 4,
    HLP_MAC_PARSE_EVENT_VLAN2    = 5
} hlpMacParseEvent;

typedef enum {
    HLP_MAC_PARSE_ETHERTYPE_UNUSED = 0,
    HLP_MAC_PARSE_ETHERTYPE_VLAN = 1,
    HLP_MAC_PARSE_ETHERTYPE_MPLS = 2,
    HLP_MAC_PARSE_ETHERTYPE_IP   = 3
} hlpMacParseEthertype;

typedef struct _hlpMacRxParserCfg1
{
  hlpMacParseEvent              EVENT_COUNTER_SELECT;
  hlpMacParseEthertype          USER_ETHERTYPE1_SEL;
  hlpMacParseEthertype          USER_ETHERTYPE2_SEL;
  fm_uint16                     USER_ETHERTYPE1;
  fm_uint16                     USER_ETHERTYPE2;
} hlpMacRxParserCfg1;

typedef enum {
    HLP_MAC_PARSE_PRECEDENCE_VLAN = 0,
    HLP_MAC_PARSE_PRECEDENCE_MPLS = 1,
    HLP_MAC_PARSE_PRECEDENCE_IP  = 2,
    HLP_MAC_PARSE_PRECEDENCE_META = 3
} hlpMacParsePrecedence;

typedef struct _hlpMacRxParserCfg2
{
  hlpMacParsePrecedence         PRI_PRECEDENCE1;
  hlpMacParsePrecedence         PRI_PRECEDENCE2;
  hlpMacParsePrecedence         PRI_PRECEDENCE3;
  hlpMacParsePrecedence         PRI_PRECEDENCE4;
  fm_byte                       PRI_ENC_META;
  fm_byte                       PRI_ENC_MPLS1;
  fm_byte                       PRI_ENC_MPLS2;
  fm_byte                       PRI_ENC_VLAN1;
  fm_byte                       PRI_ENC_VLAN2;
} hlpMacRxParserCfg2;

typedef struct _hlpMacRxParserCfg3
{
  fm_uint64                     PRI_ENC_IP;
} hlpMacRxParserCfg3;

typedef struct _hlpMacRxSequence
{
  fm_uint32                     D;
} hlpMacRxSequence;

typedef struct _hlpMacRxControlStatus
{
  fm_byte                       XOFF;
  fm_bool                       PAUSE_TIMER_DONE;
  fm_byte                       PFC_TIMER_DONE;
  fm_uint16                     PRIORITY_ENABLE_VECTOR;
  fm_uint16                     SELECTED_PAUSE_TIMER;
} hlpMacRxControlStatus;

typedef struct _hlpMacRxLinkCounter
{
  fm_uint16                     NO_FAULT;
  fm_uint16                     LOCAL_FAULT;
  fm_uint16                     REMOTE_FAULT;
} hlpMacRxLinkCounter;

typedef struct _hlpMacRxParserCounter
{
  fm_uint32                     COUNT;
} hlpMacRxParserCounter;

typedef enum {
    HLP_MAC_ONPI_SPEED_S_100M    = 1,
    HLP_MAC_ONPI_SPEED_S_1G      = 2,
    HLP_MAC_ONPI_SPEED_S_2P5G    = 3,
    HLP_MAC_ONPI_SPEED_S_10G     = 5,
    HLP_MAC_ONPI_SPEED_S_25G     = 7,
    HLP_MAC_ONPI_SPEED_S_40G     = 8,
    HLP_MAC_ONPI_SPEED_S_50G     = 9,
    HLP_MAC_ONPI_SPEED_S_100G    = 10
} hlpMacOnpiSpeed;

typedef struct _hlpMacPiaCfg
{
  fm_bool                       XOFF_ENABLE;
  fm_bool                       ONPI_MASTER_MODE;
  hlpMacOnpiSpeed               ONPI_SPEED;
  fm_bool                       ONPI_ENABLE;
} hlpMacPiaCfg;

typedef struct _hlpMacPiaStatus
{
  hlpMacOnpiSpeed               ONPI_SPEED;
  fm_byte                       TX_FIFO_DEPTH;
  fm_bool                       TX_FIFO_FULL;
  fm_bool                       TX_FIFO_AFULL;
  fm_bool                       TX_FIFO_AEMPTY;
  fm_bool                       TX_FIFO_EMPTY;
  fm_bool                       TX_FIFO_PARITY_ERR;
  fm_bool                       TX_FIFO_OVERFLOW;
  fm_bool                       TX_FIFO_UNDERFLOW;
  fm_byte                       RX_FIFO_DEPTH;
  fm_bool                       RX_FIFO_FULL;
  fm_bool                       RX_FIFO_AFULL;
  fm_bool                       RX_FIFO_AEMPTY;
  fm_bool                       RX_FIFO_EMPTY;
  fm_bool                       RX_FIFO_PARITY_ERR;
  fm_bool                       RX_FIFO_OVERFLOW;
  fm_bool                       RX_FIFO_UNDERFLOW;
} hlpMacPiaStatus;

typedef struct _hlpMacStatTxOctet
{
  fm_uint64                     COUNT;
} hlpMacStatTxOctet;

typedef struct _hlpMacStatTxBadOctet
{
  fm_uint64                     COUNT;
} hlpMacStatTxBadOctet;

typedef struct _hlpMacStatTxFrame
{
  fm_uint64                     COUNT;
} hlpMacStatTxFrame;

typedef struct _hlpMacStatTxBadFrame
{
  fm_uint64                     COUNT;
} hlpMacStatTxBadFrame;

typedef struct _hlpMacStatTxFcsError
{
  fm_uint64                     COUNT;
} hlpMacStatTxFcsError;

typedef struct _hlpMacStatTxControl
{
  fm_uint64                     COUNT;
} hlpMacStatTxControl;

typedef struct _hlpMacStatTx64
{
  fm_uint64                     COUNT;
} hlpMacStatTx64;

typedef struct _hlpMacStatTx65
{
  fm_uint64                     COUNT;
} hlpMacStatTx65;

typedef struct _hlpMacStatTx128
{
  fm_uint64                     COUNT;
} hlpMacStatTx128;

typedef struct _hlpMacStatTx256
{
  fm_uint64                     COUNT;
} hlpMacStatTx256;

typedef struct _hlpMacStatTx512
{
  fm_uint64                     COUNT;
} hlpMacStatTx512;

typedef struct _hlpMacStatTx1024
{
  fm_uint64                     COUNT;
} hlpMacStatTx1024;

typedef struct _hlpMacStatTx1519
{
  fm_uint64                     COUNT;
} hlpMacStatTx1519;

typedef struct _hlpMacStatTxJabber
{
  fm_uint64                     COUNT;
} hlpMacStatTxJabber;

typedef struct _hlpMacStatTxUnderrun
{
  fm_uint64                     COUNT;
} hlpMacStatTxUnderrun;

typedef struct _hlpMacStatTxDrainDrop
{
  fm_uint64                     COUNT;
} hlpMacStatTxDrainDrop;

typedef struct _hlpMacStatTxTimeout
{
  fm_uint64                     COUNT;
} hlpMacStatTxTimeout;

typedef struct _hlpMacStatTxDataCorrupt
{
  fm_uint64                     COUNT;
} hlpMacStatTxDataCorrupt;

typedef struct _hlpMacStatRxOctet
{
  fm_uint64                     COUNT;
} hlpMacStatRxOctet;

typedef struct _hlpMacStatRxBadOctet
{
  fm_uint64                     COUNT;
} hlpMacStatRxBadOctet;

typedef struct _hlpMacStatRxFrame
{
  fm_uint64                     COUNT;
} hlpMacStatRxFrame;

typedef struct _hlpMacStatRxBadFrame
{
  fm_uint64                     COUNT;
} hlpMacStatRxBadFrame;

typedef struct _hlpMacStatRxFcsError
{
  fm_uint64                     COUNT;
} hlpMacStatRxFcsError;

typedef struct _hlpMacStatRxPause
{
  fm_uint64                     COUNT;
} hlpMacStatRxPause;

typedef struct _hlpMacStatRxPfc
{
  fm_uint64                     COUNT;
} hlpMacStatRxPfc;

typedef struct _hlpMacStatRxControl
{
  fm_uint64                     COUNT;
} hlpMacStatRxControl;

typedef struct _hlpMacStatRxRunt
{
  fm_uint64                     COUNT;
} hlpMacStatRxRunt;

typedef struct _hlpMacStatRxUndersize
{
  fm_uint64                     COUNT;
} hlpMacStatRxUndersize;

typedef struct _hlpMacStatRx64
{
  fm_uint64                     COUNT;
} hlpMacStatRx64;

typedef struct _hlpMacStatRx65
{
  fm_uint64                     COUNT;
} hlpMacStatRx65;

typedef struct _hlpMacStatRx128
{
  fm_uint64                     COUNT;
} hlpMacStatRx128;

typedef struct _hlpMacStatRx256
{
  fm_uint64                     COUNT;
} hlpMacStatRx256;

typedef struct _hlpMacStatRx512
{
  fm_uint64                     COUNT;
} hlpMacStatRx512;

typedef struct _hlpMacStatRx1024
{
  fm_uint64                     COUNT;
} hlpMacStatRx1024;

typedef struct _hlpMacStatRx1519
{
  fm_uint64                     COUNT;
} hlpMacStatRx1519;

typedef struct _hlpMacStatRxOversize
{
  fm_uint64                     COUNT;
} hlpMacStatRxOversize;

typedef struct _hlpMacStatRxJabber
{
  fm_uint64                     COUNT;
} hlpMacStatRxJabber;

typedef struct _hlpMacStatRxOverrun
{
  fm_uint64                     COUNT;
} hlpMacStatRxOverrun;

typedef struct _hlpMacStatRxDrainDrop
{
  fm_uint64                     COUNT;
} hlpMacStatRxDrainDrop;

typedef struct _hlpMacStatRxCodeError
{
  fm_uint64                     COUNT;
} hlpMacStatRxCodeError;

typedef struct _hlpMacStatRxMsdataDrop
{
  fm_uint64                     COUNT;
} hlpMacStatRxMsdataDrop;


/****** MAC4_BASE Register Structs ******/
typedef struct _hlpMac4Scratch
{
  fm_uint64                     SCRATCH;
} hlpMac4Scratch;

typedef struct _hlpMac4Ip
{
  fm_bool                       SHELL_CTRL_ERR;
} hlpMac4Ip;

typedef struct _hlpMac4Im
{
  fm_bool                       SHELL_CTRL_ERR;
} hlpMac4Im;


/****** SIA_RX_BASE Register Structs ******/
typedef struct _hlpSiaRxQBounds0
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds0;

typedef struct _hlpSiaRxQBounds1
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds1;

typedef struct _hlpSiaRxQBounds2
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds2;

typedef struct _hlpSiaRxQBounds3
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds3;

typedef struct _hlpSiaRxQBounds4
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds4;

typedef struct _hlpSiaRxQBounds5
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds5;

typedef struct _hlpSiaRxQBounds6
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds6;

typedef struct _hlpSiaRxQBounds7
{
  fm_uint16                     UPPER_BOUND;
  fm_byte                       _RSVD_;
  fm_uint16                     LOWER_BOUND;
} hlpSiaRxQBounds7;

typedef struct _hlpSiaRxQCfg
{
  fm_bool                       LOSSLESS_EN;
  fm_bool                       QUEUE_DRAIN;
  fm_byte                       RXQ_XOFF_TO_PC;
  fm_uint16                     XOFF_WATERMARK;
  fm_uint16                     XON_WATERMARK;
} hlpSiaRxQCfg;

typedef struct _hlpSiaRxQStat
{
  fm_bool                       RX_Q_XOFF;
  fm_bool                       QRAM_UER_TAIL_DROP;
  fm_bool                       QRAM_UER_CACHE_LOAD;
  fm_uint32                     _RSVD_;
  fm_uint16                     QUEUE_DEPTH;
} hlpSiaRxQStat;

typedef struct _hlpSiaRxQOverrun
{
  fm_uint32                     TRUNCATE_PKT_COUNT;
  fm_uint32                     DROP_PKT_COUNT;
} hlpSiaRxQOverrun;

typedef struct _hlpSiaRxPortTd
{
  fm_uint32                     TD_BUF_COUNT;
  fm_uint32                     TD_PKT_COUNT;
} hlpSiaRxPortTd;

typedef struct _hlpSiaRxPortPtotDrop
{
  fm_uint32                     PTOT_DROP_COUNT_QUEUE_EVN;
  fm_uint32                     PTOT_DROP_COUNT_QUEUE_ODD;
} hlpSiaRxPortPtotDrop;

typedef struct _hlpSiaRxPortCfg
{
  fm_uint16                     NUM_SEGMENTS;
} hlpSiaRxPortCfg;

typedef struct _hlpSiaRxTapPortCfg
{
  fm_byte                       IARB_TOKEN_LIMIT;
} hlpSiaRxTapPortCfg;

typedef struct _hlpSiaMapPortCfg
{
  fm_byte                       TC7_TO_PC;
  fm_byte                       TC6_TO_PC;
  fm_byte                       TC5_TO_PC;
  fm_byte                       TC4_TO_PC;
  fm_byte                       TC3_TO_PC;
  fm_byte                       TC2_TO_PC;
  fm_byte                       TC1_TO_PC;
  fm_byte                       TC0_TO_PC;
  fm_uint16                     _RSVD_;
  fm_byte                       SMP1_TO_Q;
  fm_byte                       SMP1_TO_PC;
  fm_byte                       SMP0_TO_Q;
  fm_byte                       SMP0_TO_PC;
} hlpSiaMapPortCfg;

typedef struct _hlpSiaRxPktMetaSize
{
  fm_byte                       META_SIZE_PORT3_QUEUE1;
  fm_byte                       META_SIZE_PORT3_QUEUE0;
  fm_byte                       META_SIZE_PORT2_QUEUE1;
  fm_byte                       META_SIZE_PORT2_QUEUE0;
  fm_byte                       META_SIZE_PORT1_QUEUE1;
  fm_byte                       META_SIZE_PORT1_QUEUE0;
  fm_byte                       META_SIZE_PORT0_QUEUE1;
  fm_byte                       META_SIZE_PORT0_QUEUE0;
} hlpSiaRxPktMetaSize;

typedef struct _hlpSiaRxIarbTokenRate
{
  fm_byte                       RX_RUNT_RCVD;
  fm_uint16                     _RSVD_;
  fm_byte                       IARB_TOKEN_RATE;
} hlpSiaRxIarbTokenRate;

typedef struct _hlpSiaScratch
{
  fm_uint32                     SIA_SCRATCH;
} hlpSiaScratch;


/****** SIA_TX_BASE Register Structs ******/
typedef struct _hlpSiaTxPortCtl
{
  fm_byte                       DIAGNOSE_RSVD;
  fm_bool                       SIA_TX_EN;
  fm_bool                       CLEAR_CREDIT;
  fm_bool                       INIT_CREDIT_DONE;
  fm_bool                       INIT_CREDIT;
  fm_byte                       INIT_CREDIT_VALUE;
} hlpSiaTxPortCtl;

typedef struct _hlpSiaTxPortMemBoundPtr
{
  fm_byte                       READ_POINTER;
  fm_byte                       WRITE_POINTER;
  fm_byte                       UPPER_BOUND;
  fm_byte                       LOWER_BOUND;
} hlpSiaTxPortMemBoundPtr;

typedef struct _hlpSiaTxPortJitter
{
  fm_byte                       JITTER_R_SHIFT;
  fm_byte                       JITTER_MULTIPLIER;
  fm_uint16                     JITTER_BASE;
} hlpSiaTxPortJitter;

typedef struct _hlpSiaTxCtl
{
  fm_bool                       TX_SWITCH_READY;
  fm_byte                       TX_MIN_SYNC_CYCLES;
  fm_byte                       TX_MEM_RD_ARB_MODE;
} hlpSiaTxCtl;

typedef struct _hlpSiaIp
{
  fm_bool                       SIA_RX_RUNT;
  fm_bool                       MEM_ECC_ERR;
  fm_byte                       SIA_RX_INT;
  fm_byte                       SIA_TX_INT;
  fm_bool                       RIPPLE_TOO_FAST;
  fm_byte                       SIA_TX_TAP_INT;
} hlpSiaIp;

typedef struct _hlpSiaIm
{
  fm_bool                       SIA_RX_RUNT;
  fm_bool                       MEM_ECC_ERR;
  fm_byte                       SIA_RX_INT;
  fm_byte                       SIA_TX_INT;
  fm_bool                       RIPPLE_TOO_FAST;
  fm_byte                       SIA_TX_TAP_INT;
} hlpSiaIm;


/****** PARSER_BASE Register Structs ******/
typedef struct _hlpParserNhCfg
{
  fm_byte                       INITIAL_W0_OFFSET;
  fm_byte                       INITIAL_W1_OFFSET;
  fm_byte                       INITIAL_W2_OFFSET;
  fm_byte                       INITIAL_PTR;
  fm_uint16                     INITIAL_STATE;
  fm_uint16                     INITIAL_OP_MASK;
  fm_byte                       INITIAL_OP_ROT;
} hlpParserNhCfg;

typedef struct _hlpParserPortCfg
{
  fm_byte                       INITIAL_W0_OFFSET;
  fm_byte                       INITIAL_W1_OFFSET;
  fm_byte                       INITIAL_W2_OFFSET;
  fm_byte                       INITIAL_PTR;
  fm_uint16                     INITIAL_STATE;
  fm_uint16                     INITIAL_OP_MASK;
  fm_byte                       INITIAL_OP_ROT;
} hlpParserPortCfg;

typedef enum {
    HLP_PARSER_CSUM_CFG_VALIDATE_L4_CSUM_DISABLE = 0,
    HLP_PARSER_CSUM_CFG_VALIDATE_L4_CSUM_DROP = 1,
    HLP_PARSER_CSUM_CFG_VALIDATE_L4_CSUM_MARK = 2
} hlpParserCsumCfgValidateL4Csum;

typedef enum {
    HLP_PARSER_CSUM_CFG_VALIDATE_L3_LENGTH_DISABLE = 0,
    HLP_PARSER_CSUM_CFG_VALIDATE_L3_LENGTH_DROP = 1,
    HLP_PARSER_CSUM_CFG_VALIDATE_L3_LENGTH_MARK = 2
} hlpParserCsumCfgValidateL3Length;

typedef struct _hlpParserCsumCfg
{
  hlpParserCsumCfgValidateL4Csum VALIDATE_L4_CSUM;
  fm_bool                       STORE_L4_PARTIAL_CSUM;
  fm_bool                       COMPUTE_L4_CSUM;
  hlpParserCsumCfgValidateL3Length VALIDATE_L3_LENGTH;
} hlpParserCsumCfg;

typedef struct _hlpParserWindowCfg
{
  fm_bool                       MODE_1;
  fm_byte                       PORT_1;
  fm_bool                       MODE_0;
  fm_byte                       PORT_0;
} hlpParserWindowCfg;

typedef struct _hlpParserIp
{
  fm_bool                       MEM_ERROR;
} hlpParserIp;

typedef struct _hlpParserIm
{
  fm_bool                       MEM_ERROR;
} hlpParserIm;

typedef struct _hlpParserKeyW
{
  fm_uint16                     W1_VALUE;
  fm_uint16                     W1_MASK;
  fm_uint16                     W0_VALUE;
  fm_uint16                     W0_MASK;
} hlpParserKeyW;

typedef struct _hlpParserKeyS
{
  fm_uint16                     STATE_VALUE;
  fm_uint16                     STATE_MASK;
} hlpParserKeyS;

typedef struct _hlpParserAnaW
{
  fm_byte                       NEXT_W0_OFFSET;
  fm_byte                       NEXT_W1_OFFSET;
  fm_byte                       NEXT_W2_OFFSET;
  fm_byte                       SKIP;
} hlpParserAnaW;

typedef struct _hlpParserAnaS
{
  fm_uint16                     NEXT_STATE;
  fm_uint16                     NEXT_STATE_MASK;
  fm_uint16                     NEXT_OP;
} hlpParserAnaS;

typedef struct _hlpParserExc
{
  fm_byte                       EX_OFFSET;
  fm_bool                       PARSING_DONE;
} hlpParserExc;

typedef struct _hlpParserExt
{
  fm_byte                       KEY_START;
  fm_byte                       KEY_LEN;
  fm_byte                       KEY_OFFSET;
  fm_byte                       FLAG_NUM;
  fm_bool                       FLAG_VALUE;
  fm_byte                       PTR_NUM;
} hlpParserExt;


/****** FFU_GROUP_BASE Register Structs ******/
typedef struct _hlpFfuTcam
{
  fm_uint32                     _RSVD1_;
  fm_byte                       KEY_TOP_INVERT;
  fm_uint32                     KEY_INVERT;
  fm_uint32                     _RSVD0_;
  fm_byte                       KEY_TOP;
  fm_uint32                     KEY;
} hlpFfuTcam;

typedef struct _hlpFfuAction
{
  fm_uint32                     ACTION1;
  fm_uint32                     ACTION0;
} hlpFfuAction;

typedef struct _hlpFfuTcamCfg
{
  fm_uint16                     CHUNK_MASK;
  fm_bool                       START_COMPARE;
  fm_bool                       START_SET;
  fm_byte                       SELECT_TOP;
  fm_byte                       SELECT0;
  fm_byte                       SELECT1;
  fm_byte                       SELECT2;
  fm_byte                       SELECT3;
} hlpFfuTcamCfg;

typedef struct _hlpFfuActionCfg
{
  fm_bool                       ENABLE_19;
  fm_bool                       ENABLE_18;
  fm_bool                       ENABLE_17;
  fm_bool                       ENABLE_16;
  fm_bool                       ENABLE_15;
  fm_bool                       ENABLE_14;
  fm_bool                       ENABLE_13;
  fm_bool                       ENABLE_12;
  fm_bool                       ENABLE_11;
  fm_bool                       ENABLE_10;
  fm_bool                       ENABLE_9;
  fm_bool                       ENABLE_8;
  fm_bool                       ENABLE_7;
  fm_bool                       ENABLE_6;
  fm_bool                       ENABLE_5;
  fm_bool                       ENABLE_4;
  fm_bool                       ENABLE_3;
  fm_bool                       ENABLE_2;
  fm_bool                       ENABLE_1;
  fm_bool                       ENABLE_0;
  fm_byte                       INDEX_19;
  fm_byte                       INDEX_18;
  fm_byte                       INDEX_17;
  fm_byte                       INDEX_16;
  fm_byte                       INDEX_15;
  fm_byte                       INDEX_14;
  fm_byte                       INDEX_13;
  fm_byte                       INDEX_12;
  fm_byte                       INDEX_11;
  fm_byte                       INDEX_10;
  fm_byte                       INDEX_9;
  fm_byte                       INDEX_8;
  fm_byte                       INDEX_7;
  fm_byte                       INDEX_6;
  fm_byte                       INDEX_5;
  fm_byte                       INDEX_4;
  fm_byte                       INDEX_3;
  fm_byte                       INDEX_2;
  fm_byte                       INDEX_1;
  fm_byte                       INDEX_0;
} hlpFfuActionCfg;


/****** FGHASH_BASE Register Structs ******/
typedef struct _hlpFfuHashLookup
{
  fm_uint32                     PTR;
  fm_uint16                     RSVD1_;
  fm_byte                       SELECT_4;
  fm_byte                       SELECT_3;
  fm_byte                       SELECT_2;
  fm_byte                       SELECT_1;
  fm_byte                       SELECT_0;
  fm_uint32                     MASK;
} hlpFfuHashLookup;

typedef struct _hlpFfuHashCam
{
  fm_uint64                     DATA;
} hlpFfuHashCam;

typedef struct _hlpFfuHashCamEn
{
  fm_uint64                     MASK;
} hlpFfuHashCamEn;

typedef struct _hlpFfuKeyMask0
{
  fm_uint64                     KEY8_MASK;
} hlpFfuKeyMask0;

typedef struct _hlpFfuKeyMask1
{
  fm_byte                       KEY_SUBMODE1;
  fm_byte                       KEY_SUBMODE0;
  fm_uint16                     KEY32_MASK;
  fm_uint32                     KEY16_MASK;
} hlpFfuKeyMask1;

typedef struct _hlpFfuKeyMask2
{
  fm_uint32                     KEY_SUBMASK1;
  fm_uint32                     KEY_SUBMASK0;
} hlpFfuKeyMask2;

typedef struct _hlpFfuHashMiss
{
  fm_uint32                     ACTION1;
  fm_uint32                     ACTION0;
} hlpFfuHashMiss;

typedef struct _hlpFfuHashCfg
{
  fm_bool                       MODE;
  fm_uint16                     BASE_PTR_0;
  fm_uint16                     BASE_PTR_1;
  fm_byte                       HASH_SIZE_0;
  fm_byte                       HASH_SIZE_1;
  fm_byte                       ENTRY_SIZE_0;
  fm_byte                       ENTRY_SIZE_1;
} hlpFfuHashCfg;


/****** HASH_ENTRY_RAM_BASE Register Structs ******/
typedef struct _hlpHashEntry0
{
  fm_uint64                     DATA;
} hlpHashEntry0;

typedef struct _hlpHashEntry1
{
  fm_uint64                     DATA;
} hlpHashEntry1;

typedef struct _hlpHashEntryRamAlloc
{
  fm_byte                       GP_SEL;
} hlpHashEntryRamAlloc;

typedef struct _hlpHashEntryRamErrWrite
{
  fm_byte                       ERR_INJECT;
} hlpHashEntryRamErrWrite;

typedef struct _hlpHashEntryRamCerrRead
{
  fm_byte                       COL;
  fm_uint16                     ADDR;
  fm_byte                       LANE;
  fm_byte                       RSVD;
  fm_bool                       ERROR;
} hlpHashEntryRamCerrRead;

typedef struct _hlpHashEntryRamUerrRead
{
  fm_byte                       COL;
  fm_uint16                     ADDR;
  fm_byte                       LANE;
  fm_byte                       RSVD;
  fm_bool                       ERROR;
} hlpHashEntryRamUerrRead;

typedef struct _hlpShellCtlCerrCnt
{
  fm_uint32                     _RSVD_;
  fm_uint16                     COUNTER;
} hlpShellCtlCerrCnt;

typedef struct _hlpShellCtlUerrCnt
{
  fm_uint32                     _RSVD_;
  fm_uint16                     COUNTER;
} hlpShellCtlUerrCnt;


/****** ARP_VLAN_BASE Register Structs ******/
typedef struct _hlpArpTable
{
  fm_bool                       UPDATE_L3_DOMAIN;
  fm_bool                       UPDATE_L2_DOMAIN;
  fm_byte                       L3_DOMAIN;
  fm_uint16                     L2_DOMAIN;
  fm_uint32                     MOD_IDX;
  fm_byte                       MTU_INDEX;
  fm_uint16                     EVID;
  fm_uint16                     RESERVED;
  fm_bool                       IPV6_ENTRY;
  fm_bool                       ENTRY_TYPE;
  fm_uint64                     DST_MAC;
} hlpArpTable;

typedef struct _hlpIngressVidTable
{
  fm_bool                       TRAP_IGMP;
  fm_bool                       REFLECT;
  fm_uint32                     MEMBERSHIP;
} hlpIngressVidTable;

typedef struct _hlpEgressVidTable
{
  fm_byte                       TRIG_ID;
  fm_uint32                     MEMBERSHIP;
} hlpEgressVidTable;

typedef struct _hlpFloodGlortTable
{
  fm_uint16                     BROADCAST_GLORT;
  fm_uint16                     FLOOD_MULTICAST_GLORT;
  fm_uint16                     FLOOD_UNICAST_GLORT;
} hlpFloodGlortTable;

typedef struct _hlpArpUsed
{
  fm_uint64                     USED;
} hlpArpUsed;

typedef struct _hlpMtuTable
{
  fm_uint16                     MTU;
} hlpMtuTable;

typedef struct _hlpFwdHashingCfg
{
  fm_bool                       USE_METADATA;
  fm_bool                       ECMP_ROTATION;
  fm_byte                       ROTATION_B;
  fm_byte                       ROTATION_A;
  fm_bool                       USE_VID;
  fm_bool                       USE_VPRI;
  fm_bool                       USE_TYPE;
  fm_bool                       USE_SMAC;
  fm_bool                       USE_DMAC;
  fm_bool                       SYMMETRIC;
  fm_bool                       USE_L34;
  fm_bool                       USE_L2_IF_IP;
} hlpFwdHashingCfg;


/****** MAPPER_BASE Register Structs ******/
typedef struct _hlpMapPortCfg
{
  fm_uint16                     DEFAULT_SGLORT;
  fm_bool                       DEFAULT_SGLORT_EN;
  fm_byte                       PORT_SCENARIO;
} hlpMapPortCfg;

typedef struct _hlpMapPortDefault
{
  fm_bool                       USE_PARSE_PTR;
  fm_uint16                     VALUE;
  fm_byte                       USE_KEY;
  fm_byte                       TARGET;
} hlpMapPortDefault;

typedef struct _hlpMapDglortTcam
{
  fm_uint32                     KEY_INVERT;
  fm_uint32                     KEY;
} hlpMapDglortTcam;

typedef struct _hlpMapDglortAction
{
  fm_bool                       ENABLE;
  fm_byte                       ROT;
  fm_byte                       START;
  fm_byte                       LENGTH;
  fm_uint16                     BASE;
} hlpMapDglortAction;

typedef struct _hlpMapCpmFn
{
  fm_uint32                     PORT_MASK;
} hlpMapCpmFn;

typedef struct _hlpMapLenLimit
{
  fm_byte                       OTR_L2_LEN_LIMIT;
  fm_byte                       INR_L2_LEN_LIMIT;
  fm_byte                       OTR_MPLS_LEN_LIMIT;
  fm_byte                       INR_MPLS_LEN_LIMIT;
} hlpMapLenLimit;

typedef struct _hlpMapDomainTcam
{
  fm_uint32                     _RSVD1_;
  fm_byte                       PORT_KEY_INVERT;
  fm_bool                       VID2_VALID_INVERT;
  fm_uint16                     VID2_KEY_INVERT;
  fm_bool                       VID1_VALID_INVERT;
  fm_uint16                     VID1_KEY_INVERT;
  fm_uint32                     _RSVD0_;
  fm_byte                       PORT_KEY;
  fm_bool                       VID2_VALID;
  fm_uint16                     VID2_KEY;
  fm_bool                       VID1_VALID;
  fm_uint16                     VID1_KEY;
} hlpMapDomainTcam;

typedef struct _hlpMapDomainAction0
{
  fm_uint16                     L2_DOMAIN;
  fm_byte                       L3_DOMAIN;
  fm_byte                       OPERATOR_ID;
  fm_bool                       UPDATE_DOMAINS;
  fm_bool                       LEARN_EN;
  fm_bool                       LEARN_MODE;
  fm_byte                       PRIORITY_PROFILE;
  fm_byte                       PRI_SOURCE;
  fm_bool                       FORCE_DEFAULT_PRI;
  fm_byte                       DEFAULT_PRI;
} hlpMapDomainAction0;

typedef struct _hlpMapDomainAction1
{
  fm_byte                       DOMAIN_SCENARIO;
  fm_uint16                     L2_POLICER;
  fm_uint16                     L3_POLICER;
  fm_uint16                     VLAN_COUNTER;
} hlpMapDomainAction1;

typedef struct _hlpMapDomainProfile
{
  fm_byte                       PRIORITY_PROFILE;
} hlpMapDomainProfile;

typedef struct _hlpMapPort
{
  fm_byte                       MAP_PORT;
} hlpMapPort;

typedef struct _hlpMapMac
{
  fm_bool                       MAC_ROUTABLE;
  fm_byte                       MAP_MAC;
  fm_byte                       VALID;
  fm_byte                       IGNORE_LENGTH;
  fm_uint64                     MAC;
} hlpMapMac;

typedef struct _hlpMapType
{
  fm_byte                       VALID;
  fm_byte                       MAP_ETYPE;
  fm_uint16                     TYPE_XXX;
} hlpMapType;

typedef struct _hlpMapIpLo
{
  fm_uint64                     IP_LO;
} hlpMapIpLo;

typedef struct _hlpMapIpHi
{
  fm_uint64                     IP_HI;
} hlpMapIpHi;

typedef struct _hlpMapIpCfg
{
  fm_byte                       MATCH_LENGTH;
  fm_byte                       VALID;
  fm_byte                       MAP_IP;
  fm_byte                       IP_SCENARIO;
  fm_bool                       IS_IPV6;
} hlpMapIpCfg;

typedef struct _hlpMapProt
{
  fm_byte                       MAP_PROT;
  fm_byte                       PROT;
} hlpMapProt;

typedef struct _hlpMapL4Src
{
  fm_uint16                     MAP_L4_SRC;
  fm_byte                       VALID;
  fm_byte                       MAP_PROT;
  fm_uint16                     L4_SRC;
} hlpMapL4Src;

typedef struct _hlpMapL4Dst
{
  fm_uint16                     MAP_L4_DST;
  fm_byte                       VALID;
  fm_byte                       MAP_PROT;
  fm_uint16                     L4_DST;
} hlpMapL4Dst;

typedef struct _hlpMapExpTc
{
  fm_byte                       TC_7;
  fm_byte                       TC_6;
  fm_byte                       TC_5;
  fm_byte                       TC_4;
  fm_byte                       TC_3;
  fm_byte                       TC_2;
  fm_byte                       TC_1;
  fm_byte                       TC_0;
} hlpMapExpTc;

typedef struct _hlpMapDscpTc
{
  fm_byte                       TC;
  fm_byte                       DSCP;
} hlpMapDscpTc;

typedef struct _hlpMapVpriTc
{
  fm_byte                       TC_15;
  fm_byte                       TC_14;
  fm_byte                       TC_13;
  fm_byte                       TC_12;
  fm_byte                       TC_11;
  fm_byte                       TC_10;
  fm_byte                       TC_9;
  fm_byte                       TC_8;
  fm_byte                       TC_7;
  fm_byte                       TC_6;
  fm_byte                       TC_5;
  fm_byte                       TC_4;
  fm_byte                       TC_3;
  fm_byte                       TC_2;
  fm_byte                       TC_1;
  fm_byte                       TC_0;
} hlpMapVpriTc;

typedef struct _hlpMapVpri
{
  fm_byte                       VPRI_15;
  fm_byte                       VPRI_14;
  fm_byte                       VPRI_13;
  fm_byte                       VPRI_12;
  fm_byte                       VPRI_11;
  fm_byte                       VPRI_10;
  fm_byte                       VPRI_9;
  fm_byte                       VPRI_8;
  fm_byte                       VPRI_7;
  fm_byte                       VPRI_6;
  fm_byte                       VPRI_5;
  fm_byte                       VPRI_4;
  fm_byte                       VPRI_3;
  fm_byte                       VPRI_2;
  fm_byte                       VPRI_1;
  fm_byte                       VPRI_0;
} hlpMapVpri;

typedef struct _hlpMapScenKey0
{
  fm_bool                       PTRS_ERR;
  fm_byte                       EX;
  fm_byte                       CSUM;
  fm_byte                       IP_IS_V6;
  fm_byte                       IP_FITS;
  fm_bool                       IHL_OK;
  fm_bool                       IHL_FITS;
  fm_uint64                     FLAGS;
  fm_bool                       RSVD;
} hlpMapScenKey0;

typedef struct _hlpMapScenKeyInvert0
{
  fm_bool                       PTRS_ERR;
  fm_byte                       EX;
  fm_byte                       CSUM;
  fm_byte                       IP_IS_V6;
  fm_byte                       IP_FITS;
  fm_bool                       IHL_OK;
  fm_bool                       IHL_FITS;
  fm_uint64                     FLAGS;
  fm_bool                       RSVD;
} hlpMapScenKeyInvert0;

typedef struct _hlpMapScenKey1
{
  fm_byte                       METADATA_TYPE;
  fm_uint16                     METADATA_FLAGS;
  fm_uint16                     L2_DOMAIN;
  fm_byte                       L3_DOMAIN;
  fm_byte                       IP_SCENARIO;
  fm_byte                       PORT_SCENARIO;
  fm_byte                       DOMAIN_SCENARIO;
  fm_byte                       MAC_ROUTABLE;
  fm_byte                       MAC_MBCAST;
} hlpMapScenKey1;

typedef struct _hlpMapScenKeyInvert1
{
  fm_byte                       METADATA_TYPE;
  fm_uint16                     METADATA_FLAGS;
  fm_uint16                     L2_DOMAIN;
  fm_byte                       L3_DOMAIN;
  fm_byte                       IP_SCENARIO;
  fm_byte                       PORT_SCENARIO;
  fm_byte                       DOMAIN_SCENARIO;
  fm_byte                       MAC_ROUTABLE;
  fm_byte                       MAC_MBCAST;
} hlpMapScenKeyInvert1;

typedef struct _hlpMapScenAction
{
  fm_bool                       SCENARIO_VALID;
  fm_byte                       SCENARIO;
  fm_byte                       REWRITE_PROFILE;
  fm_bool                       TRIG_VALID;
  fm_byte                       SCEN_TRIG;
  fm_bool                       PARSER_ERROR;
  fm_byte                       IP_OPTIONS_MASK;
  fm_bool                       PRIOS_VALID;
  fm_byte                       VPRI_TGT;
  fm_byte                       DSCP_TGT;
} hlpMapScenAction;

typedef struct _hlpMapDomainPolCfg
{
  fm_byte                       L3_COLOR_CFG;
  fm_byte                       L2_COLOR_CFG;
} hlpMapDomainPolCfg;

typedef struct _hlpMapRewrite
{
  fm_byte                       SRC_ID;
} hlpMapRewrite;


/****** ENTROPY_BASE Register Structs ******/
typedef struct _hlpEntropyHashCfg0
{
  fm_uint64                     KEY_MASK8;
} hlpEntropyHashCfg0;

typedef struct _hlpEntropyHashCfg1
{
  fm_byte                       KEY_SUBMODE1;
  fm_byte                       KEY_SUBMODE0;
  fm_uint16                     KEY_MASK32;
  fm_uint32                     KEY_MASK16;
} hlpEntropyHashCfg1;

typedef struct _hlpEntropyHashCfg2
{
  fm_uint32                     KEY_SUBMASK1;
  fm_uint32                     KEY_SUBMASK0;
} hlpEntropyHashCfg2;

typedef struct _hlpEntropyMetaCfg
{
  fm_uint16                     BYTE_DEFAULTS;
  fm_byte                       HASH_START;
  fm_byte                       HASH_SIZE;
} hlpEntropyMetaCfg;


/****** MPLS_MUX_BASE Register Structs ******/
typedef struct _hlpMplsMuxExpDs
{
  fm_byte                       DSCP;
  fm_byte                       ECN;
  fm_byte                       TC;
} hlpMplsMuxExpDs;

typedef struct _hlpMplsMuxDscpTc
{
  fm_byte                       TC;
} hlpMplsMuxDscpTc;


/****** FFU_MISC_MAP_BASE Register Structs ******/
typedef struct _hlpFfuIp
{
  fm_byte                       HASH_ENTRY_RAM_C_ERR;
  fm_byte                       HASH_ENTRY_RAM_U_ERR;
  fm_byte                       FGHASH_ERR;
  fm_byte                       FGRP_ERR;
  fm_bool                       TCAM_SWEEP_ERR;
  fm_bool                       FCMN_SHELL_CTRL_ERR;
} hlpFfuIp;

typedef struct _hlpFfuIm
{
  fm_byte                       HASH_ENTRY_RAM_C_ERR;
  fm_byte                       HASH_ENTRY_RAM_U_ERR;
  fm_byte                       FGHASH_ERR;
  fm_byte                       FGRP_ERR;
  fm_bool                       TCAM_SWEEP_ERR;
  fm_bool                       FCMN_SHELL_CTRL_ERR;
} hlpFfuIm;


/****** FFU_SWEEPER_BASE Register Structs ******/
typedef struct _hlpFfuSweepCtl
{
  fm_bool                       SWEEPER_ENABLE;
  fm_byte                       SWEEPER_SPEED;
} hlpFfuSweepCtl;

typedef struct _hlpFfuSweepPtr
{
  fm_bool                       INV;
  fm_uint16                     INDEX;
} hlpFfuSweepPtr;

typedef struct _hlpFfuSweepErr
{
  fm_bool                       ERR;
  fm_bool                       INV;
  fm_uint16                     INDEX;
} hlpFfuSweepErr;


/****** L2LOOKUP_BASE Register Structs ******/
typedef enum {
    HLP_MA_LOOKUP_ENTRY_TYPE_NOTUSED = 0,
    HLP_MA_LOOKUP_ENTRY_TYPE_PROVISIONAL = 1,
    HLP_MA_LOOKUP_ENTRY_TYPE_DYNAMIC = 2,
    HLP_MA_LOOKUP_ENTRY_TYPE_SECURE = 3,
    HLP_MA_LOOKUP_ENTRY_TYPE_STATIC = 4,
    HLP_MA_LOOKUP_ENTRY_TYPE_SECURESTATIC = 5
} hlpMaLookupEntryType;

typedef struct _hlpMaTable
{
  fm_byte                       _RSVD5_;
  fm_byte                       OLD_PORT;
  fm_byte                       NEW_PORT;
  hlpMaLookupEntryType          ENTRY_TYPE;
  fm_byte                       _RSVD3_;
  fm_byte                       TRIG_ID;
  fm_uint16                     S_GLORT;
  fm_uint16                     D_GLORT;
  fm_byte                       _RSVD2_;
  fm_bool                       _RSVD1_;
  fm_uint16                     L2_DOMAIN;
  fm_uint16                     VID;
  fm_uint64                     MAC_ADDRESS;
} hlpMaTable;

typedef struct _hlpMaAgingTable
{
  fm_byte                       PORT;
  fm_bool                       AGING_ENABLE;
  fm_byte                       EXPONENT;
  fm_byte                       MANTISSA;
} hlpMaAgingTable;

typedef struct _hlpMaDirtyTable
{
  fm_uint64                     DIRTY;
} hlpMaDirtyTable;

typedef struct _hlpMaTableIndirectRead
{
  fm_byte                       _RSVD4_;
  fm_byte                       NEW_PORT;
  hlpMaLookupEntryType          ENTRY_TYPE;
  fm_bool                       _RSVD3_;
  fm_bool                       DIRTY;
  fm_byte                       TRIG_ID;
  fm_uint16                     S_GLORT;
  fm_byte                       BANK;
  fm_uint16                     INDEX;
  fm_byte                       _RSVD2_;
  fm_bool                       _RSVD1_;
  fm_uint16                     L2_DOMAIN;
  fm_uint16                     VID;
  fm_uint64                     MAC_ADDRESS;
} hlpMaTableIndirectRead;

typedef struct _hlpMaTableIndirectWrite
{
  fm_byte                       _RSVD5_;
  fm_byte                       PORT;
  hlpMaLookupEntryType          ENTRY_TYPE;
  fm_byte                       _RSVD4_;
  fm_byte                       TRIG_ID;
  fm_uint16                     S_GLORT;
  fm_uint16                     _RSVD3_;
  fm_byte                       _RSVD2_;
  fm_bool                       _RSVD1_;
  fm_uint16                     L2_DOMAIN;
  fm_uint16                     VID;
  fm_uint64                     MAC_ADDRESS;
} hlpMaTableIndirectWrite;

typedef struct _hlpMaEntryLifeCfg
{
  fm_byte                       EXPONENT;
  fm_byte                       DELTA;
} hlpMaEntryLifeCfg;

typedef struct _hlpMaTableEntryCount
{
  fm_uint16                     COUNT;
} hlpMaTableEntryCount;

typedef struct _hlpMaTableSecurityCfg
{
  fm_bool                       SECURE;
  fm_uint16                     ENTRY_LIMIT;
} hlpMaTableSecurityCfg;

typedef struct _hlpFwdCanonicalGlortCam
{
  fm_byte                       PORT_FIELD_SIZE;
  fm_byte                       MASK_SIZE;
  fm_uint16                     LAG_GLORT;
} hlpFwdCanonicalGlortCam;

typedef struct _hlpMaTableAgingCfg
{
  fm_uint32                     SWEEP_IDLE_WAIT_CYCLES;
  fm_uint32                     CYCLES_PER_TICK;
} hlpMaTableAgingCfg;

typedef struct _hlpMaTableDirtyCount
{
  fm_uint16                     COUNT;
} hlpMaTableDirtyCount;

typedef struct _hlpEntryCountIp
{
  fm_uint32                     PENDING;
} hlpEntryCountIp;

typedef struct _hlpEntryCountIm
{
  fm_uint32                     MASK;
} hlpEntryCountIm;

typedef struct _hlpMaTableFull
{
  fm_uint32                     COUNT;
} hlpMaTableFull;

typedef struct _hlpMaTcamDirectReadCtl
{
  fm_byte                       SEL;
} hlpMaTcamDirectReadCtl;

typedef struct _hlpMaSweepCtl
{
  fm_bool                       ENABLE;
  fm_byte                       SPEED;
} hlpMaSweepCtl;

typedef struct _hlpMaSweepPtr
{
  fm_uint16                     INDEX;
  fm_bool                       INV;
} hlpMaSweepPtr;

typedef struct _hlpMaSweepErr
{
  fm_uint16                     INDEX;
  fm_bool                       INV;
} hlpMaSweepErr;

typedef struct _hlpMaTcamErrIp
{
  fm_bool                       PENDING;
} hlpMaTcamErrIp;

typedef struct _hlpMaTcamErrIm
{
  fm_bool                       MASK;
} hlpMaTcamErrIm;

typedef struct _hlpMaTcamLearning
{
  fm_bool                       DISABLED;
} hlpMaTcamLearning;

typedef struct _hlpMaTableInvalidWriteCount
{
  fm_uint32                     INVALID_INDIRECT_WRITES;
  fm_uint32                     INVALID_DIRECT_WRITES;
} hlpMaTableInvalidWriteCount;


/****** MST_GLORT_BASE Register Structs ******/
typedef enum {
    HLP_INGRESS_MST_TABLE_STPSTATE_DISABLE = 0,
    HLP_INGRESS_MST_TABLE_STPSTATE_LISTENING = 1,
    HLP_INGRESS_MST_TABLE_STPSTATE_LEARNING = 2,
    HLP_INGRESS_MST_TABLE_STPSTATE_FORWARD = 3
} hlpIngressMstTableStpstate;

typedef struct _hlpIngressMstTable
{
  hlpIngressMstTableStpstate    STP_STATE_23;
  hlpIngressMstTableStpstate    STP_STATE_22;
  hlpIngressMstTableStpstate    STP_STATE_21;
  hlpIngressMstTableStpstate    STP_STATE_20;
  hlpIngressMstTableStpstate    STP_STATE_19;
  hlpIngressMstTableStpstate    STP_STATE_18;
  hlpIngressMstTableStpstate    STP_STATE_17;
  hlpIngressMstTableStpstate    STP_STATE_16;
  hlpIngressMstTableStpstate    STP_STATE_15;
  hlpIngressMstTableStpstate    STP_STATE_14;
  hlpIngressMstTableStpstate    STP_STATE_13;
  hlpIngressMstTableStpstate    STP_STATE_12;
  hlpIngressMstTableStpstate    STP_STATE_11;
  hlpIngressMstTableStpstate    STP_STATE_10;
  hlpIngressMstTableStpstate    STP_STATE_9;
  hlpIngressMstTableStpstate    STP_STATE_8;
  hlpIngressMstTableStpstate    STP_STATE_7;
  hlpIngressMstTableStpstate    STP_STATE_6;
  hlpIngressMstTableStpstate    STP_STATE_5;
  hlpIngressMstTableStpstate    STP_STATE_4;
  hlpIngressMstTableStpstate    STP_STATE_3;
  hlpIngressMstTableStpstate    STP_STATE_2;
  hlpIngressMstTableStpstate    STP_STATE_1;
  hlpIngressMstTableStpstate    STP_STATE_0;
} hlpIngressMstTable;

typedef struct _hlpEgressMstTable
{
  fm_uint32                     FORWARDING;
} hlpEgressMstTable;

typedef struct _hlpGlortDestTable
{
  fm_uint16                     IP_MULTICAST_INDEX;
  fm_uint32                     DEST_MASK;
} hlpGlortDestTable;

typedef enum {
    HLP_GLORT_RAM_STRICT_HASHED  = 0,
    HLP_GLORT_RAM_STRICT_RSVD    = 1,
    HLP_GLORT_RAM_STRICT_TARGETED_DETERMINISTIC = 2,
    HLP_GLORT_RAM_STRICT_DETERMINISTIC = 3
} hlpGlortRamStrict;

typedef struct _hlpGlortRam
{
  fm_bool                       SKIP_DGLORT_DEC;
  fm_bool                       HASH_ROTATION;
  fm_byte                       DEST_COUNT;
  fm_byte                       RANGE_SUB_INDEX_B;
  fm_byte                       RANGE_SUB_INDEX_A;
  fm_uint16                     DEST_INDEX;
  hlpGlortRamStrict             STRICT;
} hlpGlortRam;

typedef struct _hlpGlortCam
{
  fm_uint16                     KEY_INVERT;
  fm_uint16                     KEY;
} hlpGlortCam;


/****** CM_APPLY_BASE Register Structs ******/
typedef struct _hlpCmApplyTxSoftdropCfg
{
  fm_bool                       SOFT_DROP_ON_PRIVATE;
  fm_bool                       SOFT_DROP_ON_SMP_FREE;
} hlpCmApplyTxSoftdropCfg;

typedef struct _hlpCmApplyTxTcState
{
  fm_uint16                     QUEUE_DEPTH;
  fm_bool                       OVER_SMP_FREE2;
  fm_bool                       OVER_SMP_FREE;
  fm_bool                       TX_HOG;
  fm_bool                       TX_PRIVATE;
} hlpCmApplyTxTcState;

typedef struct _hlpCmApplyTxTcQcnWmThreshold
{
  fm_uint16                     WM_THRESHOLD;
} hlpCmApplyTxTcQcnWmThreshold;

typedef struct _hlpCmApplyRxSmpState
{
  fm_bool                       RX_HOG;
  fm_bool                       RX_PRIVATE;
} hlpCmApplyRxSmpState;

typedef struct _hlpCmApplyMirrorProfileTable
{
  fm_byte                       PORT;
} hlpCmApplyMirrorProfileTable;

typedef struct _hlpCmApplyDropCount
{
  fm_uint64                     FRAMES;
} hlpCmApplyDropCount;

typedef struct _hlpCmApplyLoopbackSuppress
{
  fm_uint16                     GLORT_MASK;
  fm_uint16                     GLORT;
} hlpCmApplyLoopbackSuppress;

typedef struct _hlpCmApplySoftdropCfg
{
  fm_byte                       JITTER_BITS;
} hlpCmApplySoftdropCfg;

typedef struct _hlpCmApplySoftdropState
{
  fm_bool                       OVER_LIMIT;
  fm_byte                       USAGE_OVER_LIMIT;
} hlpCmApplySoftdropState;

typedef struct _hlpCmApplyTrapGlort
{
  fm_uint16                     TRAP_GLORT;
} hlpCmApplyTrapGlort;

typedef struct _hlpCmApplyTcToSmp
{
  fm_bool                       SMP_7;
  fm_bool                       SMP_6;
  fm_bool                       SMP_5;
  fm_bool                       SMP_4;
  fm_bool                       SMP_3;
  fm_bool                       SMP_2;
  fm_bool                       SMP_1;
  fm_bool                       SMP_0;
} hlpCmApplyTcToSmp;

typedef struct _hlpCmApplyMcastEpoch
{
  fm_bool                       CURRENT;
} hlpCmApplyMcastEpoch;

typedef struct _hlpCmApplyState
{
  fm_bool                       RXS_7;
  fm_bool                       RXS_6;
  fm_bool                       RXS_5;
  fm_bool                       RXS_4;
  fm_bool                       RXS_3;
  fm_bool                       RXS_2;
  fm_bool                       RXS_1;
  fm_bool                       RXS_0;
  fm_bool                       GLOBAL_EX;
} hlpCmApplyState;

typedef struct _hlpCmApplyCpuTrapMask
{
  fm_uint32                     DEST_MASK;
} hlpCmApplyCpuTrapMask;

typedef struct _hlpCmApplyLogMirrorProfile
{
  fm_byte                       TRIGGER;
  fm_byte                       TTL;
  fm_byte                       ICMP;
  fm_byte                       ARP_REDIRECT;
  fm_byte                       RESERVED_MAC;
  fm_byte                       FFU;
} hlpCmApplyLogMirrorProfile;

typedef struct _hlpCmApplyQcnCfg
{
  fm_bool                       QUEUE_DEPTH_MODE;
  fm_byte                       QUEUE_DEPTH_START_BIT;
  fm_bool                       SELECT_COMP;
  fm_byte                       SAMPLE_RATE_EXP;
} hlpCmApplyQcnCfg;


/****** TRIG_APPLY_BASE Register Structs ******/
typedef enum {
    HLP_TRIGGER_CONDITION_CFG_MATCH_TX_MASK_Z = 0,
    HLP_TRIGGER_CONDITION_CFG_MATCH_TX_MASK_NZ = 1,
    HLP_TRIGGER_CONDITION_CFG_MATCH_TX_EXACT_EQ = 2,
    HLP_TRIGGER_CONDITION_CFG_MATCH_TX_EXACT_NE = 3
} hlpTriggerConditionCfgMatchTx;

typedef struct _hlpTriggerConditionCfg
{
  hlpTriggerConditionCfgMatchTx MATCH_TX;
  fm_byte                       MATCH_RANDOM_THRESHOLD;
  fm_bool                       MATCH_RANDOM_IF_LESS;
  fm_bool                       MATCH_RANDOM_NUMBER;
  fm_bool                       MATCH_BY_PRECEDENCE;
  fm_byte                       MATCH_METADATA1;
  fm_byte                       MATCH_METADATA0;
  fm_byte                       MATCH_EGRESS_DOMAIN;
  fm_byte                       MATCH_DEST_GLORT;
  fm_byte                       MATCH_ETHER_TYPE;
  fm_byte                       MATCH_TC;
  fm_byte                       MATCH_FFU;
  fm_byte                       MATCH_VLAN;
  fm_byte                       MATCH_HIT_SADA;
  fm_byte                       MATCH_HIT_DA;
  fm_byte                       MATCH_HIT_SA;
  fm_byte                       MATCH_DA;
  fm_byte                       MATCH_SA;
} hlpTriggerConditionCfg;

typedef struct _hlpTriggerConditionParam
{
  fm_uint16                     EGRESS_DOMAIN_MASK;
  fm_uint16                     EGRESS_DOMAIN_VALUE;
  fm_byte                       FTYPE_MASK;
  fm_byte                       ROUTED_MASK;
  fm_byte                       FRAME_CLASS_MASK;
  fm_byte                       TC;
  fm_byte                       VID_ID;
  fm_byte                       DA_ID;
  fm_byte                       SA_ID;
} hlpTriggerConditionParam;

typedef struct _hlpTriggerConditionFfu
{
  fm_byte                       FFU_MASK;
  fm_byte                       FFU_ID;
} hlpTriggerConditionFfu;

typedef struct _hlpTriggerConditionType
{
  fm_uint16                     ETHER_TYPE_MASK;
  fm_uint16                     ETHER_TYPE;
} hlpTriggerConditionType;

typedef struct _hlpTriggerConditionGlort
{
  fm_uint16                     GLORT_MASK;
  fm_uint16                     DEST_GLORT;
} hlpTriggerConditionGlort;

typedef struct _hlpTriggerConditionRx
{
  fm_uint32                     SRC_PORT_MASK;
} hlpTriggerConditionRx;

typedef struct _hlpTriggerConditionTx
{
  fm_uint32                     DEST_PORT_MASK;
} hlpTriggerConditionTx;

typedef struct _hlpTriggerConditionAmask1
{
  fm_uint32                     HANDLER_ACTION_MASK;
} hlpTriggerConditionAmask1;

typedef struct _hlpTriggerConditionAmask2
{
  fm_uint16                     HANDLER_ACTION_MASK;
} hlpTriggerConditionAmask2;

typedef struct _hlpTriggerConditionMetadata
{
  fm_bool                       METADATA_SOURCE1;
  fm_byte                       METADATA_MASK1;
  fm_byte                       METADATA_VALUE1;
  fm_byte                       METADATA_SEL1;
  fm_bool                       METADATA_SOURCE0;
  fm_byte                       METADATA_MASK0;
  fm_byte                       METADATA_VALUE0;
  fm_byte                       METADATA_SEL0;
} hlpTriggerConditionMetadata;

typedef struct _hlpTriggerActionCfg1
{
  fm_bool                       NO_MODIFY_ACTION;
  fm_bool                       POLICER_ACTION;
  fm_bool                       EGRESS_L3_DOMAIN_ACTION;
  fm_bool                       EGRESS_L2_DOMAIN_ACTION;
  fm_byte                       METADATA_ACTION_SLOT;
  fm_byte                       METADATA_ACTION;
  fm_bool                       RATE_LIMIT_ACTION;
  fm_byte                       LEARNING_ACTION;
  fm_bool                       VLAN_ACTION;
  fm_bool                       TC_ACTION;
  fm_byte                       MIRRORING_ACTION1;
  fm_byte                       MIRRORING_ACTION0;
  fm_byte                       TRAP_ACTION;
  fm_byte                       FORWARDING_ACTION;
} hlpTriggerActionCfg1;

typedef struct _hlpTriggerActionCfg2
{
  fm_bool                       METADATA_MASK_SEL;
  fm_byte                       TRAP_CODE;
  fm_byte                       RATE_LIMIT_NUM;
  fm_uint16                     NEW_EVID;
  fm_byte                       NEW_TC;
} hlpTriggerActionCfg2;

typedef struct _hlpTriggerActionGlort
{
  fm_uint16                     NEW_DEST_GLORT_MASK;
  fm_uint16                     NEW_DEST_GLORT;
} hlpTriggerActionGlort;

typedef struct _hlpTriggerActionDmask
{
  fm_bool                       FILTER_DEST_MASK;
  fm_uint32                     NEW_DEST_MASK;
} hlpTriggerActionDmask;

typedef struct _hlpTriggerActionMirror
{
  fm_byte                       MIRROR_PROFILE_INDEX1;
  fm_byte                       MIRROR_PROFILE_INDEX0;
} hlpTriggerActionMirror;

typedef struct _hlpTriggerActionDrop
{
  fm_uint32                     DROP_MASK;
} hlpTriggerActionDrop;

typedef struct _hlpTriggerStats
{
  fm_uint64                     COUNT;
} hlpTriggerStats;

typedef struct _hlpTriggerActionMetadata
{
  fm_uint16                     MASK;
  fm_uint16                     VALUE;
  fm_byte                       SOURCE;
  fm_byte                       OFFSET;
} hlpTriggerActionMetadata;


/****** TRIG_APPLY_MISC_BASE Register Structs ******/
typedef struct _hlpTriggerRateLimCfg2
{
  fm_uint32                     DROP_MASK;
} hlpTriggerRateLimCfg2;

typedef struct _hlpTriggerActionMetadataMask
{
  fm_uint64                     METADATA_MASK;
} hlpTriggerActionMetadataMask;

typedef struct _hlpTriggerIp
{
  fm_uint64                     PENDING;
} hlpTriggerIp;

typedef struct _hlpTriggerIm
{
  fm_uint64                     MASK;
} hlpTriggerIm;

typedef struct _hlpTriggerRateLimEmpty
{
  fm_uint16                     EMPTY;
} hlpTriggerRateLimEmpty;


/****** FWD_MISC_BASE Register Structs ******/
typedef struct _hlpFwdPortCfg2
{
  fm_uint32                     DESTINATION_MASK;
} hlpFwdPortCfg2;

typedef struct _hlpFwdLagCfg
{
  fm_bool                       IN_LAG;
  fm_bool                       HASH_ROTATION;
  fm_byte                       INDEX;
  fm_byte                       LAG_SIZE;
} hlpFwdLagCfg;

typedef struct _hlpFwdPortCfg1
{
  fm_bool                       LEARNING_ENABLE;
  fm_bool                       FILTER_VLAN_INGRESS;
  fm_uint32                     DESTINATION_MASK;
} hlpFwdPortCfg1;

typedef struct _hlpFwdSysCfg1
{
  fm_bool                       STORE_TRAP_ACTION;
  fm_bool                       DROP_MAC_CTRL_ETHERTYPE;
  fm_bool                       DROP_INVALID_SMAC;
  fm_bool                       ENABLE_TRAP_PLUS_LOG;
  fm_bool                       TRAP_MTU_VIOLATIONS;
} hlpFwdSysCfg1;

typedef struct _hlpFwdCpuMac
{
  fm_uint64                     MAC_ADDR;
} hlpFwdCpuMac;

typedef struct _hlpFwdSysCfgRouter
{
  fm_bool                       TRAP_IP_OPTIONS;
  fm_byte                       TRAP_TTL1;
} hlpFwdSysCfgRouter;

typedef struct _hlpFwdRxMirrorCfg
{
  fm_byte                       MIRROR_PROFILE_IDX;
} hlpFwdRxMirrorCfg;

typedef struct _hlpFwdQcnMirrorCfg
{
  fm_byte                       MIRROR_PROFILE_IDX;
  fm_byte                       MIRROR_SESSION;
} hlpFwdQcnMirrorCfg;

typedef enum {
    HLP_IEEE_RESERVED_MAC_ACTION_ACTION_SWITCHNORMALLY = 0,
    HLP_IEEE_RESERVED_MAC_ACTION_ACTION_TRAP = 1,
    HLP_IEEE_RESERVED_MAC_ACTION_ACTION_DROP = 2,
    HLP_IEEE_RESERVED_MAC_ACTION_ACTION_LOG = 3
} hlpIeeeReservedMacActionAction;

typedef struct _hlpFwdIeeeReservedMacAction
{
  hlpIeeeReservedMacActionAction ACTION_63;
  hlpIeeeReservedMacActionAction ACTION_62;
  hlpIeeeReservedMacActionAction ACTION_61;
  hlpIeeeReservedMacActionAction ACTION_60;
  hlpIeeeReservedMacActionAction ACTION_59;
  hlpIeeeReservedMacActionAction ACTION_58;
  hlpIeeeReservedMacActionAction ACTION_57;
  hlpIeeeReservedMacActionAction ACTION_56;
  hlpIeeeReservedMacActionAction ACTION_55;
  hlpIeeeReservedMacActionAction ACTION_54;
  hlpIeeeReservedMacActionAction ACTION_53;
  hlpIeeeReservedMacActionAction ACTION_52;
  hlpIeeeReservedMacActionAction ACTION_51;
  hlpIeeeReservedMacActionAction ACTION_50;
  hlpIeeeReservedMacActionAction ACTION_49;
  hlpIeeeReservedMacActionAction ACTION_48;
  hlpIeeeReservedMacActionAction ACTION_47;
  hlpIeeeReservedMacActionAction ACTION_46;
  hlpIeeeReservedMacActionAction ACTION_45;
  hlpIeeeReservedMacActionAction ACTION_44;
  hlpIeeeReservedMacActionAction ACTION_43;
  hlpIeeeReservedMacActionAction ACTION_42;
  hlpIeeeReservedMacActionAction ACTION_41;
  hlpIeeeReservedMacActionAction ACTION_40;
  hlpIeeeReservedMacActionAction ACTION_39;
  hlpIeeeReservedMacActionAction ACTION_38;
  hlpIeeeReservedMacActionAction ACTION_37;
  hlpIeeeReservedMacActionAction ACTION_36;
  hlpIeeeReservedMacActionAction ACTION_35;
  hlpIeeeReservedMacActionAction ACTION_34;
  hlpIeeeReservedMacActionAction ACTION_33;
  hlpIeeeReservedMacActionAction ACTION_32;
  hlpIeeeReservedMacActionAction ACTION_31;
  hlpIeeeReservedMacActionAction ACTION_30;
  hlpIeeeReservedMacActionAction ACTION_29;
  hlpIeeeReservedMacActionAction ACTION_28;
  hlpIeeeReservedMacActionAction ACTION_27;
  hlpIeeeReservedMacActionAction ACTION_26;
  hlpIeeeReservedMacActionAction ACTION_25;
  hlpIeeeReservedMacActionAction ACTION_24;
  hlpIeeeReservedMacActionAction ACTION_23;
  hlpIeeeReservedMacActionAction ACTION_22;
  hlpIeeeReservedMacActionAction ACTION_21;
  hlpIeeeReservedMacActionAction ACTION_20;
  hlpIeeeReservedMacActionAction ACTION_19;
  hlpIeeeReservedMacActionAction ACTION_18;
  hlpIeeeReservedMacActionAction ACTION_17;
  hlpIeeeReservedMacActionAction ACTION_16;
  hlpIeeeReservedMacActionAction ACTION_15;
  hlpIeeeReservedMacActionAction ACTION_14;
  hlpIeeeReservedMacActionAction ACTION_13;
  hlpIeeeReservedMacActionAction ACTION_12;
  hlpIeeeReservedMacActionAction ACTION_11;
  hlpIeeeReservedMacActionAction ACTION_10;
  hlpIeeeReservedMacActionAction ACTION_9;
  hlpIeeeReservedMacActionAction ACTION_8;
  hlpIeeeReservedMacActionAction ACTION_7;
  hlpIeeeReservedMacActionAction ACTION_6;
  hlpIeeeReservedMacActionAction ACTION_5;
  hlpIeeeReservedMacActionAction ACTION_4;
  hlpIeeeReservedMacActionAction ACTION_3;
  hlpIeeeReservedMacActionAction ACTION_2;
  hlpIeeeReservedMacActionAction ACTION_1;
  hlpIeeeReservedMacActionAction ACTION_0;
} hlpFwdIeeeReservedMacAction;

typedef struct _hlpFwdIeeeReservedMacTrapPriority
{
  fm_uint64                     SELECT;
} hlpFwdIeeeReservedMacTrapPriority;

typedef struct _hlpFwdIeeeReservedMacCfg
{
  fm_byte                       TRAP_TC;
} hlpFwdIeeeReservedMacCfg;

typedef struct _hlpFwdIp
{
  fm_bool                       WB_FIFO_PERR;
  fm_bool                       TRIGGER;
  fm_bool                       TCAM_ERR;
  fm_bool                       ENTRY_COUNT;
  fm_bool                       SHELL_CTRL_U_ERR;
} hlpFwdIp;

typedef struct _hlpFwdIm
{
  fm_bool                       WB_FIFO_PERR;
  fm_bool                       TRIGGER;
  fm_bool                       TCAM_ERR;
  fm_bool                       ENTRY_COUNT;
  fm_bool                       SHELL_CTRL_U_ERR;
} hlpFwdIm;

typedef struct _hlpFwdMaTableDirtyIp
{
  fm_bool                       PENDING;
} hlpFwdMaTableDirtyIp;

typedef struct _hlpFwdMaTableDirtyIm
{
  fm_bool                       MASK;
} hlpFwdMaTableDirtyIm;


/****** POLICERS_BASE Register Structs ******/
typedef struct _hlpPolCntrState
{
  fm_uint64                     DATA_CNTP;
  fm_uint64                     DATA_CNTB;
} hlpPolCntrState;

typedef struct _hlpPolState
{
  fm_uint32                     TIME_STORED;
  fm_uint16                     CIR;
  fm_byte                       CIR_UNIT;
  fm_uint16                     CBS;
  fm_byte                       CBS_UNIT;
  fm_uint16                     EIR;
  fm_byte                       EIR_UNIT;
  fm_uint16                     EBS;
  fm_uint64                     _RSVD_;
  fm_byte                       EBS_UNIT;
  fm_byte                       CFG;
  fm_uint32                     CTOK_HI;
  fm_uint16                     CTOK_LO;
  fm_uint32                     ETOK_HI;
  fm_uint16                     ETOK_LO;
} hlpPolState;

typedef struct _hlpPolCfg
{
  fm_bool                       UNPOLICE_DROP_CM;
  fm_bool                       UNPOLICE_DROP_PRECM;
  fm_bool                       CREDIT_FRAME_ERR;
  fm_bool                       CREDIT_L3_LEN_ERR;
  fm_bool                       MARK_MD;
  fm_bool                       MD_POSITION;
  fm_bool                       CB;
  fm_bool                       CF;
  fm_bool                       COLOR_SELECT;
  fm_bool                       PRECEDENCEE;
  fm_bool                       DEBIT_MODE;
  fm_bool                       L3_LEN_MODE;
  fm_byte                       START_HDR;
  fm_byte                       ADJUST_LEN;
} hlpPolCfg;

typedef struct _hlpPolDscp
{
  fm_bool                       IR;
  fm_bool                       IG;
  fm_bool                       DROP_ER;
  fm_byte                       TO_YELLOW;
  fm_byte                       TO_RED;
} hlpPolDscp;

typedef struct _hlpPolVpri
{
  fm_bool                       IR;
  fm_bool                       IG;
  fm_bool                       DROP_ER;
  fm_byte                       TO_YELLOW;
  fm_byte                       TO_RED;
} hlpPolVpri;

typedef struct _hlpPolTimeUnit
{
  fm_uint32                     POL_TIME_UNIT;
} hlpPolTimeUnit;

typedef struct _hlpPolTime
{
  fm_uint64                     POL_TIME;
} hlpPolTime;

typedef struct _hlpPolSweep
{
  fm_uint16                     ELAPSE_CYCLE;
  fm_byte                       ELAPSE_SLOT;
  fm_uint16                     POL0_HI;
  fm_uint16                     POL1_HI;
} hlpPolSweep;

typedef struct _hlpPolSweepLast
{
  fm_uint64                     POL_SWEEP_LAST;
} hlpPolSweepLast;

typedef struct _hlpPolSweepPeriodMax
{
  fm_uint64                     POL_SWEEP_PERIOD_MAX;
} hlpPolSweepPeriodMax;


/****** SAF_BASE Register Structs ******/
typedef struct _hlpSafHeadCache
{
  fm_uint64                     _RSVD1_;
  fm_uint64                     _RSVD0_;
  fm_uint64                     DATA5;
  fm_uint64                     DATA4;
  fm_uint64                     DATA3;
  fm_uint64                     DATA2;
  fm_uint64                     DATA1;
  fm_uint64                     DATA0;
} hlpSafHeadCache;

typedef struct _hlpSafMatrix
{
  fm_uint32                     ENABLE_SNF;
  fm_byte                       CUT_THRU_MODE;
  fm_bool                       IGNORE_FRAME_ERROR;
} hlpSafMatrix;

typedef struct _hlpTailCsumCfg
{
  fm_bool                       SAF_DECAP_UDP;
  fm_bool                       SAF_ENCAP_NON_L4;
  fm_bool                       SAF_ENCAP_L4;
} hlpTailCsumCfg;


/****** TRIG_USAGE_BASE Register Structs ******/
typedef struct _hlpTriggerRateLimCfg1
{
  fm_byte                       RATE_EXPONENT;
  fm_uint16                     RATE_MANTISSA;
  fm_uint16                     CAPACITY;
} hlpTriggerRateLimCfg1;

typedef struct _hlpTriggerRateLimUsage
{
  fm_uint32                     LEVEL;
} hlpTriggerRateLimUsage;


/****** TAIL_MISC_BASE Register Structs ******/
typedef struct _hlpTailIp
{
  fm_bool                       STATE_ERROR;
  fm_bool                       MEM_ERROR;
} hlpTailIp;

typedef struct _hlpTailIm
{
  fm_bool                       STATE_ERROR;
  fm_bool                       MEM_ERROR;
} hlpTailIm;


/****** RX_STATS_BASE Register Structs ******/
typedef struct _hlpRxStatsBankFrame
{
  fm_uint64                     FRAME_COUNTER;
} hlpRxStatsBankFrame;

typedef struct _hlpRxStatsBankByte
{
  fm_uint64                     BYTE_COUNTER;
} hlpRxStatsBankByte;

typedef struct _hlpRxStatsVlanFrame
{
  fm_uint64                     FRAME_COUNTER;
} hlpRxStatsVlanFrame;

typedef struct _hlpRxStatsVlanByte
{
  fm_uint64                     BYTE_COUNTER;
} hlpRxStatsVlanByte;


/****** PM_BASE Register Structs ******/
typedef struct _hlpPmMgmtCtrl
{
  fm_bool                       EXECUTED;
  fm_bool                       RW;
  fm_byte                       CHUNK;
  fm_uint16                     ADDR;
} hlpPmMgmtCtrl;

typedef struct _hlpPmMgmtWrite
{
  fm_uint64                     DATA;
} hlpPmMgmtWrite;

typedef struct _hlpPmErrWrite
{
  fm_byte                       CHUNK_31;
  fm_byte                       CHUNK_30;
  fm_byte                       CHUNK_29;
  fm_byte                       CHUNK_28;
  fm_byte                       CHUNK_27;
  fm_byte                       CHUNK_26;
  fm_byte                       CHUNK_25;
  fm_byte                       CHUNK_24;
  fm_byte                       CHUNK_23;
  fm_byte                       CHUNK_22;
  fm_byte                       CHUNK_21;
  fm_byte                       CHUNK_20;
  fm_byte                       CHUNK_19;
  fm_byte                       CHUNK_18;
  fm_byte                       CHUNK_17;
  fm_byte                       CHUNK_16;
  fm_byte                       CHUNK_15;
  fm_byte                       CHUNK_14;
  fm_byte                       CHUNK_13;
  fm_byte                       CHUNK_12;
  fm_byte                       CHUNK_11;
  fm_byte                       CHUNK_10;
  fm_byte                       CHUNK_9;
  fm_byte                       CHUNK_8;
  fm_byte                       CHUNK_7;
  fm_byte                       CHUNK_6;
  fm_byte                       CHUNK_5;
  fm_byte                       CHUNK_4;
  fm_byte                       CHUNK_3;
  fm_byte                       CHUNK_2;
  fm_byte                       CHUNK_1;
  fm_byte                       CHUNK_0;
} hlpPmErrWrite;

typedef struct _hlpPmMgmtRead
{
  fm_uint64                     DATA;
} hlpPmMgmtRead;

typedef struct _hlpPmCerrRead
{
  fm_uint16                     ADDR;
  fm_uint32                     CHUNK_MASK;
} hlpPmCerrRead;

typedef struct _hlpPmUerrRead
{
  fm_uint16                     ADDR;
  fm_uint32                     CHUNK_MASK;
} hlpPmUerrRead;

typedef struct _hlpPmIp
{
  fm_byte                       SRAM_ERR;
} hlpPmIp;

typedef struct _hlpPmIm
{
  fm_byte                       SRAM_ERR;
} hlpPmIm;


/****** MOD_BASE Register Structs ******/
typedef struct _hlpModDesc
{
  fm_uint64                     DATA;
} hlpModDesc;

typedef struct _hlpModMaster
{
  fm_byte                       MODE;
  fm_uint16                     B;
  fm_uint16                     A;
} hlpModMaster;

typedef struct _hlpModMcastVlanTable
{
  fm_bool                       REPLACE_DGLORT;
  fm_bool                       REPLACE_VID;
  fm_uint32                     DATA;
} hlpModMcastVlanTable;

typedef struct _hlpModVlanTag
{
  fm_uint32                     TAG;
} hlpModVlanTag;

typedef struct _hlpModVid1Map
{
  fm_uint16                     VID;
} hlpModVid1Map;

typedef struct _hlpModVid2Map
{
  fm_uint16                     VID;
} hlpModVid2Map;

typedef struct _hlpModMirrorProfileTable1
{
  fm_bool                       TRUNC;
  fm_uint32                     MOD_IDX;
  fm_uint16                     MIRROR_DGLORT;
} hlpModMirrorProfileTable1;

typedef struct _hlpModMirrorProfileTable2
{
  fm_bool                       REPLACE_TYPE;
  fm_byte                       TYPE_VALUE;
  fm_bool                       METADATA_SET_MODE;
  fm_byte                       METADATA_BYTE_OFFSET;
  fm_uint16                     METADATA_VALUE;
  fm_uint16                     METADATA_MASK;
  fm_uint16                     MIRROR_VID;
  fm_byte                       MIRROR_VPRI;
} hlpModMirrorProfileTable2;

typedef enum {
    HLP_MOD_PER_PORT_CFG1_VID2_MAP_INDEX_VID = 0,
    HLP_MOD_PER_PORT_CFG1_VID2_MAP_INDEX_SGLORT = 1,
    HLP_MOD_PER_PORT_CFG1_VID2_MAP_INDEX_DGLORT = 2
} hlpModPerPortCfg1Vid2MapIndex;

typedef struct _hlpModPerPortCfg1
{
  fm_uint16                     LOOPBACK_SUPPRESS_GLORT;
  fm_uint16                     LOOPBACK_SUPPRESS_MASK;
  hlpModPerPortCfg1Vid2MapIndex VID2_MAP_INDEX;
  fm_bool                       ENABLE_VLAN_UPDATE;
} hlpModPerPortCfg1;

typedef struct _hlpModPerPortCfg2
{
  fm_bool                       ENABLE_PCP1_UPDATE;
  fm_bool                       ENABLE_PCP2_UPDATE;
  fm_bool                       ENABLE_DEI1_UPDATE;
  fm_bool                       ENABLE_DEI2_UPDATE;
  fm_byte                       VLAN1_E_TYPE;
  fm_byte                       VLAN2_E_TYPE;
  fm_bool                       ENABLE_DMAC_ROUTING;
  fm_bool                       ENABLE_SMAC_ROUTING;
  fm_bool                       ENABLE_TTL_DECREMENT;
  fm_bool                       ENABLE_ECN_MODIFICATION;
  fm_bool                       VID2_FIRST;
  fm_byte                       VLAN_TAGGING;
  fm_bool                       MIN_FRAME_SIZE;
} hlpModPerPortCfg2;

typedef struct _hlpModRouterSmac
{
  fm_uint64                     SMAC;
} hlpModRouterSmac;

typedef struct _hlpModVlanEtype
{
  fm_uint16                     TAG_TYPE;
} hlpModVlanEtype;

typedef struct _hlpModPreload0
{
  fm_uint16                     OTR1;
  fm_uint16                     OTR2;
  fm_uint16                     MPLS;
  fm_uint16                     QOS;
} hlpModPreload0;

typedef struct _hlpModPreload1
{
  fm_uint16                     INR;
  fm_uint16                     META0;
  fm_uint16                     META1;
  fm_uint16                     META2;
} hlpModPreload1;

typedef struct _hlpModDomainTcamKey
{
  fm_byte                       PORT;
  fm_byte                       OPERATOR_ID;
  fm_uint16                     VID1;
  fm_uint16                     VID2;
} hlpModDomainTcamKey;

typedef struct _hlpModDomainTcamMask
{
  fm_byte                       PORT;
  fm_byte                       OPERATOR_ID;
  fm_uint16                     VID1;
  fm_uint16                     VID2;
} hlpModDomainTcamMask;

typedef struct _hlpModDomainAction
{
  fm_byte                       PRIORITY_PROFILE;
} hlpModDomainAction;

typedef struct _hlpModDscpMap
{
  fm_byte                       EGRESS_DSCP_7;
  fm_byte                       EGRESS_DSCP_6;
  fm_byte                       EGRESS_DSCP_5;
  fm_byte                       EGRESS_DSCP_4;
  fm_byte                       EGRESS_DSCP_3;
  fm_byte                       EGRESS_DSCP_2;
  fm_byte                       EGRESS_DSCP_1;
  fm_byte                       EGRESS_DSCP_0;
} hlpModDscpMap;

typedef struct _hlpModVpri1Map
{
  fm_byte                       VPRI_15;
  fm_byte                       VPRI_14;
  fm_byte                       VPRI_13;
  fm_byte                       VPRI_12;
  fm_byte                       VPRI_11;
  fm_byte                       VPRI_10;
  fm_byte                       VPRI_9;
  fm_byte                       VPRI_8;
  fm_byte                       VPRI_7;
  fm_byte                       VPRI_6;
  fm_byte                       VPRI_5;
  fm_byte                       VPRI_4;
  fm_byte                       VPRI_3;
  fm_byte                       VPRI_2;
  fm_byte                       VPRI_1;
  fm_byte                       VPRI_0;
} hlpModVpri1Map;

typedef struct _hlpModVpri2Map
{
  fm_byte                       VPRI_15;
  fm_byte                       VPRI_14;
  fm_byte                       VPRI_13;
  fm_byte                       VPRI_12;
  fm_byte                       VPRI_11;
  fm_byte                       VPRI_10;
  fm_byte                       VPRI_9;
  fm_byte                       VPRI_8;
  fm_byte                       VPRI_7;
  fm_byte                       VPRI_6;
  fm_byte                       VPRI_5;
  fm_byte                       VPRI_4;
  fm_byte                       VPRI_3;
  fm_byte                       VPRI_2;
  fm_byte                       VPRI_1;
  fm_byte                       VPRI_0;
} hlpModVpri2Map;

typedef struct _hlpModDglortMap
{
  fm_uint16                     VALUE;
  fm_uint16                     MASK;
} hlpModDglortMap;

typedef struct _hlpModDglortDec
{
  fm_uint16                     QUEUE_BASE;
  fm_byte                       QUEUE_OFFSET_START;
  fm_byte                       QUEUE_OFFSET_LEN;
  fm_byte                       NUM_PRIORITY_BITS;
  fm_byte                       FUNCTION_BASE;
  fm_byte                       FUNCTION_OFFSET_START;
  fm_byte                       FUNCTION_OFFSET_LEN;
  fm_bool                       FUNCTION_TYPE;
} hlpModDglortDec;

typedef struct _hlpModRimmonFn
{
  fm_uint32                     PORT_MASK;
  fm_byte                       NEW_TYPE;
} hlpModRimmonFn;

typedef struct _hlpModCpmFn
{
  fm_uint32                     PORT_MASK;
} hlpModCpmFn;

typedef struct _hlpModCdFn
{
  fm_byte                       MODE_23;
  fm_byte                       MODE_22;
  fm_byte                       MODE_21;
  fm_byte                       MODE_20;
  fm_byte                       MODE_19;
  fm_byte                       MODE_18;
  fm_byte                       MODE_17;
  fm_byte                       MODE_16;
  fm_byte                       MODE_15;
  fm_byte                       MODE_14;
  fm_byte                       MODE_13;
  fm_byte                       MODE_12;
  fm_byte                       MODE_11;
  fm_byte                       MODE_10;
  fm_byte                       MODE_9;
  fm_byte                       MODE_8;
  fm_byte                       MODE_7;
  fm_byte                       MODE_6;
  fm_byte                       MODE_5;
  fm_byte                       MODE_4;
  fm_byte                       MODE_3;
  fm_byte                       MODE_2;
  fm_byte                       MODE_1;
  fm_byte                       MODE_0;
} hlpModCdFn;

typedef struct _hlpModCdMap
{
  fm_byte                       CD_15;
  fm_byte                       CD_14;
  fm_byte                       CD_13;
  fm_byte                       CD_12;
  fm_byte                       CD_11;
  fm_byte                       CD_10;
  fm_byte                       CD_9;
  fm_byte                       CD_8;
  fm_byte                       CD_7;
  fm_byte                       CD_6;
  fm_byte                       CD_5;
  fm_byte                       CD_4;
  fm_byte                       CD_3;
  fm_byte                       CD_2;
  fm_byte                       CD_1;
  fm_byte                       CD_0;
} hlpModCdMap;

typedef struct _hlpModDsExp
{
  fm_byte                       EXP_15;
  fm_byte                       EXP_14;
  fm_byte                       EXP_13;
  fm_byte                       EXP_12;
  fm_byte                       EXP_11;
  fm_byte                       EXP_10;
  fm_byte                       EXP_9;
  fm_byte                       EXP_8;
  fm_byte                       EXP_7;
  fm_byte                       EXP_6;
  fm_byte                       EXP_5;
  fm_byte                       EXP_4;
  fm_byte                       EXP_3;
  fm_byte                       EXP_2;
  fm_byte                       EXP_1;
  fm_byte                       EXP_0;
} hlpModDsExp;

typedef struct _hlpModExpDs
{
  fm_byte                       DS_7;
  fm_byte                       DS_6;
  fm_byte                       DS_5;
  fm_byte                       DS_4;
  fm_byte                       DS_3;
  fm_byte                       DS_2;
  fm_byte                       DS_1;
  fm_byte                       DS_0;
} hlpModExpDs;

typedef struct _hlpModCsumCfg
{
  fm_bool                       TCP_ZERO_TRANSMIT;
} hlpModCsumCfg;

typedef struct _hlpModMplsStackEt
{
  fm_bool                       USE_DMAC_MCAST;
  fm_bool                       USE_IPP_MCAST;
  fm_uint16                     UCAST_ET;
  fm_uint16                     MCAST_ET;
} hlpModMplsStackEt;

typedef struct _hlpModMplsRestoreEt
{
  fm_uint32                     SPLIT;
  fm_uint16                     ET1;
  fm_uint16                     ET2;
} hlpModMplsRestoreEt;

typedef struct _hlpModAqmProfile
{
  fm_byte                       PROFILE_7;
  fm_byte                       PROFILE_6;
  fm_byte                       PROFILE_5;
  fm_byte                       PROFILE_4;
  fm_byte                       PROFILE_3;
  fm_byte                       PROFILE_2;
  fm_byte                       PROFILE_1;
  fm_byte                       PROFILE_0;
} hlpModAqmProfile;

typedef struct _hlpModWredLevel
{
  fm_uint16                     WRED_LEVEL;
} hlpModWredLevel;

typedef struct _hlpModStatsBankFrame
{
  fm_uint64                     FRAME_COUNTER;
} hlpModStatsBankFrame;

typedef struct _hlpModStatsBankByte
{
  fm_uint64                     BYTE_COUNTER;
} hlpModStatsBankByte;

typedef struct _hlpModStatsPerPortLen
{
  fm_uint16                     LENGTH;
} hlpModStatsPerPortLen;

typedef struct _hlpModSavedHdr
{
  fm_uint16                     ROT;
  fm_byte                       ERR;
  fm_bool                       TRUNC;
  fm_byte                       TX_DISP;
  fm_bool                       TX_DROP;
  fm_byte                       L2_COUNT;
  fm_bool                       TX_FREE;
  fm_bool                       EPOCH;
  fm_bool                       SMP;
  fm_byte                       TC;
} hlpModSavedHdr;

typedef struct _hlpModUpdateErrorRecord
{
  fm_bool                       WINDOW_PARSING;
  fm_byte                       MIRROR_PROFILE;
  fm_byte                       MIR_TYPE;
  fm_byte                       TX_TAG;
  fm_byte                       MPLS_POP;
  fm_uint32                     MOD_IDX;
  fm_byte                       TX_PORT;
  fm_byte                       REASON_CODE;
} hlpModUpdateErrorRecord;

typedef struct _hlpModIp
{
  fm_bool                       ECN_DROP;
  fm_bool                       TTL1_DROP;
  fm_bool                       LOOPBACK_DROP;
  fm_bool                       TIMEOUT_DROP;
  fm_bool                       L3_LEN_L4_CSUM_ERROR_MARK;
  fm_bool                       L4_CSUM_ERROR_DROP;
  fm_bool                       L3_LEN_ERROR_DROP;
  fm_bool                       MARKER_ERROR_DROP;
  fm_bool                       TX_ERROR_DROP;
  fm_bool                       TX_ECC_DROP;
  fm_bool                       INNER_L4_NONEXIST;
  fm_bool                       OUTER_L4_NONEXIST;
  fm_bool                       INNER_IP_NONEXIST;
  fm_bool                       OUTER_IP_NONEXIST;
  fm_bool                       INNER_MAC_NONEXIST;
  fm_bool                       OUTER_MAC_NONEXIST;
  fm_bool                       SIZE_ERROR_MIN;
  fm_bool                       SIZE_ERROR_MAX;
  fm_bool                       PKT_LEN_UPDATE;
  fm_bool                       TTL_DEC_BELOW0;
  fm_bool                       TTLDS_SRC_NONEXIST;
  fm_bool                       TTLDS_TGT_NONEXIST;
  fm_bool                       INNER_IP_MISMATCH;
  fm_bool                       OUTER_IP_MISMATCH;
  fm_bool                       MPLS_POP_EMPTY;
  fm_bool                       POP_ELI_EMPTY;
  fm_bool                       POP_AL_EMPTY;
  fm_bool                       MPLS_PUSH_FULL;
  fm_bool                       PUSH_ELI_FULL;
  fm_bool                       PUSH_AL_FULL;
  fm_bool                       INNER_TAG_EMPTY;
  fm_bool                       OUTER_TAG_EMPTY;
  fm_bool                       VLAN_TAG_EMPTY;
  fm_bool                       INNER_TAG_FULL;
  fm_bool                       OUTER_TAG_FULL;
  fm_bool                       VLAN_TAG_FULL;
  fm_bool                       MEM_ERROR;
} hlpModIp;

typedef struct _hlpModIm
{
  fm_bool                       ECN_DROP;
  fm_bool                       TTL1_DROP;
  fm_bool                       LOOPBACK_DROP;
  fm_bool                       TIMEOUT_DROP;
  fm_bool                       L3_LEN_L4_CSUM_ERROR_MARK;
  fm_bool                       L4_CSUM_ERROR_DROP;
  fm_bool                       L3_LEN_ERROR_DROP;
  fm_bool                       MARKER_ERROR_DROP;
  fm_bool                       TX_ERROR_DROP;
  fm_bool                       TX_ECC_DROP;
  fm_bool                       INNER_L4_NONEXIST;
  fm_bool                       OUTER_L4_NONEXIST;
  fm_bool                       INNER_IP_NONEXIST;
  fm_bool                       OUTER_IP_NONEXIST;
  fm_bool                       INNER_MAC_NONEXIST;
  fm_bool                       OUTER_MAC_NONEXIST;
  fm_bool                       SIZE_ERROR_MIN;
  fm_bool                       SIZE_ERROR_MAX;
  fm_bool                       PKT_LEN_UPDATE;
  fm_bool                       TTL_DEC_BELOW0;
  fm_bool                       TTLDS_SRC_NONEXIST;
  fm_bool                       TTLDS_TGT_NONEXIST;
  fm_bool                       INNER_IP_MISMATCH;
  fm_bool                       OUTER_IP_MISMATCH;
  fm_bool                       MPLS_POP_EMPTY;
  fm_bool                       POP_ELI_EMPTY;
  fm_bool                       POP_AL_EMPTY;
  fm_bool                       MPLS_PUSH_FULL;
  fm_bool                       PUSH_ELI_FULL;
  fm_bool                       PUSH_AL_FULL;
  fm_bool                       INNER_TAG_EMPTY;
  fm_bool                       OUTER_TAG_EMPTY;
  fm_bool                       VLAN_TAG_EMPTY;
  fm_bool                       INNER_TAG_FULL;
  fm_bool                       OUTER_TAG_FULL;
  fm_bool                       VLAN_TAG_FULL;
  fm_bool                       MEM_ERROR;
} hlpModIm;


/****** CM_USAGE_BASE Register Structs ******/
typedef struct _hlpCmTxTcPrivateWm
{
  fm_uint16                     WATERMARK;
} hlpCmTxTcPrivateWm;

typedef struct _hlpCmTxTcHogWm
{
  fm_uint16                     WATERMARK;
} hlpCmTxTcHogWm;

typedef struct _hlpCmRxSmpPrivateWm
{
  fm_uint16                     WATERMARK;
} hlpCmRxSmpPrivateWm;

typedef struct _hlpCmRxSmpHogWm
{
  fm_uint16                     WATERMARK;
} hlpCmRxSmpHogWm;

typedef struct _hlpCmRxSmpPauseWm
{
  fm_uint16                     PAUSE_OFF;
  fm_uint16                     PAUSE_ON;
} hlpCmRxSmpPauseWm;

typedef struct _hlpCmSharedWm
{
  fm_uint16                     WATERMARK;
} hlpCmSharedWm;

typedef struct _hlpCmSoftdropWm
{
  fm_uint16                     HOG_SEGMENT_LIMIT;
  fm_uint16                     SOFT_DROP_SEGMENT_LIMIT;
} hlpCmSoftdropWm;

typedef struct _hlpCmSharedSmpPauseWm
{
  fm_uint16                     PAUSE_OFF;
  fm_uint16                     PAUSE_ON;
} hlpCmSharedSmpPauseWm;

typedef struct _hlpCmGlobalWm
{
  fm_uint16                     WATERMARK;
} hlpCmGlobalWm;

typedef struct _hlpCmPausePhysPortCfg
{
  fm_byte                       PHYS_PORT;
} hlpCmPausePhysPortCfg;

typedef struct _hlpCmForcePauseCfg
{
  fm_byte                       FORCE_OFF;
  fm_byte                       FORCE_ON;
} hlpCmForcePauseCfg;

typedef struct _hlpCmAqmEwmaCfg
{
  fm_byte                       UPDATE_INTERVAL;
  fm_byte                       W;
  fm_byte                       TC;
  fm_uint16                     MIN_TH;
  fm_uint16                     MAX_TH;
} hlpCmAqmEwmaCfg;

typedef struct _hlpCmAqmDctcpCfg
{
  fm_byte                       TC;
  fm_uint16                     THRESHOLD;
} hlpCmAqmDctcpCfg;

typedef struct _hlpCmGlobalCfg
{
  fm_bool                       SWEEPER_EN;
  fm_byte                       NUM_SWEEPER_PORTS;
} hlpCmGlobalCfg;

typedef struct _hlpCmSharedSmpPauseCfg
{
  fm_uint32                     ENABLE_MASK;
} hlpCmSharedSmpPauseCfg;

typedef struct _hlpCmSweeperTcToSmp
{
  fm_bool                       SMP_7;
  fm_bool                       SMP_6;
  fm_bool                       SMP_5;
  fm_bool                       SMP_4;
  fm_bool                       SMP_3;
  fm_bool                       SMP_2;
  fm_bool                       SMP_1;
  fm_bool                       SMP_0;
} hlpCmSweeperTcToSmp;

typedef struct _hlpCmGlobalUsage
{
  fm_uint16                     COUNT;
} hlpCmGlobalUsage;

typedef struct _hlpCmGlobalUsageMax
{
  fm_uint16                     COUNT;
} hlpCmGlobalUsageMax;

typedef struct _hlpCmMcastEpochUsage
{
  fm_uint16                     COUNT;
} hlpCmMcastEpochUsage;

typedef struct _hlpCmSharedSmpUsage
{
  fm_uint16                     COUNT;
} hlpCmSharedSmpUsage;

typedef struct _hlpCmSmpUsage
{
  fm_uint16                     COUNT;
} hlpCmSmpUsage;

typedef struct _hlpCmRxSmpUsage
{
  fm_uint16                     COUNT;
} hlpCmRxSmpUsage;

typedef struct _hlpCmRxSmpUsageMax
{
  fm_uint16                     COUNT;
} hlpCmRxSmpUsageMax;

typedef struct _hlpCmRxSmpUsageMaxCtrl
{
  fm_byte                       PORT3;
  fm_byte                       PORT2;
  fm_byte                       PORT1;
  fm_byte                       PORT0;
} hlpCmRxSmpUsageMaxCtrl;

typedef struct _hlpCmPauseGenState
{
  fm_bool                       SMP1;
  fm_bool                       SMP0;
} hlpCmPauseGenState;

typedef struct _hlpCmTxTcUsage
{
  fm_uint16                     COUNT;
} hlpCmTxTcUsage;

typedef struct _hlpCmTxEwma
{
  fm_byte                       INTERVAL;
  fm_uint16                     EWMA_WHOLE;
  fm_byte                       EWMA_FRAC;
} hlpCmTxEwma;

typedef struct _hlpCmTxTcNacJcWm
{
  fm_uint16                     WATERMARK;
} hlpCmTxTcNacJcWm;

typedef struct _hlpCmTxTcCpkWm
{
  fm_uint16                     XOFF;
  fm_uint16                     XON;
} hlpCmTxTcCpkWm;

typedef struct _hlpCmRxSmpCpkWm
{
  fm_uint16                     XOFF;
  fm_uint16                     XON;
} hlpCmRxSmpCpkWm;

typedef struct _hlpCmCpkCgdDebouncer
{
  fm_bool                       EN;
  fm_uint16                     DEBOUNCER;
} hlpCmCpkCgdDebouncer;

typedef struct _hlpCmCpkTxfcDebouncer
{
  fm_bool                       EN;
  fm_uint16                     DEBOUNCER;
} hlpCmCpkTxfcDebouncer;

typedef struct _hlpCmCpkPortNum
{
  fm_byte                       PORT_NUM;
} hlpCmCpkPortNum;

typedef struct _hlpCmCpkCgdIntMask
{
  fm_uint64                     MASK;
} hlpCmCpkCgdIntMask;

typedef struct _hlpCmCpkCgdIntHytTimer
{
  fm_uint16                     HYT_TIMER;
} hlpCmCpkCgdIntHytTimer;

typedef struct _hlpCmCpkCgdXoffInt
{
  fm_uint64                     INT_STATUS;
} hlpCmCpkCgdXoffInt;

typedef struct _hlpCmCpkCgdXoffStatus
{
  fm_uint64                     XOFF_STATUS;
} hlpCmCpkCgdXoffStatus;

typedef struct _hlpCmCpkCgdIntMap
{
  fm_uint32                     BITMAP;
} hlpCmCpkCgdIntMap;

typedef struct _hlpCmRxSiaCpkTxfcMap
{
  fm_uint32                     BITMAP;
} hlpCmRxSiaCpkTxfcMap;

typedef struct _hlpCmRxSmpCpkCgdMap
{
  fm_uint64                     BITMAP;
} hlpCmRxSmpCpkCgdMap;

typedef struct _hlpCmRxSmpCpkTxfcMap
{
  fm_uint32                     BITMAP;
} hlpCmRxSmpCpkTxfcMap;

typedef struct _hlpCmTxTcCpkCgdMap
{
  fm_uint64                     BITMAP;
} hlpCmTxTcCpkCgdMap;

typedef struct _hlpCmTxTcCpkTxfcMap
{
  fm_uint32                     BITMAP;
} hlpCmTxTcCpkTxfcMap;


/****** SCHED_BASE Register Structs ******/
typedef struct _hlpRxqStData
{
  fm_bool                       NAC_JITTER_TIMESTAMP_V;
  fm_uint16                     NAC_JITTER_TIMESTAMP;
  fm_byte                       RX_PORT;
  fm_byte                       L2_COUNT;
  fm_uint32                     ADDR;
  fm_uint32                     FWD_MASK;
  fm_uint16                     DMASK_IDX;
  fm_byte                       MIRROR_PORT1;
  fm_byte                       MIRROR_PORT0;
  fm_bool                       MIRROR_PORT_V1;
  fm_bool                       MIRROR_PORT_V0;
  fm_bool                       TX_DROP;
  fm_byte                       PTOT;
  fm_uint64                     TAIL_CSUM_LEN;
} hlpRxqStData;

typedef struct _hlpTxqPlinkState
{
  fm_uint16                     NEXT_PTR;
  fm_bool                       NAC_JITTER_TIMESTAMP_V;
  fm_uint16                     NAC_JITTER_TIMESTAMP;
  fm_byte                       RX_PORT;
  fm_uint32                     ADDR;
  fm_uint16                     L3_MCAST_IDX;
  fm_uint16                     L3_REPCNT;
  fm_bool                       MIRROR1;
  fm_bool                       MIRROR0;
  fm_byte                       L2_COUNT;
  fm_bool                       TX_DROP;
  fm_uint64                     TAIL_CSUM_LEN;
  fm_byte                       PTOT;
} hlpTxqPlinkState;

typedef struct _hlpTxqPtotState
{
  fm_byte                       PTOT;
} hlpTxqPtotState;

typedef struct _hlpSschedLinkStorage
{
  fm_bool                       OOM;
  fm_byte                       LENGTH;
  fm_byte                       NEXT_LEN;
  fm_byte                       ERR;
  fm_bool                       EOP;
  fm_uint32                     NEXT_SEG;
} hlpSschedLinkStorage;

typedef struct _hlpSschedSopStorage
{
  fm_byte                       LENGTH;
  fm_byte                       NEXT_LEN;
  fm_byte                       ERR;
  fm_bool                       EOP;
} hlpSschedSopStorage;

typedef struct _hlpRefcntTxfreeCnt
{
  fm_byte                       CNT;
} hlpRefcntTxfreeCnt;

typedef struct _hlpRxqMcastLenTable
{
  fm_uint16                     L3_REPCNT;
  fm_uint16                     L3_MCAST_IDX;
} hlpRxqMcastLenTable;

typedef struct _hlpRxqMcastDestTable
{
  fm_uint16                     LEN_TABLE_IDX;
  fm_uint32                     PORT_MASK;
} hlpRxqMcastDestTable;

typedef struct _hlpTxqTailPerq
{
  fm_uint16                     TAIL;
} hlpTxqTailPerq;

typedef struct _hlpTxqHeadPerport
{
  fm_uint16                     HEAD;
} hlpTxqHeadPerport;

typedef struct _hlpTxqRepPerq
{
  fm_uint16                     REP;
} hlpTxqRepPerq;

typedef struct _hlpTxqPtotPerport
{
  fm_uint32                     PTOT;
} hlpTxqPtotPerport;

typedef struct _hlpTxqRdyPerport
{
  fm_byte                       READY;
} hlpTxqRdyPerport;

typedef struct _hlpTxqFreelistDebugCtrl
{
  fm_uint16                     PUSH_ADDR;
  fm_bool                       PUSH_POP;
  fm_bool                       EN;
} hlpTxqFreelistDebugCtrl;

typedef struct _hlpTxqFreelistDebugPopAddr
{
  fm_bool                       VALID;
  fm_uint16                     POP_ADDR;
} hlpTxqFreelistDebugPopAddr;

typedef struct _hlpRxqStLink
{
  fm_uint16                     PAGE;
} hlpRxqStLink;

typedef struct _hlpRxqStPointers
{
  fm_uint16                     NEXT_PAGE;
  fm_byte                       TAIL_IDX;
  fm_byte                       HEAD_IDX;
  fm_uint16                     TAIL_PAGE;
  fm_uint16                     HEAD_PAGE;
} hlpRxqStPointers;

typedef struct _hlpRxqMcastMgmtTimer
{
  fm_uint16                     TIMER_MAX;
  fm_uint16                     TIMER_VAL;
} hlpRxqMcastMgmtTimer;

typedef struct _hlpRxqLimitedSkewMcast
{
  fm_byte                       MCAST_TC_SKEW;
} hlpRxqLimitedSkewMcast;

typedef struct _hlpRxqPriorityCfg
{
  fm_byte                       STRICT_PRIORITY;
} hlpRxqPriorityCfg;

typedef struct _hlpRxqFreelistDebugCtrl
{
  fm_uint16                     PUSH_PAGE;
  fm_bool                       PUSH_POP;
  fm_bool                       EN;
} hlpRxqFreelistDebugCtrl;

typedef struct _hlpRxqFreelistDebugPopPage
{
  fm_bool                       VALID;
  fm_uint16                     POP_PAGE;
} hlpRxqFreelistDebugPopPage;

typedef struct _hlpFreelistUerrAddr
{
  fm_uint32                     ADDR;
} hlpFreelistUerrAddr;

typedef struct _hlpFreelistDebugCtrl
{
  fm_uint16                     PUSH_ADDR;
  fm_byte                       SECTOR;
  fm_bool                       PUSH_POP;
  fm_bool                       EN;
} hlpFreelistDebugCtrl;

typedef struct _hlpFreelistDebugPopAddr
{
  fm_bool                       VALID;
  fm_uint16                     POP_ADDR;
} hlpFreelistDebugPopAddr;

typedef struct _hlpSschedModifyPf
{
  fm_byte                       TC;
  fm_bool                       DRR_PHASE;
  fm_bool                       TX_FREE;
  fm_uint16                     MCAST_PTR;
  fm_byte                       MIR_TYPE;
  fm_bool                       IS_TIMEOUT;
  fm_byte                       L2_COUNT;
  fm_bool                       TX_DROP;
  fm_uint64                     TAIL_CSUM_LEN;
  fm_byte                       PTOT;
} hlpSschedModifyPf;

typedef struct _hlpSschedRxPerport
{
  fm_uint32                     ADDR;
  fm_bool                       OOM;
  fm_byte                       NUM_SEGS;
} hlpSschedRxPerport;

typedef struct _hlpSschedLockPerport
{
  fm_uint32                     HEAD_ADDR;
  fm_byte                       NUM_SEGS;
} hlpSschedLockPerport;

typedef struct _hlpSschedTxPerport
{
  fm_bool                       ACTIVE;
  fm_bool                       SOP;
  fm_byte                       RX_PORT;
  fm_uint32                     TX_ADDR;
  fm_uint32                     HEAD_ADDR;
  fm_byte                       NUM_SEGS;
} hlpSschedTxPerport;

typedef struct _hlpSschedLockCfgPerport
{
  fm_uint16                     EXP_TIME;
} hlpSschedLockCfgPerport;

typedef struct _hlpSschedOomCntrPerport
{
  fm_uint32                     OOM_CNTR;
} hlpSschedOomCntrPerport;

typedef struct _hlpSschedOomByteCntr
{
  fm_uint32                     OOM_BYTE_CNTR;
} hlpSschedOomByteCntr;

typedef struct _hlpEschedCfg1
{
  fm_byte                       TC_GROUP_BOUNDARY;
  fm_byte                       PRIORITY_SET_BOUNDARY;
} hlpEschedCfg1;

typedef struct _hlpEschedCfg2
{
  fm_byte                       TC_INNER_PRIORITY;
  fm_byte                       STRICT_PRIORITY;
} hlpEschedCfg2;

typedef struct _hlpEschedCfgEn
{
  fm_byte                       TC_ENABLE;
} hlpEschedCfgEn;

typedef struct _hlpEschedDc
{
  fm_bool                       PHASE;
  fm_byte                       TC_VEC;
} hlpEschedDc;

typedef struct _hlpEschedUb
{
  fm_byte                       TC_VEC;
} hlpEschedUb;

typedef struct _hlpEschedPtr
{
  fm_bool                       PHASE;
  fm_byte                       TC_PTR;
} hlpEschedPtr;

typedef struct _hlpEschedErl
{
  fm_byte                       TC_VEC;
} hlpEschedErl;

typedef struct _hlpEschedPauseOverride
{
  fm_byte                       FORCE_PAUSE_ON;
  fm_byte                       FORCE_PAUSE_OFF;
} hlpEschedPauseOverride;

typedef struct _hlpEschedNacJcSweepingSpeed
{
  fm_uint16                     SWEEPING_SPEED;
} hlpEschedNacJcSweepingSpeed;

typedef struct _hlpEschedNacJcState1
{
  fm_bool                       TC1_DISABLE;
  fm_bool                       TC1_IDLE;
  fm_uint16                     TC1_CPK;
  fm_uint64                     TC1_TK;
} hlpEschedNacJcState1;

typedef struct _hlpEschedNacJcState0
{
  fm_bool                       TC0_DISABLE;
  fm_bool                       TC0_IDLE;
  fm_uint16                     TC0_CPK;
  fm_uint64                     TC0_TK;
} hlpEschedNacJcState0;

typedef struct _hlpEschedNacJcStateTime
{
  fm_uint16                     HLP_TIME;
} hlpEschedNacJcStateTime;

typedef struct _hlpEschedNacJcMaxCdt
{
  fm_uint32                     MAX_CREDIT;
} hlpEschedNacJcMaxCdt;

typedef struct _hlpEschedNacJcIdleValue
{
  fm_bool                       IDLE_VALUE_CTRL_COUNTER_ENABLE;
  fm_uint16                     IDLE_VALUE_CTRL_MAX_COUNT;
} hlpEschedNacJcIdleValue;

typedef struct _hlpEschedNacJcTime
{
  fm_uint16                     TIME_FRAC;
  fm_uint16                     TIME_UNIT;
} hlpEschedNacJcTime;

typedef struct _hlpEschedNacJcMaxHlptimedelta
{
  fm_uint16                     MAX_DELTA;
} hlpEschedNacJcMaxHlptimedelta;

typedef struct _hlpEschedNacJcMaxCpktimedelta
{
  fm_uint16                     MAX_DELTA;
} hlpEschedNacJcMaxCpktimedelta;

typedef struct _hlpEschedNacJcNacJitterTcCtrl
{
  fm_bool                       NAC_JITTER_TC_CTRL_ENABLE1;
  fm_byte                       NAC_JITTER_TC_CTRL_MAPPING1;
  fm_bool                       NAC_JITTER_TC_CTRL_ENABLE0;
  fm_byte                       NAC_JITTER_TC_CTRL_MAPPING0;
} hlpEschedNacJcNacJitterTcCtrl;

typedef struct _hlpMonDrrQPerq
{
  fm_uint32                     Q;
} hlpMonDrrQPerq;

typedef struct _hlpMonDrrDcPerq
{
  fm_uint32                     DC;
} hlpMonDrrDcPerq;

typedef struct _hlpMonDrrCfgPerport
{
  fm_byte                       IFG_PENALTY;
  fm_byte                       GROUP_BOUNDARY;
  fm_byte                       ZERO_LENGTH;
} hlpMonDrrCfgPerport;

typedef struct _hlpMonDrrPepPerport
{
  fm_bool                       PHASE;
  fm_byte                       ELIGIBLE_N;
  fm_byte                       PENDING_N;
} hlpMonDrrPepPerport;

typedef struct _hlpMonErlGlobalCfg
{
  fm_bool                       EN;
  fm_byte                       NUM_PORTS;
} hlpMonErlGlobalCfg;

typedef struct _hlpMonErlBsgMap
{
  fm_byte                       BSG_7;
  fm_byte                       BSG_6;
  fm_byte                       BSG_5;
  fm_byte                       BSG_4;
  fm_byte                       BSG_3;
  fm_byte                       BSG_2;
  fm_byte                       BSG_1;
  fm_byte                       BSG_0;
} hlpMonErlBsgMap;

typedef struct _hlpMonErlCfgPerport
{
  fm_byte                       IFG_PENALTY;
} hlpMonErlCfgPerport;

typedef struct _hlpMonErlCfg
{
  fm_uint32                     RATE_UNIT;
  fm_byte                       RATE_FRAC;
  fm_uint16                     CAPACITY;
} hlpMonErlCfg;

typedef struct _hlpMonErlUsage
{
  fm_uint32                     UNITS;
  fm_byte                       FRAC;
} hlpMonErlUsage;

typedef struct _hlpSchedIp
{
  fm_bool                       RXQ_OVERFLOW;
  fm_bool                       RXQ_MCAST_FIFO_OVERFLOW;
  fm_bool                       REFCNT_EOP_FIFO_OVERFLOW;
  fm_bool                       REFCNT_HEAD_FIFO_OVERFLOW;
  fm_bool                       FREELIST_UERR;
  fm_bool                       PORT_INVALID;
  fm_bool                       PORT_SPACING;
  fm_bool                       OUT_OF_MEMORY;
  fm_bool                       SHELL_CTL_ERR;
} hlpSchedIp;

typedef struct _hlpSchedIm
{
  fm_bool                       RXQ_OVERFLOW;
  fm_bool                       RXQ_MCAST_FIFO_OVERFLOW;
  fm_bool                       REFCNT_EOP_FIFO_OVERFLOW;
  fm_bool                       REFCNT_HEAD_FIFO_OVERFLOW;
  fm_bool                       FREELIST_UERR;
  fm_bool                       PORT_INVALID;
  fm_bool                       PORT_SPACING;
  fm_bool                       OUT_OF_MEMORY;
  fm_bool                       SHELL_CTL_ERR;
} hlpSchedIm;

typedef struct _hlpRefcntSegMem
{
  fm_bool                       VALID;
  fm_byte                       RX_PORT;
  fm_byte                       TX_PORT;
  fm_uint16                     LENGTH;
  fm_bool                       SOP;
  fm_bool                       EOP;
  fm_uint32                     ADDR;
  fm_bool                       OOM;
  fm_byte                       L2_COUNT;
  fm_bool                       TX_FREE;
  fm_bool                       SMP;
  fm_byte                       TC;
  fm_bool                       TX_DROP;
  fm_bool                       DRR_PHASE;
  fm_bool                       EPOCH;
} hlpRefcntSegMem;

typedef struct _hlpRefcntHeadMem
{
  fm_byte                       RX_PORT;
  fm_byte                       TX_PORT;
  fm_uint16                     LENGTH;
  fm_bool                       SOP;
  fm_bool                       EOP;
  fm_uint32                     ADDR;
  fm_bool                       OOM;
  fm_byte                       L2_COUNT;
  fm_bool                       TX_FREE;
  fm_bool                       SMP;
  fm_byte                       TC;
  fm_bool                       TX_DROP;
  fm_bool                       DRR_PHASE;
  fm_bool                       EPOCH;
} hlpRefcntHeadMem;

typedef struct _hlpEarbFixedSchedule
{
  fm_bool                       IDLE;
  fm_byte                       PORT;
  fm_byte                       PHYS_PORT;
} hlpEarbFixedSchedule;

typedef struct _hlpEarbAdaptiveSchedule
{
  fm_byte                       PORT;
  fm_uint16                     ELIGIBLE;
} hlpEarbAdaptiveSchedule;

typedef struct _hlpEarbCtrl
{
  fm_bool                       TXQ_EARB_PHASE_CHECK_ENABLE;
  fm_byte                       ADAPTIVE_MIN_SPACING;
  fm_bool                       ADAPTIVE_SKIP_FILL;
  fm_uint16                     MAX_FIXED_SCHED_TABLE_INDEX;
  fm_byte                       MAX_ROUND_INDEX;
  fm_bool                       FIXED_SCHED_PAGE;
  fm_bool                       ADAPTIVE_SCHED_PAGE;
  fm_bool                       ADAPTIVE_SCHED_ENABLE;
  fm_bool                       ENABLE;
} hlpEarbCtrl;

typedef struct _hlpEarbDebug
{
  fm_byte                       ROUND_INDEX;
  fm_byte                       SCHEDULED_LAST1;
  fm_byte                       SCHEDULED_LAST2;
  fm_byte                       SCHEDULED_LAST3;
} hlpEarbDebug;

typedef struct _hlpEarbDebugPerport
{
  fm_byte                       CREDIT;
} hlpEarbDebugPerport;

typedef struct _hlpIarbAdaptiveSchedule
{
  fm_byte                       PORT;
  fm_uint16                     ELIGIBLE;
} hlpIarbAdaptiveSchedule;

typedef struct _hlpIarbCtrl
{
  fm_byte                       RX_SIA_RIPPLE_PROG_DELAY;
  fm_byte                       ADAPTIVE_MIN_SPACING;
  fm_bool                       ADAPTIVE_SKIP_FILL;
  fm_byte                       MAX_ROUND_INDEX;
  fm_bool                       ADAPTIVE_SCHED_PAGE;
  fm_bool                       ADAPTIVE_SCHED_ENABLE;
  fm_bool                       ENABLE;
} hlpIarbCtrl;

typedef struct _hlpIarbParserWindowCfgPerport
{
  fm_bool                       ENABLE;
  fm_byte                       PORT;
  fm_byte                       INGRESS_WP_LENGTH;
} hlpIarbParserWindowCfgPerport;

typedef struct _hlpIarbDebug
{
  fm_byte                       ROUND_INDEX;
  fm_byte                       SCHEDULED_LAST1;
  fm_byte                       SCHEDULED_LAST2;
  fm_byte                       SCHEDULED_LAST3;
} hlpIarbDebug;

typedef struct _hlpIarbDebugPerport
{
  fm_byte                       CREDIT;
} hlpIarbDebugPerport;

typedef struct _hlpIarbIp
{
  fm_bool                       PORT_INVALID_ADAPTIVE;
} hlpIarbIp;

typedef struct _hlpIarbIm
{
  fm_bool                       PORT_INVALID_ADAPTIVE;
} hlpIarbIm;


// Auto generated reg enums end

#endif  /* __FM_HLP_API_REGS_INT_H */

