

================================================================
== Vitis HLS Report for 'decode_decision'
================================================================
* Date:           Thu Mar 30 10:45:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.757 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354  |decode_decision_Pipeline_VITIS_LOOP_53_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctxAddr_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctxAddr_offset"   --->   Operation 9 'read' 'ctxAddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_read"   --->   Operation 12 'read' 'state_bstate_held_aligned_word_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_read"   --->   Operation 13 'read' 'state_bstate_n_bits_held_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_read"   --->   Operation 14 'read' 'state_bstate_currIdx_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_ivlOffset_V_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlOffset_V_read"   --->   Operation 15 'read' 'state_ivlOffset_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_V_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlCurrRange_V_read"   --->   Operation 16 'read' 'state_ivlCurrRange_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_offset"   --->   Operation 17 'read' 'mode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%init_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init_offset"   --->   Operation 18 'read' 'init_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_1_i_loc = alloca i64 1"   --->   Operation 19 'alloca' 'state_ivlCurrRange_1_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_ln59_loc = alloca i64 1"   --->   Operation 20 'alloca' 'phi_ln59_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_i_loc = alloca i64 1"   --->   Operation 21 'alloca' 'state_bstate_currIdx_0_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_i_loc = alloca i64 1"   --->   Operation 22 'alloca' 'state_bstate_held_aligned_word_0_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_i_loc = alloca i64 1"   --->   Operation 23 'alloca' 'state_bstate_n_bits_held_0_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %init_offset_read, void %._crit_edge, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit" [src/arith_dec.cpp:84]   --->   Operation 24 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%retVal = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %bStream" [src/utils.cpp:5]   --->   Operation 25 'read' 'retVal' <Predicate = (init_offset_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%retVal_8 = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %bStream1" [src/utils.cpp:5]   --->   Operation 26 'read' 'retVal_8' <Predicate = (init_offset_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_8, i32 7" [src/utils.cpp:42]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (init_offset_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%retVal_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %retVal, i1 %tmp" [src/utils.cpp:42]   --->   Operation 28 'bitconcatenate' 'retVal_2' <Predicate = (init_offset_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i9 %retVal_2" [src/utils.cpp:11]   --->   Operation 29 'zext' 'zext_ln11' <Predicate = (init_offset_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln86 = br void %._crit_edge" [src/arith_dec.cpp:86]   --->   Operation 30 'br' 'br_ln86' <Predicate = (init_offset_read)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_V_read_assign = phi i32 510, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit, i32 %state_ivlCurrRange_V_read_1, void"   --->   Operation 31 'phi' 'state_ivlCurrRange_V_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_read_assign = phi i32 2, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit, i32 %state_bstate_currIdx_read_1, void"   --->   Operation 32 'phi' 'state_bstate_currIdx_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_read_assign = phi i8 7, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit, i8 %state_bstate_n_bits_held_read_1, void"   --->   Operation 33 'phi' 'state_bstate_n_bits_held_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_read_assign = phi i8 %retVal_8, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit, i8 %state_bstate_held_aligned_word_read_1, void"   --->   Operation 34 'phi' 'state_bstate_held_aligned_word_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_ivlOffset_V_read_assign = phi i32 %zext_ln11, void %_ZN8ArithDec4initEPhR8_arith_t.12.31.44.57.70.83.96.109.exit, i32 %state_ivlOffset_V_read_1, void" [src/utils.cpp:11]   --->   Operation 35 'phi' 'state_ivlOffset_V_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %mode_offset_read, void %codeRepl, void %_ifconv" [src/arith_dec.cpp:88]   --->   Operation 36 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %ctxAddr_offset_read" [src/arith_dec.cpp:17]   --->   Operation 37 'zext' 'zext_ln17' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ctxTables_addr = getelementptr i8 %ctxTables, i64 0, i64 %zext_ln17" [src/arith_dec.cpp:17]   --->   Operation 38 'getelementptr' 'ctxTables_addr' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%ctxState = load i9 %ctxTables_addr" [src/arith_dec.cpp:17]   --->   Operation 39 'load' 'ctxState' <Predicate = (!mode_offset_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%ctxState = load i9 %ctxTables_addr" [src/arith_dec.cpp:17]   --->   Operation 40 'load' 'ctxState' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%pState = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %ctxState, i32 1, i32 6" [src/arith_dec.cpp:30->src/arith_dec.cpp:89]   --->   Operation 41 'partselect' 'pState' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%qRangeIdx = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %state_ivlCurrRange_V_read_assign, i32 6, i32 7"   --->   Operation 42 'partselect' 'qRangeIdx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %pState, i2 %qRangeIdx" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 43 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %tmp_3" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 44 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lpsTable_addr = getelementptr i8 %lpsTable, i64 0, i64 %zext_ln34" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 45 'getelementptr' 'lpsTable_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%ivlLpsRange = load i8 %lpsTable_addr" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 46 'load' 'ivlLpsRange' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%ivlLpsRange = load i8 %lpsTable_addr" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 47 'load' 'ivlLpsRange' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %ivlLpsRange" [src/arith_dec.cpp:34->src/arith_dec.cpp:89]   --->   Operation 48 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%sub_ln229_1 = sub i32 %state_ivlCurrRange_V_read_assign, i32 %zext_ln34_1"   --->   Operation 49 'sub' 'sub_ln229_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %ctxState" [src/arith_dec.cpp:24]   --->   Operation 50 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%transMPS_addr = getelementptr i7 %transMPS, i64 0, i64 %zext_ln24" [src/arith_dec.cpp:22]   --->   Operation 51 'getelementptr' 'transMPS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%transMPS_load = load i7 %transMPS_addr" [src/arith_dec.cpp:22]   --->   Operation 52 'load' 'transMPS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%transLPS_addr = getelementptr i7 %transLPS, i64 0, i64 %zext_ln24" [src/arith_dec.cpp:24]   --->   Operation 53 'getelementptr' 'transLPS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.32ns)   --->   "%transLPS_load = load i7 %transLPS_addr" [src/arith_dec.cpp:24]   --->   Operation 54 'load' 'transLPS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>

State 4 <SV = 3> <Delay = 6.72>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bStream_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bStream" [src/arith_dec.cpp:89]   --->   Operation 55 'read' 'bStream_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bStream1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bStream1" [src/arith_dec.cpp:89]   --->   Operation 56 'read' 'bStream1_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1076_1)   --->   "%valMps = trunc i8 %ctxState" [src/arith_dec.cpp:29->src/arith_dec.cpp:89]   --->   Operation 57 'trunc' 'valMps' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln1076_1 = icmp_ugt  i32 %sub_ln229_1, i32 %state_ivlOffset_V_read_assign"   --->   Operation 58 'icmp' 'icmp_ln1076_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (2.32ns)   --->   "%transMPS_load = load i7 %transMPS_addr" [src/arith_dec.cpp:22]   --->   Operation 59 'load' 'transMPS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%sub_ln229_2 = sub i32 %state_ivlOffset_V_read_assign, i32 %sub_ln229_1"   --->   Operation 60 'sub' 'sub_ln229_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%transLPS_load = load i7 %transLPS_addr" [src/arith_dec.cpp:24]   --->   Operation 61 'load' 'transLPS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1076_1)   --->   "%xor_ln1076 = xor i1 %icmp_ln1076_1, i1 1"   --->   Operation 62 'xor' 'xor_ln1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln1076_1 = xor i1 %valMps, i1 %xor_ln1076"   --->   Operation 63 'xor' 'xor_ln1076_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.69ns)   --->   "%select_ln1076 = select i1 %icmp_ln1076_1, i32 %sub_ln229_1, i32 %zext_ln34_1"   --->   Operation 64 'select' 'select_ln1076' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln1076_1 = select i1 %icmp_ln1076_1, i7 %transMPS_load, i7 %transLPS_load"   --->   Operation 65 'select' 'select_ln1076_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1076 = zext i7 %select_ln1076_1"   --->   Operation 66 'zext' 'zext_ln1076' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln1076_2 = select i1 %icmp_ln1076_1, i32 %state_ivlOffset_V_read_assign, i32 %sub_ln229_2"   --->   Operation 67 'select' 'select_ln1076_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln24 = store i8 %zext_ln1076, i9 %ctxTables_addr" [src/arith_dec.cpp:24]   --->   Operation 68 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 69 [2/2] (1.58ns)   --->   "%call_ln5 = call void @decode_decision_Pipeline_VITIS_LOOP_53_1, i8 %state_bstate_n_bits_held_read_assign, i8 %state_bstate_held_aligned_word_read_assign, i32 %state_bstate_currIdx_read_assign, i32 %select_ln1076_2, i32 %select_ln1076, i8 %bStream_read_1, i8 %bStream1_read_1, i8 %p_read_4, i8 %p_read_3, i8 %state_bstate_n_bits_held_0_i_loc, i8 %state_bstate_held_aligned_word_0_i_loc, i32 %state_bstate_currIdx_0_i_loc, i32 %phi_ln59_loc, i32 %state_ivlCurrRange_1_i_loc" [src/utils.cpp:5]   --->   Operation 69 'call' 'call_ln5' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 70 [1/2] (2.45ns)   --->   "%call_ln5 = call void @decode_decision_Pipeline_VITIS_LOOP_53_1, i8 %state_bstate_n_bits_held_read_assign, i8 %state_bstate_held_aligned_word_read_assign, i32 %state_bstate_currIdx_read_assign, i32 %select_ln1076_2, i32 %select_ln1076, i8 %bStream_read_1, i8 %bStream1_read_1, i8 %p_read_4, i8 %p_read_3, i8 %state_bstate_n_bits_held_0_i_loc, i8 %state_bstate_held_aligned_word_0_i_loc, i32 %state_bstate_currIdx_0_i_loc, i32 %phi_ln59_loc, i32 %state_ivlCurrRange_1_i_loc" [src/utils.cpp:5]   --->   Operation 70 'call' 'call_ln5' <Predicate = true> <Delay = 2.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_i_loc_load = load i8 %state_bstate_n_bits_held_0_i_loc"   --->   Operation 71 'load' 'state_bstate_n_bits_held_0_i_loc_load' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_i_loc_load = load i8 %state_bstate_held_aligned_word_0_i_loc"   --->   Operation 72 'load' 'state_bstate_held_aligned_word_0_i_loc_load' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_i_loc_load = load i32 %state_bstate_currIdx_0_i_loc"   --->   Operation 73 'load' 'state_bstate_currIdx_0_i_loc_load' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%phi_ln59_loc_load = load i32 %phi_ln59_loc"   --->   Operation 74 'load' 'phi_ln59_loc_load' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_1_i_loc_load = load i32 %state_ivlCurrRange_1_i_loc"   --->   Operation 75 'load' 'state_ivlCurrRange_1_i_loc_load' <Predicate = (!mode_offset_read)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!mode_offset_read)> <Delay = 1.58>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_1 = phi i32 %state_ivlCurrRange_V_read_assign, void %_ifconv, i32 %state_ivlCurrRange_1_i_loc_load, void %codeRepl"   --->   Operation 77 'phi' 'state_ivlCurrRange_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_2 = phi i32 %select_ln13, void %_ifconv, i32 %state_bstate_currIdx_0_i_loc_load, void %codeRepl" [src/utils.cpp:13]   --->   Operation 78 'phi' 'state_bstate_currIdx_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_2 = phi i8 %select_ln13_1, void %_ifconv, i8 %state_bstate_n_bits_held_0_i_loc_load, void %codeRepl" [src/utils.cpp:13]   --->   Operation 79 'phi' 'state_bstate_n_bits_held_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_2 = phi i8 %retVal_12, void %_ifconv, i8 %state_bstate_held_aligned_word_0_i_loc_load, void %codeRepl"   --->   Operation 80 'phi' 'state_bstate_held_aligned_word_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%binVal_1 = phi i1 %xor_ln70, void %_ifconv, i1 %xor_ln1076_1, void %codeRepl" [src/arith_dec.cpp:70]   --->   Operation 81 'phi' 'binVal_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%state_ivlOffset_2 = phi i32 %ret_1, void %_ifconv, i32 %phi_ln59_loc_load, void %codeRepl"   --->   Operation 82 'phi' 'state_ivlOffset_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i113 <undef>, i32 %state_ivlCurrRange_1" [src/arith_dec.cpp:97]   --->   Operation 83 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i113 %mrv_s, i32 %state_bstate_currIdx_2" [src/arith_dec.cpp:97]   --->   Operation 84 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i113 %mrv_6, i8 %state_bstate_n_bits_held_2" [src/arith_dec.cpp:97]   --->   Operation 85 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i113 %mrv_7, i8 %state_bstate_held_aligned_word_2" [src/arith_dec.cpp:97]   --->   Operation 86 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i113 %mrv_8, i1 %binVal_1" [src/arith_dec.cpp:97]   --->   Operation 87 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i113 %mrv_9, i32 %state_ivlOffset_2" [src/arith_dec.cpp:97]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i113 %mrv_5" [src/arith_dec.cpp:97]   --->   Operation 89 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 5.16>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln13 = zext i8 %state_bstate_n_bits_held_read_assign" [src/utils.cpp:13]   --->   Operation 90 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i8 %state_bstate_n_bits_held_read_assign" [src/utils.cpp:13]   --->   Operation 91 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_read_assign, i8 0" [src/utils.cpp:13]   --->   Operation 92 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln14 = zext i8 %state_bstate_held_aligned_word_read_assign" [src/utils.cpp:14]   --->   Operation 93 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln23 = shl i32 255, i32 %zext_ln13" [src/utils.cpp:23]   --->   Operation 94 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln23 = trunc i32 %shl_ln23" [src/utils.cpp:23]   --->   Operation 95 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%xor_ln23 = xor i8 %trunc_ln23, i8 255" [src/utils.cpp:23]   --->   Operation 96 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%and_ln24 = and i8 %state_bstate_held_aligned_word_read_assign, i8 %xor_ln23" [src/utils.cpp:24]   --->   Operation 97 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %state_bstate_currIdx_read_assign" [src/utils.cpp:5]   --->   Operation 98 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%bStream_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bStream" [src/utils.cpp:5]   --->   Operation 99 'read' 'bStream_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%bStream1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bStream1" [src/utils.cpp:5]   --->   Operation 100 'read' 'bStream1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.82ns)   --->   "%retVal_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %bStream_read, i8 %bStream1_read, i8 %p_read_4, i8 %p_read_3, i2 %trunc_ln5" [src/utils.cpp:5]   --->   Operation 101 'mux' 'retVal_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_read_assign, i32 1" [src/utils.cpp:6]   --->   Operation 102 'add' 'add_ln6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_14, i32 7" [src/utils.cpp:42]   --->   Operation 103 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %and_ln24, i1 %tmp_2" [src/utils.cpp:42]   --->   Operation 104 'bitconcatenate' 'retVal_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13_1, i9 511" [src/utils.cpp:14]   --->   Operation 105 'add' 'add_ln14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 106 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_10 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 107 'lshr' 'retVal_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_11 = trunc i32 %retVal_10" [src/utils.cpp:11]   --->   Operation 108 'trunc' 'retVal_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln11_1 = zext i1 %retVal_11" [src/utils.cpp:11]   --->   Operation 109 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_bstate_n_bits_held_read_assign, i8 255" [src/utils.cpp:16]   --->   Operation 110 'add' 'add_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.69ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i32 %add_ln6, i32 %state_bstate_currIdx_read_assign" [src/utils.cpp:13]   --->   Operation 111 'select' 'select_ln13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.24ns)   --->   "%select_ln13_1 = select i1 %icmp_ln13, i8 7, i8 %add_ln16" [src/utils.cpp:13]   --->   Operation 112 'select' 'select_ln13_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.24ns)   --->   "%retVal_12 = select i1 %icmp_ln13, i8 %retVal_14, i8 %state_bstate_held_aligned_word_read_assign" [src/utils.cpp:13]   --->   Operation 113 'select' 'retVal_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_15 = select i1 %icmp_ln13, i9 %retVal_4, i9 %zext_ln11_1" [src/utils.cpp:13]   --->   Operation 114 'select' 'retVal_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln1543 = trunc i32 %state_ivlOffset_V_read_assign"   --->   Operation 115 'trunc' 'trunc_ln1543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (3.25ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln, i9 %retVal_15"   --->   Operation 117 'or' 'or_ln1543' <Predicate = true> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %state_ivlOffset_V_read_assign, i32 8, i32 30"   --->   Operation 118 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.45>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_1, i9 %or_ln1543"   --->   Operation 119 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret, i32 %state_ivlCurrRange_V_read_assign"   --->   Operation 120 'icmp' 'icmp_ln1076' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret, i32 %state_ivlCurrRange_V_read_assign"   --->   Operation 121 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.97ns)   --->   "%xor_ln70 = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:70]   --->   Operation 122 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.69ns)   --->   "%ret_1 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229" [src/arith_dec.cpp:70]   --->   Operation 123 'select' 'ret_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln92 = br void %._crit_edge1" [src/arith_dec.cpp:92]   --->   Operation 124 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ init_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_ivlCurrRange_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_ivlOffset_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_currIdx_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_n_bits_held_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_held_aligned_word_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctxAddr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctxTables]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lpsTable]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transMPS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transLPS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctxAddr_offset_read                         (read          ) [ 000000000]
p_read_3                                    (read          ) [ 001111010]
p_read_4                                    (read          ) [ 001111010]
state_bstate_held_aligned_word_read_1       (read          ) [ 000000000]
state_bstate_n_bits_held_read_1             (read          ) [ 000000000]
state_bstate_currIdx_read_1                 (read          ) [ 000000000]
state_ivlOffset_V_read_1                    (read          ) [ 000000000]
state_ivlCurrRange_V_read_1                 (read          ) [ 000000000]
mode_offset_read                            (read          ) [ 011111111]
init_offset_read                            (read          ) [ 010000000]
state_ivlCurrRange_1_i_loc                  (alloca        ) [ 001111111]
phi_ln59_loc                                (alloca        ) [ 001111111]
state_bstate_currIdx_0_i_loc                (alloca        ) [ 001111111]
state_bstate_held_aligned_word_0_i_loc      (alloca        ) [ 001111111]
state_bstate_n_bits_held_0_i_loc            (alloca        ) [ 001111111]
br_ln84                                     (br            ) [ 000000000]
retVal                                      (read          ) [ 000000000]
retVal_8                                    (read          ) [ 000000000]
tmp                                         (bitselect     ) [ 000000000]
retVal_2                                    (bitconcatenate) [ 000000000]
zext_ln11                                   (zext          ) [ 000000000]
br_ln86                                     (br            ) [ 000000000]
state_ivlCurrRange_V_read_assign            (phi           ) [ 001111111]
state_bstate_currIdx_read_assign            (phi           ) [ 001111010]
state_bstate_n_bits_held_read_assign        (phi           ) [ 001111010]
state_bstate_held_aligned_word_read_assign  (phi           ) [ 001111010]
state_ivlOffset_V_read_assign               (phi           ) [ 001110010]
br_ln88                                     (br            ) [ 000000000]
zext_ln17                                   (zext          ) [ 000000000]
ctxTables_addr                              (getelementptr ) [ 001110000]
ctxState                                    (load          ) [ 000110000]
pState                                      (partselect    ) [ 000000000]
qRangeIdx                                   (partselect    ) [ 000000000]
tmp_3                                       (bitconcatenate) [ 000000000]
zext_ln34                                   (zext          ) [ 000000000]
lpsTable_addr                               (getelementptr ) [ 000100000]
ivlLpsRange                                 (load          ) [ 000000000]
zext_ln34_1                                 (zext          ) [ 000010000]
sub_ln229_1                                 (sub           ) [ 000010000]
zext_ln24                                   (zext          ) [ 000000000]
transMPS_addr                               (getelementptr ) [ 000010000]
transLPS_addr                               (getelementptr ) [ 000010000]
bStream_read_1                              (read          ) [ 000001000]
bStream1_read_1                             (read          ) [ 000001000]
valMps                                      (trunc         ) [ 000000000]
icmp_ln1076_1                               (icmp          ) [ 000000000]
transMPS_load                               (load          ) [ 000000000]
sub_ln229_2                                 (sub           ) [ 000000000]
transLPS_load                               (load          ) [ 000000000]
xor_ln1076                                  (xor           ) [ 000000000]
xor_ln1076_1                                (xor           ) [ 000001101]
select_ln1076                               (select        ) [ 000001000]
select_ln1076_1                             (select        ) [ 000000000]
zext_ln1076                                 (zext          ) [ 000000000]
select_ln1076_2                             (select        ) [ 000001000]
store_ln24                                  (store         ) [ 000000000]
call_ln5                                    (call          ) [ 000000000]
state_bstate_n_bits_held_0_i_loc_load       (load          ) [ 000000000]
state_bstate_held_aligned_word_0_i_loc_load (load          ) [ 000000000]
state_bstate_currIdx_0_i_loc_load           (load          ) [ 000000000]
phi_ln59_loc_load                           (load          ) [ 000000000]
state_ivlCurrRange_1_i_loc_load             (load          ) [ 000000000]
br_ln0                                      (br            ) [ 000000000]
state_ivlCurrRange_1                        (phi           ) [ 000000100]
state_bstate_currIdx_2                      (phi           ) [ 000000100]
state_bstate_n_bits_held_2                  (phi           ) [ 000000100]
state_bstate_held_aligned_word_2            (phi           ) [ 000000100]
binVal_1                                    (phi           ) [ 000000100]
state_ivlOffset_2                           (phi           ) [ 000000100]
mrv_s                                       (insertvalue   ) [ 000000000]
mrv_6                                       (insertvalue   ) [ 000000000]
mrv_7                                       (insertvalue   ) [ 000000000]
mrv_8                                       (insertvalue   ) [ 000000000]
mrv_9                                       (insertvalue   ) [ 000000000]
mrv_5                                       (insertvalue   ) [ 000000000]
ret_ln97                                    (ret           ) [ 000000000]
zext_ln13                                   (zext          ) [ 000000000]
zext_ln13_1                                 (zext          ) [ 000000000]
icmp_ln13                                   (icmp          ) [ 000000000]
zext_ln14                                   (zext          ) [ 000000000]
shl_ln23                                    (shl           ) [ 000000000]
trunc_ln23                                  (trunc         ) [ 000000000]
xor_ln23                                    (xor           ) [ 000000000]
and_ln24                                    (and           ) [ 000000000]
trunc_ln5                                   (trunc         ) [ 000000000]
bStream_read                                (read          ) [ 000000000]
bStream1_read                               (read          ) [ 000000000]
retVal_14                                   (mux           ) [ 000000000]
add_ln6                                     (add           ) [ 000000000]
tmp_2                                       (bitselect     ) [ 000000000]
retVal_4                                    (bitconcatenate) [ 000000000]
add_ln14                                    (add           ) [ 000000000]
sext_ln14                                   (sext          ) [ 000000000]
retVal_10                                   (lshr          ) [ 000000000]
retVal_11                                   (trunc         ) [ 000000000]
zext_ln11_1                                 (zext          ) [ 000000000]
add_ln16                                    (add           ) [ 000000000]
select_ln13                                 (select        ) [ 000000101]
select_ln13_1                               (select        ) [ 000000101]
retVal_12                                   (select        ) [ 000000101]
retVal_15                                   (select        ) [ 000000000]
trunc_ln1543                                (trunc         ) [ 000000000]
shl_ln                                      (bitconcatenate) [ 000000000]
or_ln1543                                   (or            ) [ 000000001]
tmp_1                                       (partselect    ) [ 000000001]
ret                                         (bitconcatenate) [ 000000000]
icmp_ln1076                                 (icmp          ) [ 000000000]
sub_ln229                                   (sub           ) [ 000000000]
xor_ln70                                    (xor           ) [ 000000101]
ret_1                                       (select        ) [ 000000101]
br_ln92                                     (br            ) [ 000000101]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="init_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mode_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_ivlCurrRange_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlCurrRange_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_ivlOffset_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_bstate_currIdx_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_bstate_n_bits_held_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_bstate_held_aligned_word_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bStream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bStream1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ctxAddr_offset">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctxAddr_offset"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ctxTables">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctxTables"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="lpsTable">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpsTable"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="transMPS">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transMPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="transLPS">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transLPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_decision_Pipeline_VITIS_LOOP_53_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="state_ivlCurrRange_1_i_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_ivlCurrRange_1_i_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="phi_ln59_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln59_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_bstate_currIdx_0_i_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_0_i_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_bstate_held_aligned_word_0_i_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_held_aligned_word_0_i_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_bstate_n_bits_held_0_i_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_0_i_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ctxAddr_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctxAddr_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_3_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_4_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_bstate_held_aligned_word_read_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_held_aligned_word_read_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_bstate_n_bits_held_read_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_n_bits_held_read_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_bstate_currIdx_read_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_currIdx_read_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_ivlOffset_V_read_1_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_ivlOffset_V_read_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="state_ivlCurrRange_V_read_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_ivlCurrRange_V_read_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mode_offset_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_offset_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="init_offset_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_offset_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="retVal/1 bStream_read_1/4 bStream_read/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="retVal_8/1 bStream1_read_1/4 bStream1_read/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ctxTables_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctxTables_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ctxState/1 store_ln24/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="lpsTable_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpsTable_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ivlLpsRange/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="transMPS_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transMPS_addr/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transMPS_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="transLPS_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transLPS_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transLPS_load/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="state_ivlCurrRange_V_read_assign_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_ivlCurrRange_V_read_assign (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="state_ivlCurrRange_V_read_assign_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_ivlCurrRange_V_read_assign/1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="state_bstate_currIdx_read_assign_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="3"/>
<pin id="254" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_read_assign (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="state_bstate_currIdx_read_assign_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_currIdx_read_assign/1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="state_bstate_n_bits_held_read_assign_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="3"/>
<pin id="266" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_read_assign (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="state_bstate_n_bits_held_read_assign_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_n_bits_held_read_assign/1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="state_bstate_held_aligned_word_read_assign_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="3"/>
<pin id="278" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_read_assign (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="state_bstate_held_aligned_word_read_assign_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_held_aligned_word_read_assign/1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="state_ivlOffset_V_read_assign_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="3"/>
<pin id="290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="state_ivlOffset_V_read_assign (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="state_ivlOffset_V_read_assign_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_ivlOffset_V_read_assign/1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="state_ivlCurrRange_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_ivlCurrRange_1 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="state_ivlCurrRange_1_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="5"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_ivlCurrRange_1/6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="state_bstate_currIdx_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_2 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="state_bstate_currIdx_2_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_currIdx_2/6 "/>
</bind>
</comp>

<comp id="318" class="1005" name="state_bstate_n_bits_held_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_2 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="state_bstate_n_bits_held_2_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="2"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_n_bits_held_2/6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="state_bstate_held_aligned_word_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="329" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_2 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="state_bstate_held_aligned_word_2_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="2"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_held_aligned_word_2/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="binVal_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="binVal_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="binVal_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="2"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="binVal_1/6 "/>
</bind>
</comp>

<comp id="345" class="1005" name="state_ivlOffset_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_ivlOffset_2 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="state_ivlOffset_2_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_ivlOffset_2/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="3"/>
<pin id="357" dir="0" index="2" bw="8" slack="3"/>
<pin id="358" dir="0" index="3" bw="32" slack="3"/>
<pin id="359" dir="0" index="4" bw="32" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="0"/>
<pin id="361" dir="0" index="6" bw="8" slack="0"/>
<pin id="362" dir="0" index="7" bw="8" slack="0"/>
<pin id="363" dir="0" index="8" bw="8" slack="3"/>
<pin id="364" dir="0" index="9" bw="8" slack="3"/>
<pin id="365" dir="0" index="10" bw="8" slack="3"/>
<pin id="366" dir="0" index="11" bw="8" slack="3"/>
<pin id="367" dir="0" index="12" bw="32" slack="3"/>
<pin id="368" dir="0" index="13" bw="32" slack="3"/>
<pin id="369" dir="0" index="14" bw="32" slack="3"/>
<pin id="370" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln5/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="retVal_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal_2/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln11_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln17_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="pState_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="0"/>
<pin id="408" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pState/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="qRangeIdx_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="0" index="3" bw="4" slack="0"/>
<pin id="418" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="qRangeIdx/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="0"/>
<pin id="426" dir="0" index="2" bw="2" slack="0"/>
<pin id="427" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln34_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln34_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln229_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln24_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="valMps_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="2"/>
<pin id="453" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valMps/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln1076_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="3"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076_1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln229_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="3"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229_2/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln1076_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1076/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln1076_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1076_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln1076_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="0" index="2" bw="8" slack="1"/>
<pin id="480" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1076/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln1076_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1076_1/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1076_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1076/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln1076_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="3"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1076_2/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="state_bstate_n_bits_held_0_i_loc_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="5"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_i_loc_load/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="state_bstate_held_aligned_word_0_i_loc_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="5"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_held_aligned_word_0_i_loc_load/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="state_bstate_currIdx_0_i_loc_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="5"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_i_loc_load/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="phi_ln59_loc_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="5"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln59_loc_load/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="state_ivlCurrRange_1_i_loc_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="5"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_ivlCurrRange_1_i_loc_load/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mrv_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="113" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="mrv_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="113" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mrv_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="113" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mrv_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="113" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mrv_9_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="113" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mrv_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="113" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="113" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln13_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="3"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln13_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="3"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln13_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="3"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln14_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="3"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="shl_ln23_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln23_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln23_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln24_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="3"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="3"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="retVal_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="0" index="3" bw="8" slack="3"/>
<pin id="610" dir="0" index="4" bw="8" slack="3"/>
<pin id="611" dir="0" index="5" bw="2" slack="0"/>
<pin id="612" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="retVal_14/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="3"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="4" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="retVal_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal_4/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln14_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln14_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="retVal_10_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="9" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_10/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="retVal_11_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_11/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln11_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln16_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="3"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="32" slack="3"/>
<pin id="673" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln13_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="0"/>
<pin id="681" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="retVal_12_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="0" index="2" bw="8" slack="3"/>
<pin id="689" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retVal_12/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="retVal_15_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="9" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retVal_15/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln1543_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="3"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="shl_ln_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln1543_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="0"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="23" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="3"/>
<pin id="722" dir="0" index="2" bw="5" slack="0"/>
<pin id="723" dir="0" index="3" bw="6" slack="0"/>
<pin id="724" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="ret_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="23" slack="1"/>
<pin id="732" dir="0" index="2" bw="9" slack="1"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln1076_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="4"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub_ln229_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="4"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xor_ln70_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="ret_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_1/8 "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_read_3_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="3"/>
<pin id="763" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_read_4_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="3"/>
<pin id="769" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="773" class="1005" name="mode_offset_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="5"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_offset_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="state_ivlCurrRange_1_i_loc_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="state_ivlCurrRange_1_i_loc "/>
</bind>
</comp>

<comp id="786" class="1005" name="phi_ln59_loc_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="3"/>
<pin id="788" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln59_loc "/>
</bind>
</comp>

<comp id="792" class="1005" name="state_bstate_currIdx_0_i_loc_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="3"/>
<pin id="794" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_0_i_loc "/>
</bind>
</comp>

<comp id="798" class="1005" name="state_bstate_held_aligned_word_0_i_loc_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="3"/>
<pin id="800" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_0_i_loc "/>
</bind>
</comp>

<comp id="804" class="1005" name="state_bstate_n_bits_held_0_i_loc_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="3"/>
<pin id="806" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0_i_loc "/>
</bind>
</comp>

<comp id="810" class="1005" name="ctxTables_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="1"/>
<pin id="812" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctxTables_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="ctxState_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctxState "/>
</bind>
</comp>

<comp id="821" class="1005" name="lpsTable_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lpsTable_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="zext_ln34_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sub_ln229_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln229_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="transMPS_addr_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="1"/>
<pin id="840" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transMPS_addr "/>
</bind>
</comp>

<comp id="843" class="1005" name="transLPS_addr_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="7" slack="1"/>
<pin id="845" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transLPS_addr "/>
</bind>
</comp>

<comp id="848" class="1005" name="bStream_read_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bStream_read_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="bStream1_read_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bStream1_read_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="xor_ln1076_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="2"/>
<pin id="860" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln1076_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln1076_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1076 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln1076_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1076_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="select_ln13_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="878" class="1005" name="select_ln13_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="2"/>
<pin id="880" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="retVal_12_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="2"/>
<pin id="885" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="retVal_12 "/>
</bind>
</comp>

<comp id="888" class="1005" name="or_ln1543_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="1"/>
<pin id="890" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1543 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="23" slack="1"/>
<pin id="895" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="xor_ln70_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln70 "/>
</bind>
</comp>

<comp id="903" class="1005" name="ret_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="156" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="144" pin="2"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="138" pin="2"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="285"><net_src comp="180" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="132" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="297"><net_src comp="150" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="240" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="372"><net_src comp="264" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="373"><net_src comp="276" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="374"><net_src comp="252" pin="1"/><net_sink comp="354" pin=3"/></net>

<net id="375"><net_src comp="174" pin="2"/><net_sink comp="354" pin=6"/></net>

<net id="376"><net_src comp="180" pin="2"/><net_sink comp="354" pin=7"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="180" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="174" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="377" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="401"><net_src comp="114" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="195" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="240" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="403" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="413" pin="4"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="439"><net_src comp="208" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="240" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="458"><net_src comp="288" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="288" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="454" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="451" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="454" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="476" pin="3"/><net_sink comp="354" pin=5"/></net>

<net id="488"><net_src comp="454" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="221" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="234" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="501"><net_src comp="454" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="288" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="459" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="3"/><net_sink comp="354" pin=4"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="529"><net_src comp="72" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="302" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="312" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="321" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="330" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="339" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="348" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="264" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="264" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="264" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="74" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="276" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="561" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="78" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="276" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="252" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="80" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="174" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="180" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="601" pin="1"/><net_sink comp="605" pin=5"/></net>

<net id="621"><net_src comp="252" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="42" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="605" pin="6"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="44" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="46" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="595" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="623" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="565" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="82" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="575" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="264" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="78" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="569" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="617" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="252" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="569" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="52" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="663" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="690"><net_src comp="569" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="605" pin="6"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="276" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="698"><net_src comp="569" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="631" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="659" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="288" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="46" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="84" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="693" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="86" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="288" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="88" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="734"><net_src comp="92" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="729" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="240" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="729" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="240" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="735" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="68" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="735" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="729" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="741" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="120" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="354" pin=9"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="605" pin=4"/></net>

<net id="770"><net_src comp="126" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="354" pin=8"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="776"><net_src comp="162" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="94" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="354" pin=14"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="789"><net_src comp="98" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="354" pin=13"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="795"><net_src comp="102" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="354" pin=12"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="801"><net_src comp="106" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="354" pin=11"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="807"><net_src comp="110" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="354" pin=10"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="813"><net_src comp="188" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="818"><net_src comp="195" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="824"><net_src comp="201" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="829"><net_src comp="436" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="834"><net_src comp="440" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="841"><net_src comp="214" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="846"><net_src comp="227" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="851"><net_src comp="174" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="354" pin=6"/></net>

<net id="856"><net_src comp="180" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="354" pin=7"/></net>

<net id="861"><net_src comp="470" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="866"><net_src comp="476" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="354" pin=5"/></net>

<net id="871"><net_src comp="496" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="876"><net_src comp="669" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="881"><net_src comp="677" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="886"><net_src comp="685" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="891"><net_src comp="713" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="896"><net_src comp="719" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="901"><net_src comp="747" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="906"><net_src comp="753" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctxTables | {4 }
 - Input state : 
	Port: decode_decision : init_offset | {1 }
	Port: decode_decision : mode_offset | {1 }
	Port: decode_decision : state_ivlCurrRange_V_read | {1 }
	Port: decode_decision : state_ivlOffset_V_read | {1 }
	Port: decode_decision : state_bstate_currIdx_read | {1 }
	Port: decode_decision : state_bstate_n_bits_held_read | {1 }
	Port: decode_decision : state_bstate_held_aligned_word_read | {1 }
	Port: decode_decision : bStream | {1 4 7 }
	Port: decode_decision : bStream1 | {1 4 7 }
	Port: decode_decision : p_read | {1 }
	Port: decode_decision : p_read1 | {1 }
	Port: decode_decision : ctxAddr_offset | {1 }
	Port: decode_decision : ctxTables | {1 2 }
	Port: decode_decision : lpsTable | {2 3 }
	Port: decode_decision : transMPS | {3 4 }
	Port: decode_decision : transLPS | {3 4 }
  - Chain level:
	State 1
		retVal_2 : 1
		zext_ln11 : 2
		state_ivlCurrRange_V_read_assign : 1
		state_bstate_currIdx_read_assign : 1
		state_bstate_n_bits_held_read_assign : 1
		state_bstate_held_aligned_word_read_assign : 1
		state_ivlOffset_V_read_assign : 3
		ctxTables_addr : 1
		ctxState : 2
	State 2
		pState : 1
		tmp_3 : 2
		zext_ln34 : 3
		lpsTable_addr : 4
		ivlLpsRange : 5
	State 3
		zext_ln34_1 : 1
		sub_ln229_1 : 2
		transMPS_addr : 1
		transMPS_load : 2
		transLPS_addr : 1
		transLPS_load : 2
	State 4
		xor_ln1076 : 1
		xor_ln1076_1 : 1
		select_ln1076 : 1
		select_ln1076_1 : 1
		zext_ln1076 : 2
		select_ln1076_2 : 1
		store_ln24 : 3
		call_ln5 : 2
	State 5
	State 6
		state_ivlCurrRange_1 : 1
		state_bstate_currIdx_2 : 1
		state_bstate_n_bits_held_2 : 1
		state_bstate_held_aligned_word_2 : 1
		binVal_1 : 1
		state_ivlOffset_2 : 1
		mrv_s : 2
		mrv_6 : 3
		mrv_7 : 4
		mrv_8 : 5
		mrv_9 : 6
		mrv_5 : 7
		ret_ln97 : 8
	State 7
		shl_ln23 : 1
		trunc_ln23 : 2
		xor_ln23 : 3
		and_ln24 : 3
		tmp_2 : 1
		retVal_4 : 3
		add_ln14 : 1
		sext_ln14 : 2
		retVal_10 : 3
		retVal_11 : 4
		zext_ln11_1 : 5
		select_ln13 : 1
		select_ln13_1 : 1
		retVal_12 : 1
		retVal_15 : 6
		shl_ln : 1
		or_ln1543 : 7
	State 8
		icmp_ln1076 : 1
		sub_ln229 : 1
		xor_ln70 : 2
		ret_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|
|   call   | grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354 |   144   |   235   |
|----------|-----------------------------------------------------|---------|---------|
|          |                 select_ln1076_fu_476                |    0    |    32   |
|          |                select_ln1076_1_fu_483               |    0    |    7    |
|          |                select_ln1076_2_fu_496               |    0    |    32   |
|  select  |                  select_ln13_fu_669                 |    0    |    32   |
|          |                 select_ln13_1_fu_677                |    0    |    8    |
|          |                   retVal_12_fu_685                  |    0    |    8    |
|          |                   retVal_15_fu_693                  |    0    |    9    |
|          |                     ret_1_fu_753                    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|
|          |                  sub_ln229_1_fu_440                 |    0    |    39   |
|    sub   |                  sub_ln229_2_fu_459                 |    0    |    39   |
|          |                   sub_ln229_fu_741                  |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|
|          |                    add_ln6_fu_617                   |    0    |    39   |
|    add   |                   add_ln14_fu_639                   |    0    |    15   |
|          |                   add_ln16_fu_663                   |    0    |    15   |
|----------|-----------------------------------------------------|---------|---------|
|          |                 icmp_ln1076_1_fu_454                |    0    |    18   |
|   icmp   |                   icmp_ln13_fu_569                  |    0    |    11   |
|          |                  icmp_ln1076_fu_735                 |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|
|    mux   |                   retVal_14_fu_605                  |    0    |    20   |
|----------|-----------------------------------------------------|---------|---------|
|    shl   |                   shl_ln23_fu_579                   |    0    |    19   |
|----------|-----------------------------------------------------|---------|---------|
|   lshr   |                   retVal_10_fu_649                  |    0    |    19   |
|----------|-----------------------------------------------------|---------|---------|
|          |                  xor_ln1076_fu_464                  |    0    |    2    |
|    xor   |                 xor_ln1076_1_fu_470                 |    0    |    2    |
|          |                   xor_ln23_fu_589                   |    0    |    8    |
|          |                   xor_ln70_fu_747                   |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|
|    or    |                   or_ln1543_fu_713                  |    0    |    9    |
|----------|-----------------------------------------------------|---------|---------|
|    and   |                   and_ln24_fu_595                   |    0    |    8    |
|----------|-----------------------------------------------------|---------|---------|
|          |           ctxAddr_offset_read_read_fu_114           |    0    |    0    |
|          |                 p_read_3_read_fu_120                |    0    |    0    |
|          |                 p_read_4_read_fu_126                |    0    |    0    |
|          |  state_bstate_held_aligned_word_read_1_read_fu_132  |    0    |    0    |
|          |     state_bstate_n_bits_held_read_1_read_fu_138     |    0    |    0    |
|   read   |       state_bstate_currIdx_read_1_read_fu_144       |    0    |    0    |
|          |         state_ivlOffset_V_read_1_read_fu_150        |    0    |    0    |
|          |       state_ivlCurrRange_V_read_1_read_fu_156       |    0    |    0    |
|          |             mode_offset_read_read_fu_162            |    0    |    0    |
|          |             init_offset_read_read_fu_168            |    0    |    0    |
|          |                   grp_read_fu_174                   |    0    |    0    |
|          |                   grp_read_fu_180                   |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
| bitselect|                      tmp_fu_377                     |    0    |    0    |
|          |                     tmp_2_fu_623                    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|          |                   retVal_2_fu_385                   |    0    |    0    |
|          |                     tmp_3_fu_423                    |    0    |    0    |
|bitconcatenate|                   retVal_4_fu_631                   |    0    |    0    |
|          |                    shl_ln_fu_705                    |    0    |    0    |
|          |                      ret_fu_729                     |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|          |                   zext_ln11_fu_393                  |    0    |    0    |
|          |                   zext_ln17_fu_398                  |    0    |    0    |
|          |                   zext_ln34_fu_431                  |    0    |    0    |
|          |                  zext_ln34_1_fu_436                 |    0    |    0    |
|   zext   |                   zext_ln24_fu_446                  |    0    |    0    |
|          |                  zext_ln1076_fu_491                 |    0    |    0    |
|          |                   zext_ln13_fu_561                  |    0    |    0    |
|          |                  zext_ln13_1_fu_565                 |    0    |    0    |
|          |                   zext_ln14_fu_575                  |    0    |    0    |
|          |                  zext_ln11_1_fu_659                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|          |                    pState_fu_403                    |    0    |    0    |
|partselect|                   qRangeIdx_fu_413                  |    0    |    0    |
|          |                     tmp_1_fu_719                    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|          |                    valMps_fu_451                    |    0    |    0    |
|          |                  trunc_ln23_fu_585                  |    0    |    0    |
|   trunc  |                   trunc_ln5_fu_601                  |    0    |    0    |
|          |                   retVal_11_fu_655                  |    0    |    0    |
|          |                 trunc_ln1543_fu_701                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|          |                     mrv_s_fu_525                    |    0    |    0    |
|          |                     mrv_6_fu_531                    |    0    |    0    |
|insertvalue|                     mrv_7_fu_537                    |    0    |    0    |
|          |                     mrv_8_fu_543                    |    0    |    0    |
|          |                     mrv_9_fu_549                    |    0    |    0    |
|          |                     mrv_5_fu_555                    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   sext   |                   sext_ln14_fu_645                  |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   Total  |                                                     |   144   |   717   |
|----------|-----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------+--------+
|                                                  |   FF   |
+--------------------------------------------------+--------+
|              bStream1_read_1_reg_853             |    8   |
|              bStream_read_1_reg_848              |    8   |
|                 binVal_1_reg_336                 |    1   |
|                 ctxState_reg_815                 |    8   |
|              ctxTables_addr_reg_810              |    9   |
|               lpsTable_addr_reg_821              |    8   |
|             mode_offset_read_reg_773             |    1   |
|                 or_ln1543_reg_888                |    9   |
|                 p_read_3_reg_761                 |    8   |
|                 p_read_4_reg_767                 |    8   |
|               phi_ln59_loc_reg_786               |   32   |
|                 retVal_12_reg_883                |    8   |
|                   ret_1_reg_903                  |   32   |
|              select_ln1076_2_reg_868             |   32   |
|               select_ln1076_reg_863              |   32   |
|               select_ln13_1_reg_878              |    8   |
|                select_ln13_reg_873               |   32   |
|       state_bstate_currIdx_0_i_loc_reg_792       |   32   |
|          state_bstate_currIdx_2_reg_309          |   32   |
|     state_bstate_currIdx_read_assign_reg_252     |   32   |
|  state_bstate_held_aligned_word_0_i_loc_reg_798  |    8   |
|     state_bstate_held_aligned_word_2_reg_327     |    8   |
|state_bstate_held_aligned_word_read_assign_reg_276|    8   |
|     state_bstate_n_bits_held_0_i_loc_reg_804     |    8   |
|        state_bstate_n_bits_held_2_reg_318        |    8   |
|   state_bstate_n_bits_held_read_assign_reg_264   |    8   |
|        state_ivlCurrRange_1_i_loc_reg_780        |   32   |
|           state_ivlCurrRange_1_reg_299           |   32   |
|     state_ivlCurrRange_V_read_assign_reg_240     |   32   |
|             state_ivlOffset_2_reg_345            |   32   |
|       state_ivlOffset_V_read_assign_reg_288      |   32   |
|                sub_ln229_1_reg_831               |   32   |
|                   tmp_1_reg_893                  |   23   |
|               transLPS_addr_reg_843              |    7   |
|               transMPS_addr_reg_838              |    7   |
|               xor_ln1076_1_reg_858               |    1   |
|                 xor_ln70_reg_898                 |    1   |
|                zext_ln34_1_reg_826               |   32   |
+--------------------------------------------------+--------+
|                       Total                      |   651  |
+--------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_read_fu_174                   |  p0  |   2  |   8  |   16   |
|                   grp_read_fu_180                   |  p0  |   2  |   8  |   16   |
|                  grp_access_fu_195                  |  p0  |   2  |   9  |   18   ||    9    |
|                  grp_access_fu_208                  |  p0  |   2  |   8  |   16   ||    9    |
|                  grp_access_fu_221                  |  p0  |   2  |   7  |   14   ||    9    |
|                  grp_access_fu_234                  |  p0  |   2  |   7  |   14   ||    9    |
| grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354 |  p4  |   2  |  32  |   64   ||    9    |
| grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354 |  p5  |   2  |  32  |   64   ||    9    |
| grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354 |  p6  |   2  |   8  |   16   ||    9    |
| grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354 |  p7  |   2  |   8  |   16   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   254  ||  15.88  ||    72   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   144  |   717  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   72   |
|  Register |    -   |   651  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   795  |   789  |
+-----------+--------+--------+--------+
