--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jan 21 22:54:18 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets N_1]
            174 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 992.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/pixel_count_24_25__i6  (from N_1 +)
   Destination:    FD1S3IX    CD             \I1/pixel_count_24_25__i10  (to N_1 +)

   Delay:                   7.196ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      7.196ns data_path \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i10 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 992.644ns

 Path Details: \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/pixel_count_24_25__i6 (from N_1)
Route         7   e 1.559                                  \I1/pixel_count[6]
LUT4        ---     0.493              B to Z              \I1/i98_2_lut_rep_2
Route         2   e 1.141                                  \I1/n399
LUT4        ---     0.493              C to Z              \I1/i264_4_lut
Route         1   e 0.941                                  \I1/n291
LUT4        ---     0.493              B to Z              \I1/i2_4_lut
Route        11   e 1.632                                  \I1/n190
                  --------
                    7.196  (26.7% logic, 73.3% route), 4 logic levels.


Passed:  The following path meets requirements by 992.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/pixel_count_24_25__i6  (from N_1 +)
   Destination:    FD1S3IX    CD             \I1/pixel_count_24_25__i0  (to N_1 +)

   Delay:                   7.196ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      7.196ns data_path \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 992.644ns

 Path Details: \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/pixel_count_24_25__i6 (from N_1)
Route         7   e 1.559                                  \I1/pixel_count[6]
LUT4        ---     0.493              B to Z              \I1/i98_2_lut_rep_2
Route         2   e 1.141                                  \I1/n399
LUT4        ---     0.493              C to Z              \I1/i264_4_lut
Route         1   e 0.941                                  \I1/n291
LUT4        ---     0.493              B to Z              \I1/i2_4_lut
Route        11   e 1.632                                  \I1/n190
                  --------
                    7.196  (26.7% logic, 73.3% route), 4 logic levels.


Passed:  The following path meets requirements by 992.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/pixel_count_24_25__i6  (from N_1 +)
   Destination:    FD1S3IX    CD             \I1/pixel_count_24_25__i9  (to N_1 +)

   Delay:                   7.196ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      7.196ns data_path \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i9 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 992.644ns

 Path Details: \I1/pixel_count_24_25__i6 to \I1/pixel_count_24_25__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/pixel_count_24_25__i6 (from N_1)
Route         7   e 1.559                                  \I1/pixel_count[6]
LUT4        ---     0.493              B to Z              \I1/i98_2_lut_rep_2
Route         2   e 1.141                                  \I1/n399
LUT4        ---     0.493              C to Z              \I1/i264_4_lut
Route         1   e 0.941                                  \I1/n291
LUT4        ---     0.493              B to Z              \I1/i2_4_lut
Route        11   e 1.632                                  \I1/n190
                  --------
                    7.196  (26.7% logic, 73.3% route), 4 logic levels.

Report: 7.356 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets hsync_c]
            203 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.579ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/line_count_27_28__i10  (from hsync_c +)
   Destination:    FD1S3IX    CD             \I1/vsync_34  (to hsync_c +)

   Delay:                   6.261ns  (30.7% logic, 69.3% route), 4 logic levels.

 Constraint Details:

      6.261ns data_path \I1/line_count_27_28__i10 to \I1/vsync_34 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.579ns

 Path Details: \I1/line_count_27_28__i10 to \I1/vsync_34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/line_count_27_28__i10 (from hsync_c)
Route         2   e 1.198                                  \I1/line_count[9]
LUT4        ---     0.493              A to Z              \I1/i3_4_lut_adj_1
Route         3   e 1.258                                  \I1/n156
LUT4        ---     0.493              C to Z              \I1/i3_4_lut
Route         1   e 0.941                                  \I1/n8
LUT4        ---     0.493              B to Z              \I1/i4_3_lut
Route         1   e 0.941                                  \I1/n361
                  --------
                    6.261  (30.7% logic, 69.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.579ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/line_count_27_28__i9  (from hsync_c +)
   Destination:    FD1S3IX    CD             \I1/vsync_34  (to hsync_c +)

   Delay:                   6.261ns  (30.7% logic, 69.3% route), 4 logic levels.

 Constraint Details:

      6.261ns data_path \I1/line_count_27_28__i9 to \I1/vsync_34 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.579ns

 Path Details: \I1/line_count_27_28__i9 to \I1/vsync_34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/line_count_27_28__i9 (from hsync_c)
Route         2   e 1.198                                  \I1/line_count[8]
LUT4        ---     0.493              B to Z              \I1/i3_4_lut_adj_1
Route         3   e 1.258                                  \I1/n156
LUT4        ---     0.493              C to Z              \I1/i3_4_lut
Route         1   e 0.941                                  \I1/n8
LUT4        ---     0.493              B to Z              \I1/i4_3_lut
Route         1   e 0.941                                  \I1/n361
                  --------
                    6.261  (30.7% logic, 69.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.579ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \I1/line_count_27_28__i8  (from hsync_c +)
   Destination:    FD1S3IX    CD             \I1/vsync_34  (to hsync_c +)

   Delay:                   6.261ns  (30.7% logic, 69.3% route), 4 logic levels.

 Constraint Details:

      6.261ns data_path \I1/line_count_27_28__i8 to \I1/vsync_34 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.579ns

 Path Details: \I1/line_count_27_28__i8 to \I1/vsync_34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I1/line_count_27_28__i8 (from hsync_c)
Route         2   e 1.198                                  \I1/line_count[7]
LUT4        ---     0.493              C to Z              \I1/i3_4_lut_adj_1
Route         3   e 1.258                                  \I1/n156
LUT4        ---     0.493              C to Z              \I1/i3_4_lut
Route         1   e 0.941                                  \I1/n8
LUT4        ---     0.493              B to Z              \I1/i4_3_lut
Route         1   e 0.941                                  \I1/n361
                  --------
                    6.261  (30.7% logic, 69.3% route), 4 logic levels.

Report: 6.421 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets N_1]                     |  1000.000 ns|     7.356 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets hsync_c]                 |  1000.000 ns|     6.421 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  377 paths, 72 nets, and 151 connections (66.2% coverage)


Peak memory: 59256832 bytes, TRCE: 1703936 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
