// Seed: 1421231599
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    input wand id_10,
    output wand id_11,
    input tri id_12,
    output wand id_13,
    output wand id_14,
    input tri0 id_15,
    output wire id_16
);
  logic [7:0] id_18;
  assign id_18[1] = 1'b0;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10
  );
endmodule
