[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ21700SILR production of TEXAS INSTRUMENTS from the text:Output Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD023VOUT = 1.2 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nVOUT = 3.3 V\nVOUT = 5 V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUT\nRFBT\nRFBBVIN VOUT\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nLMZ21700 650-mA NanoModule With17-VMaximum InputVoltage\n11Features\n1•Integrated Inductor\n•Miniature 3.5mm×3.5mm×1.75 mmPackage\n•35-mm ²Solution Size (Single Sided)\n•–40°Cto125°CJunction Temperature Range\n•Adjustable Output Voltage\n•Integrated Compensation\n•Adjustable Soft-Start Function\n•Starts intoPre-Biased Loads\n•Power Good andEnable Pins\n•Seamless Transition toPower-Save Mode\n•Upto650mAOutput Current\n•Input Voltage Range 3Vto17V\n•Output Voltage Range 0.9Vto6V\n•Efficiency upto95%\n•1.5-µAShutdown Current\n•17-µAQuiescent Current\n•Create aCustom Design Using theLMZ21700\nWith WEBENCH®Power Designer2Applications\n•Point ofLoad Conversions from\n3.3-V, 5-V, or12-V Input Voltage\n•Space Constrained Applications\n•LDO Replacement\n3Description\nThe LMZ21700 Nano Module isaneasy-to-use step-\ndown DC/DC solution capable ofdriving upto650-\nmAload inspace-constrained applications. Only an\ninput capacitor, anoutput capacitor, asoft-start\ncapacitor, and two resistors arerequired forbasic\noperation.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMZ21700 µSIP(8) 3.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nspace\nspace\nspace\nspace\nSimplified Schematic\nEfficiency forVIN=12V\n2LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description .............................................. 9\n7.1 Overview ................................................................... 9\n7.2 Functional Block Diagram ......................................... 9\n7.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 12\n8Application andImplementation ........................ 13\n8.1 Application Information ............................................ 138.2 Typical Application ................................................. 13\n8.3 Do\'sandDon\'ts...................................................... 26\n9Power Supply Recommendations ...................... 26\n9.1 Voltage Range ........................................................ 26\n9.2 Current Capability ................................................... 26\n9.3 Input Connection .................................................... 26\n10Layout ................................................................... 27\n10.1 Layout Guidelines ................................................. 27\n10.2 Layout Example .................................................... 28\n11Device andDocumentation Support ................. 31\n11.1 Device Support .................................................... 31\n11.2 Development Support .......................................... 31\n11.3 Receiving Notification ofDocumentation Updates 31\n11.4 Community Resources .......................................... 31\n11.5 Trademarks ........................................................... 31\n11.6 Electrostatic Discharge Caution ............................ 31\n11.7 Glossary ................................................................ 31\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n12.1 Tape andReel Information ................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(November 2014) toRevision D Page\n•Remove Simple Switcher branding; addtopnavigator icon forTIreference design, Webench links, andT&Rcontent ......1\n•Moved Storage temperature toAbsMax table; replace Handling Ratings withESD Ratings table ..................................... 4\nChanges from Revision B(October 2014) toRevision C Page\n•Changed from Product Preview toProduction Data .............................................................................................................. 1\n•Changed toFinal Limits ......................................................................................................................................................... 5\nChanges from Revision A(October 2013) toRevision B Page\n•Added Device Information andHandling Rating tables, Feature Description, Application andImplementation Layout\nDevice andDocumentation Support andMechanical, Packaging, andOrderable Information, moved some curves to\nApplication Curves .................................................................................................................................................................. 1\n•Updated datasheet tonew TIstandards ................................................................................................................................ 1\nChanges from Original (August 2012) toRevision A Page\n•Changed Description .............................................................................................................................................................. 1\nTOP\nSS\nFB\nPG\nVOUTVIN\nEN\nVOS\nGND1\n2\n3\n4 5678\nPAD\n(GND)PAD\n(GND)\n3LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nFigure 1.LMZ21700 intheSIL0008E Package\nµSIPPackage\n8-Pin SIL\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 SS ISoft-start pin.Anexternal capacitor connected tothispinsets theinternal voltage reference\nramp time. Itcanbeused fortracking andsequencing.\n2 FB I Voltage feedback. Connect resistive voltage divider tothispintosettheoutput voltage.\n3 PG OOutput power good (High =VOUT ready, Low =VOUT below nominal regulation); open drain\n(requires pull-up resistor; goes lowimpedance when ENislow)\n4 VOUT OOutput Voltage. Connected tooneterminal oftheintegrated inductor. Connect output filter\ncapacitor between VOUT andPGND.\n5 GND I Ground forthepower MOSFETs andgate-drive circuitry.\n6 VOS I Output voltage sense pinandconnection forthecontrol loop circuitry.\n7 EN IEnable input (High =enabled, Low =disabled). Internal pulldown resistor keeps logic level\nlowifpinisleftfloating\n8 VIN I Supply voltage forcontrol circuitry andpower stage.\nPADElectrically connected toGND. Must besoldered toaground copper plane toachieve\nappropriate power dissipation andmechanical reliability.\n4LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, contact theTexas Instruments Sales Office/ Distributors foravailability and\nspecifications.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVIN −0.3 20 V\nEN,SS −0.3VIN+0.3 V\nw/20V\nmaxV\nFB,PG,VOS −0.3 7 V\nPGsink current 10 mA\nJunction temperature, TJ-MAX −40 125 °C\nMaximum lead temperature 260 °C\nStorage temperature, Tstg −65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n(1) Operating Ratings indicate conditions forwhich thedevice isintended tobefunctional, butdonotensure specific performance limits. For\nensured specifications, seetheElectrical Characteristics section.6.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltage 3 17 V\nOutput voltage 0.9 6 V\nRecommended load current 0 650 mA\nJunction temperature (TJ) −40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Junction-to-ambient thermal resistance (RθJA)isbased on4layer board thermal measurements, performed under theconditions and\nguidelines setforth intheJEDEC standards JESD51-1 toJESD51-11. RθJAvaries with PCB copper area, power dissipation, andairflow.6.4 Thermal Information\nTHERMAL METRIC(1)LMZ21700\nUNIT SIL0008E\n8PINS\nRθJA Junction-to-ambient thermal resistance(2)42.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 20.8 °C/W\nRθJB Junction-to-board thermal resistance 9.4 °C/W\nψJT Junction-to-top characterization parameter 1.5 °C/W\nψJB Junction-to-board characterization parameter 9.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.8 °C/W\n5LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) MinandMax limits are100% production tested at25°C.Limits over theoperating temperature range areguaranteed through correlation\nusing Statistical Quality Control (SQC) methods. Limits areused tocalculate National ’sAverage Outgoing Quality Level (AOQL).\n(2) Typical numbers areat25°Candrepresent themost likely parametric norm.6.5 Electrical Characteristics(1)\nLimits apply over therecommended operating junction temperature (TJ)range of-40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated thefollowing\nconditions apply: VIN=12V.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nSYSTEM PARAMETERS\nIQ Operating quiescent current EN=high, IOUT=0mA, TJ=-40°Cto\n85°C\ndevice notswitching17 25μA\nEN=high, IOUT=0mA, TJ=-40°Cto\n125°C\ndevice notswitching17 28μA\nISD Shutdown current EN=low, TJ=-40°Cto85°C 1.5 4μA\nEN=low, TJ=-40°Cto125°C 1.5 5μA\nVIN UVLO Input under voltage lock out\nrising threshold2.8 2.9 3 V\nVIN UVLO-HYS Input under voltage lock out\nhysteresis0.125 0.18 0.26 V\nTSD Thermal shutdown Rising Threshold 160 °C\nTSD-HYST Thermal shutdown hysteresis 30 °C\nCONTROL\nVIH,ENABLE Enable logic HIGH voltage 0.9 V\nVIL,ENABLE Enable logic LOW voltage 0.3 V\nILKG Input leakage current EN=VINorGND 0.01 1μA\nVTH_PG Power Good threshold voltage Rising (%VOUT) 92% 95% 98%\nFalling (%VOUT) 87% 90% 93%\nVOL_PG Power Good output lowvoltage IPG=-2mA 0.07 0.3 V\nILKG_PG Power Good leakage current VPG=1.8V 1 400 nA\nISS Softstart Pinsource current 2.2 2.5 2.8 μA\nPOWER STAGE\nRDS(ON) High-Side MOSFET ON\nResistanceVIN≥6V 82\nmΩ\nVIN=3V 120\nLow-Side MOSFET ON\nResistanceVIN≥6V 40\nmΩ\nVIN=3V 50\nL Integrated power inductor value 2.2 μH\nDCR Integrated power inductor DC\nresistance92 mΩ\nICL-HS High-Side MOSFET Current Limit TA=25°C 1.2 1.5 1.9 A\nICL-LS Low-Side MOSFET Current Limit TA=25°C 0.9 A\nICL-DC Output (DC) current limit VOUT=5V,TA=85°C 0.95 A\n6LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedElectrical Characteristics(1)(continued)\nLimits apply over therecommended operating junction temperature (TJ)range of-40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated thefollowing\nconditions apply: VIN=12V.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nOUTPUT\nVREF Internal reference voltage 0.7869 0.803 0.8191 V\nIFB Feedback pinleakage current VFB=0.8V 1 100 nA\nVOUT Light load initial voltage accuracy Power save mode, COUT=22µF,\nTA=-40°Cto85°C,1%FB\nResistors-2.3% 2.8%\nVOUT Load regulation VOUT=3.3V\nPWM mode operation0.05 % /A\nVOUT Line regulation 3V≤VIN≤17V,VOUT=3.3V,IOUT\n=650mA\nPWM mode operation0.02 % /V\nSYSTEM CHARACTERISTICS\nηFullLoad Efficiency VOUT=3.3V,IOUT=650mA 88%\nLight Load Efficiency VOUT=3.3V,IOUT=1mA 72%\nLoad Current (A)Power Dissipation (W)\n00.10.20.30.40.50.6 0.700.10.20.30.40.5\nD009VIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nLoad Current (A)Power Dissipation (W)\n00.10.20.30.40.50.6 0.700.10.20.30.40.5\nD008VIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nLoad Current (A)Power Dissipation (W)\n00.10.20.30.40.50.6 0.700.10.20.30.40.5\nD006VIN = 3.3 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nLoad Current (A)Power Dissipation (W)\n00.10.20.30.40.50.6 0.700.10.20.30.40.5\nD007VIN = 3.3 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nCopper Area (cm2)Thermal Resistance J-A (°C/W)\n0 5 10 15 202030405060708090100\nD0122-LAYER 70 µm (2 oz) Cu\n4-LAYER 70 µm (2 oz) Cu\nLoad Current (A)Power Dissipation (W)\n00.10.20.30.40.50.6 0.700.10.20.30.40.5\n005VIN = 3.3 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n7LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified thefollowing conditions apply: VIN=12V,TA=25°C\nFigure 2.Package Thermal Resistance vs.Board Copper\nArea, NoAirFlowVOUT=1.2V TA=85ºC\nFigure 3.Power Dissipation\nVOUT=1.8V TA=85ºC\nFigure 4.Power DissipationVOUT=2.5V TA=85ºC\nFigure 5.Power Dissipation\nVOUT=3.3V TA=85ºC\nFigure 6.Power DissipationVOUT=5V TA=85ºC\nFigure 7.Power Dissipation\nFrequency (MHz)Radiated Emissions (dBµV/m)\n0 200 400 600 800 100001020304050607080\nD002Evaluation Board\nEN 55022 Class B Limit\nEN 55022 Class A Limit\nFrequency (MHz)Conducted Emissions (dBµV)\n0.1 1 10 1000102030405060708090100\nD001Peak Emissions\nQuasi Peak Limit\nAverage Limit\nInput Voltage (V)Output Voltage (V)\n33.5 44.5 55.5 633.544.555.56\nD011IOUT = 0.2 A\nIOUT = 0.4 A\nIOUT = 0.65 A\nInput Voltage (V)Output Voltage (V)\n33.13.23.33.43.53.63.73.83.9 422.22.42.62.833.23.43.63.84\nD010IOUT = 0.2 A\nIOUT = 0.4 A\nIOUT = 0.65 A\n8LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified thefollowing conditions apply: VIN=12V,TA=25°C\nVOUT=5V TA=85ºC\nFigure 8.DropoutVOUT=3.3V TA=85ºC\nFigure 9.Dropout\nVIN=12V VOUT=3.3V IOUT=650mA\nFigure 10.Radiated EMIonEVMVIN=12V VOUT=3.3V IOUT=650mA\nLf=2.2µH Cf=1µF\nFigure 11.Conducted EMIonEVM\nCONTROL LOGIC2.2µH\nHIGH SIDE \nCURRENT\nLIMIT\nLOW SIDE\nCURRENT\nLIMITUVLO\nVREF+\n-tON TIMERDIRECT CONTROL\n & \nCOMPENSATION\nERROR \nAMPLIFIERCOMPARATOR6.6V \nCLAMP\nFBVOSPGVOUT VIN\nEN\nSS\nGND400k\x9f\nSOFTSTART \nCURRENT AND \nTRACKING5V LDO\nTHERMAL\nSHUTDOWNLDO\nBYPASSHIGH SIDE \nSWITCH\nLOW SIDE \nSWITCHINDUCTOR\n25pFZERO \n CURRENT\nDETECTLOW SIDE \nDRIVERHIGH SIDE DRIVER\nWITH INTERNAL BOOTSTRAP\nCFF+\n-\n+-\n9LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMZ21700 Nano Module isaneasy-to-use step-down DC/DC solution capable ofdriving upto650-mA load\ninspace-constrained applications. Only aninput capacitor, anoutput capacitor, asoft-start capacitor, and two\nresistors arerequired forbasic operation. The Nano Module comes in8-pin DFN footprint package with an\nintegrated inductor. The LMZ21700 architecture isbased onDCS-Control ™(direct control with seamless\ntransition into power save mode). This architecture combines thefast transient response and stability of\nhysteretic type converters along with theaccurate DCoutput regulation ofvoltage mode and current mode\nregulators.\nTheLMZ21700 architecture uses pulse width modulation (PWM) mode formedium andheavy load requirements\nand Power Save Mode (PSM) atlight loads forhigh efficiency. InPWM mode theswitching frequency is\ncontrolled over theinput voltage range. Thevalue depends ontheoutput voltage setting andistypically reduced\natlowoutput voltages toachieve higher efficiency. InPSM theswitching frequency decreases linearly with the\nload current. Since thearchitecture ofthedevice supports both operation modes (PWM and PSM) inasingle\ncircuit building block, thetransition between themodes ofoperation isseamless with minimal effect ontheoutput\nvoltage.\n7.2 Functional Block Diagram\nINDUCTOR\nEMBEDDED BUCK ICFR-4 LAMINATE\nSUBSTRATEBOTTOM \nCOPPER PATTERN\n10LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFunctional Block Diagram (continued)\n7.2.1 Package Construction\nInorder toachieve asmall solution size theLMZ21700 Nano Module comes inaninnovative MicroSiP ™\npackage. The construction consists ofasynchronous buck converter ICembedded inside anFR-4 laminate\nsubstrate, with apower inductor mounted ontopofthesubstrate material. See Figure 12andFigure 13below.\nThe bottom (landing pads) ofthepackage resemble atypical 8-pin DFN package. See theMechanical drawings\nattheendofthedatasheet fordetails ontherecommended landing pattern andsolder paste stencil information.\nFigure 12.LMZ21700 intheSIL0008E Package\nFigure 13.LMZ21700 Package Construction Cross Section\n(Illustration Only, NottoScale)\n11LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Input Undervoltage Lockout\nThe LMZ21700 features input undervoltage lockout (UVLO) circuit. Itmonitors theinput voltage level and\nprevents thedevice from switching thepower MOSFETs ifVINisnothigh enough. The typical VINUVLO rising\nthreshold is2.9Vwith 180mVofhysteresis.\n7.3.2 Enable Input (EN)\nThe enable pin(EN) isweakly pulled down internally through a400kΩresistor tokeep ENlogic lowwhen the\npinisfloating. The pulldown resistor isnotconnected when ENissethigh. Once thevoltage ontheenable pin\n(EN) issethigh theNano Module willstart operation. IfENissetlow(<0.3V)theLMZ21700 willenter\nshutdown mode. Thetypical shutdown quiescent current is1.5μA.\n7.3.3 Soft-Start andTracking Function (SS)\nWhen ENissethigh fordevice operation theLMZ21700 starts switching after 50-μsdelay andtheoutput voltage\nwillstart rising. The VOUTrising slope iscontrolled bytheexternal capacitor CSSconnected tothesoft-start (SS)\npin.The nano module hasa2.5μAconstant current source internally connected totheSSpintoprogram the\nsoftstart time TSS:\nTSS=CSSx1.25 V/2.5μA (1)\nThe softstart capacitor voltage isreset tozero volts when ENispulled lowand when thethermal protection is\nactive.\nIftracking function isdesired, theSSpincanbeused totrack external voltage. Iftheapplied external tracking\nvoltage isbetween 100mVand1.2V,theFBvoltage willfollow SSaccording tothefollowing relationship:\nVFB=0.64 xVSS (2)\n7.3.4 Power Good Function (PG)\nTheLMZ21700 features aPower Good (PG) function which canbeused forsequencing ofmultiple rails. ThePG\npinisanopen-drain output andrequires apullup resistor RPGtoVOUT(oranyother external voltage less than 7\nV).When theNano Module isenabled and UVLO issatisfied, thepower good function starts monitoring the\noutput voltage. The PGpiniskept atlogic lowiftheoutput hasnotreached theproper regulation voltage. Refer\ntotheElectrical Characteristics table forthePGvoltage thresholds. The PGpincansink 2mAofcurrent which\nsets theminimum limit oftheRPGresistance value:\nRPG-MIN =VPULL-UP /2mA (3)\nThePGpingoes lowimpedance ifthedevice isdisabled orthethermal protection isactive.\n7.3.5 Output Voltage Setting\nThe output voltage oftheLMZ21700 issetbyaresistive divider from VOUTtoGND, connected tothefeedback\n(FB) pin.The output voltage canbesetbetween 0.9Vand6V.The voltage attheFBpinisregulated to0.8V.\nThe recommended minimum divider current is2μA.This sets amaximum limit onthebottom feedback resistor\nRFBB.Itsvalue should notexceed 400kΩ.The topfeedback resistor RFBTcanbecalculated using thefollowing\nformula:\nRFBT=RFBBx(VOUT/0.8–1) (4)\n7.3.6 Output Current Limit andOutput Short Circuit Protection\nTheLMZ21700 hasintegrated protection against heavy loads andoutput short circuit events. Both, thehigh-side\nFET and low-side FET have current monitoring circuitry. Ifthecurrent limit threshold ofthehigh-side FET is\nreached ,thehigh-side FET willbeturned offandthelow-side FET willbeturned ontoramp down theinductor\ncurrent. Once thecurrent through thelow-side FET hasdecreased below asafe level, thehigh-side device will\nbeallowed toturn onagain. The actual DCoutput current depends ontheinput voltage, output voltage, and\nswitching frequency. Refer totheApplication Curves section formore information.\n12LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Thermal Protection\nThe nano module monitors itsjunction temperature (Tj)and shuts itself offiftheitgets toohot. The thermal\nshutdown threshold forthejunction istypically 160°C.Both, high-side andlow-side FETs areturned offuntil the\njunction temperature hasdecreased under thehysteresis level, typically 30°Cbelow theshutdown temperature.\n7.4 Device Functional Modes\n7.4.1 PWM Mode Operation\nThe LMZ21700 operates inPWM mode when theoutput current isgreater than halftheinductor ripple current.\nThe frequency variation inPWM mode iscontrolled and depends ontheVINand VOUTsettings. Refer tothe\nApplication Curves section forswitching frequency graphs forseveral typical output voltage settings. Astheload\ncurrent isdecreased andthevalley oftheinductor current ripple reaches 0Athedevice enters PSM operation to\nmaintain high efficiency.\n7.4.2 PSM Operation\nOnce theload current decreases andthevalley oftheinductor current reaches 0A,theLMZ21700 willtransition\ntoPower Save Mode ofoperation. The device will remain inPSM aslong asthe inductor current is\ndiscontinuous. The switching frequency willdecrease linearly with theload current. IfVINdecreases toabout\n15%above VOUTthedevice willnotenter PSM andwillmaintain output regulation inPWM mode.\nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 1.21M \r\x031%\nRFBB 383k \r\x031%COMPONENT VALUES FOR VOUT=3.3V\nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 232k \r\x031%\nRFBB 44.2k \r\x031%COMPONENT VALUES FOR VOUT=5.0V\nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 147k \r\x031%\nRFBB 118k \r\x031%COMPONENT VALUES FOR VOUT=1.8V\nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 357k \r\x031%\nRFBB 169k \r\x031%COMPONENT VALUES FOR VOUT=2.5V\nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 41.2k \r\x031%\nRFBB 82.5k \r\x031%COMPONENT VALUES FOR VOUT=1.2V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n13LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ21700 isastep down DC-to-DC converter. Itisused toconvert higher DCvoltage toaregulated lower\nDCvoltage with maximum load current of650 mA. The following design procedure can beused toselect\ncomponents fortheLMZ21700. Alternatively, theWEBENCH®software can beused toselect from alarge\ndatabase ofcomponents, runelectrical simulations, andoptimize thedesign forspecific performance. Please go\ntowebench.ti.com toaccess theWEBENCH®tool.\n8.2 Typical Application\nForaquick start, thefollowing component values canbeused asadesign starting point forseveral typical output\nvoltage rails and650mAofoutput load current.\nFigure 14.Typical Applications Circuit Figure 15.External Component Values\n(VOUT=1.2V)\nFigure 16.External Component Values\n(VOUT=1.8V)Figure 17.External Component Values\n(VOUT=2.5V)\nFigure 18.External Component Values\n(VOUT=3.3V)Figure 19.External Component Values\n(VOUT=5.0V)\n14LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nThedesign procedure requires afewtypical design parameters. See Table 1below.\nTable 1.Design Parameters\nDesign Parameter Value\nInput Voltage (VIN) Range from 3.0Vto17V\nOutput Voltage (VOUT) Range from 0.9Vto6V\nOutput Current (IOUT) Upto650mA\nSoftstart time (TSS) Minimum of0.5msrecommended\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ21700 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Input Capacitor (CIN)\nLow ESR multi-layer ceramic capacitors (MLCC) arerecommended fortheinput capacitor oftheLMZ21700.\nUsing a≥10µFceramic input capacitor in≥0805 (2012 metric) case size with 25Vrating typically provides\nsufficient VINbypass. Use ofmultiple capacitors canalso beconsidered. Ceramic capacitors with X5R andX7R\ntemperature characteristics arerecommended. These provide anoptimal balance between small size, cost,\nreliability, and performance forapplications with limited space. The DCvoltage bias characteristics ofthe\ncapacitors must beconsidered when selecting theDCvoltage rating and case size ofthese components. The\neffective capacitance ofanMLCC istypically reduced bytheDCvoltage bias applied across itsterminals.\nSelecting apart with larger capacitance, larger case size, orhigher voltage rating can compensate forthe\ncapacitance loss duetotheDCvoltage bias effect. Forexample, a10µF,X7R, 25Vrated capacitor used under\n12VDCbias may have approximately 8µFeffective capacitance ina1210 (3225 metric) case size andabout 6\nµFina1206 (3216 metric) case size. Asanother example, a10µF,X7R, 16Vrated capacitor ina1210 (3225\nmetric) case size used at12VDCbias may have approximately 5.5µFeffective capacitance. Check the\ncapacitor specifications published bythemanufacturer.\n8.2.2.3 Output Capacitor (COUT)\nSimilarly totheinput capacitor, itisrecommended touse lowESR multi-layer ceramic capacitors forCOUT.\nCeramic capacitors with X5R andX7R temperature characteristics arerecommended. Use 10µForlarger value\nand consider theDCvoltage bias characteristics ofthecapacitor when choosing thecase size and voltage\nrating. Forstability, theoutput capacitor should beinthe10µF–200µFeffective capacitance range.\n8.2.2.4 Softstart Capacitor (CSS)\nThe softstart capacitor ischosen according tothedesired softstart time. Asdescribed intheSoftstart and\nTracking Function section thesoftstart time TSS=CSSx1.25 V/2.5μA.\n15LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedAminimum CSSvalue of1000 pFisrequired formonotonic VOUTramp up.\n8.2.2.5 Power Good Resistor (RPG)\nIfthePower Good function isused, apullupresistor RPGisnecessary from thePGpintoanexternal pull-up\nvoltage.\nTheminimum RPGvalue isrestricted bythepulldown current capability oftheinternal pulldown device.\nRPG-MIN =VPULL-UP /2mA (5)\nThe maximum RPGvalue isbased onthemaximum PGleakage current and theminimum “logic high”level\nsystem requirements:\nRPG-MAX =(VPULL-UP –VLOGIC-HIGH )/ILKG_PG (6)\n8.2.2.6 Feedback Resistors (RFBBandRFBT)\nThe feedback resistors RFBBand RFBTsetthedesired output voltage. Choose RFBBless than 400 kΩand\ncalculate thevalue forRFBTusing thefollowing formula:\nRFBT=RFBBx(VOUT/0.8–1) (7)\nENABLE 500mV/Div\n20MHz BW 1ms/DivPGOOD 1V/Div\nVOUT 500mV/DivILOAD 500mA/Div\n20MHz BW 1ms/DivVOUT 20mV/Div ACILOAD 500mA/Div\nLoad Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD013VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 VVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.6\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7Power Dissipation (W) \nLoad Current (A) VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 41.2k \r\x031%\nRFBB 82.5k \r\x031%COMPONENT VALUES FOR VOUT=1.2V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n16LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.2.3 Application Curves\n8.2.3.1 VOUT=1.2V\nFigure 20.Typical Applications Circuit Figure 21.External Component Values\n(VOUT=1.2V)\nFigure 22.Efficiency VOUT=1.2VFigure 23.Power Dissipation VOUT=1.2V\nFigure 24.Load Transient VOUT=1.2V Figure 25.Startup VOUT=1.2V\nLoad Current (A)Output Voltage (V)\n0.0001 0.001 0.01 0.1 11.191.1921.1941.1961.1981.21.2021.2041.206\nD014VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.60.7\n60 70 80 90 100 110 120 130Output Current (A) \nAmbient Temperature ( \x83C) VIN = 3.3 V\nVIN = 5 V\nVIN = 12 V\nVIN = 17 V\nC001 \n0.00.51.01.52.02.5\n0 2 4 6 8 10 12 14 16 18SWITCHING FREQUENCY (MHz) \nINPUT VOLTAGE (V) VOUT=1.2V\nC001 \n0.60.81.01.21.41.61.8\n0 2 4 6 8 10 12 14 16 18TYPICAL DC CURRENT LIMIT (A) \nINPUT VOLTAGE (V) C001 \n50mV/Div\n500MHz BW 1µs/DivCOUT1 = 22 \x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-T\nCOUT2 = 3x1000pF 0805 NP0 \nJohanson Dielectrics 500R15N102JV4TVOUT RIPPLE \nWITH 500MHz SCOPE BANDWIDTH\n10mV/Div\n20MHz BW 1µs/DivCOUT = 22\x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-TVOUT RIPPLE\n17LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 26.20MHz Oscilloscope Bandwidth\nOutput Voltage Ripple VOUT=1.2VFigure 27.500MHz Oscilloscope Bandwidth, 3x1000pF\nadditional output capacitance\nOutput Voltage Ripple andHFNoise VOUT=1.2V\nFigure 28.Typical Switching Frequency at650mA Load\nVOUT=1.2VFigure 29.Typical Current Limit VOUT=1.2V, TA=85°C\nFigure 30.Line andLoad Regulation VOUT=1.2VFigure 31.Thermal Derating forθJA=47ºC/W, VOUT=1.2V\n20MHz BW 1ms/DivVOUT 20mV/Div ACILOAD 500mA/Div\nENABLE 500mV/Div\n20MHz BW1ms/DivPGOOD 1V/Div\nVOUT 1V/DivILOAD 500mA/Div\nLoad Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD015VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 VVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.6\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7Power Dissipation (W) \nLoad Current (A) VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 147k \r\x031%\nRFBB 118k \r\x031%COMPONENT VALUES FOR VOUT=1.8V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n18LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.2.3.2 VOUT=1.8V\nFigure 32.Typical Applications Circuit Figure 33.External Component Values\n(VOUT=1.8V)\nFigure 34.Efficiency VOUT=1.8VFigure 35.Power Dissipation VOUT=1.8V\nFigure 36.Load Transient VOUT=1.8VFigure 37.Startup VOUT=1.8V\nLoad Current (A)Output Voltage (V)\n0.0001 0.001 0.01 0.1 11.791.7921.7941.7961.7981.81.8021.8041.8061.8081.81\nD016VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.60.7\n60 70 80 90 100 110 120 130Output Current (A) \nAmbient Temperature ( \x83C) VIN = 3.3 V\nVIN = 5 V\nVIN = 12 V\nVIN = 17 V\nC001 \n0.00.51.01.52.02.5\n0 2 4 6 8 10 12 14 16 18SWITCHING FREQUENCY (MHz) \nINPUT VOLTAGE (V) VOUT=1.8V\nC001 \n0.60.81.01.21.41.61.8\n0 2 4 6 8 10 12 14 16 18TYPICAL DC CURRENT LIMIT (A) \nINPUT VOLTAGE (V) C001 \n50mV/Div\n500MHz BW 1µs/DivCOUT1 = 22 \x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-T\nCOUT2 = 3x1000pF 0805 NP0 \nJohanson Dielectrics 500R15N102JV4TVOUT RIPPLE \nWITH 500MHz SCOPE BANDWIDTH\n10mV/Div\n20MHz BW 1µs/DivCOUT = 22\x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-TVOUT RIPPLE\n19LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 38.20MHz Oscilloscope Bandwidth\nOutput Voltage Ripple VOUT=1.8VFigure 39.500MHz Oscilloscope Bandwidth, 3x1000pF\nadditional output capacitance\nOutput Voltage Ripple andHFNoise VOUT=1.8V\nFigure 40.Typical Switching Frequency at650mA Load\nVOUT=1.8VFigure 41.Typical Current Limit VOUT=1.8V,TA=85°C\nFigure 42.Line andLoad Regulation VOUT=1.8VFigure 43.Thermal Derating forθJA=47ºC/W, VOUT=1.8V\n20MHz BW 1ms/DivVOUT 20mV/Div ACILOAD 500mA/Div\nENABLE 500mV/Div\n20MHz BW 1ms/DivPGOOD 2V/Div\nVOUT 1V/DivILOAD 500mA/Div\nLoad Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD017VIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 V\nVIN = 9 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.6\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7Power Dissipation (W) \nLoad Current (A) VIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 357k \r\x031%\nRFBB 169k \r\x031%COMPONENT VALUES FOR VOUT=2.5V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n20LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.2.3.3 VOUT=2.5V\nFigure 44.Typical Applications Circuit Figure 45.External Component Values\n(VOUT=2.5V)\nFigure 46.Efficiency VOUT=2.5VFigure 47.Power Dissipation VOUT=2.5V\nFigure 48.Load Transient VOUT=2.5VFigure 49.Startup VOUT=2.5V\nLoad Current (A)Output Voltage (V)\n0.0001 0.001 0.01 0.1 12.482.4822.4842.4862.4882.492.4922.4942.4962.4982.5\nD018VIN = 3 V\nVIN = 3.3 V\nVIN = 4.5 V\nVIN = 5 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.60.7\n60 70 80 90 100 110 120 130Output Current (A) \nAmbient Temperature ( \x83C) VIN = 5 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \n0.00.51.01.52.02.5\n0 2 4 6 8 10 12 14 16 18SWITCHING FREQUENCY (MHz) \nINPUT VOLTAGE (V) VOUT=2.5V\nC001 \n0.60.81.01.21.41.61.8\n0 2 4 6 8 10 12 14 16 18TYPICAL DC CURRENT LIMIT (A) \nINPUT VOLTAGE (V) C001 \n50mV/Div\n500MHz BW 1µs/DivCOUT1 = 22 \x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-T\nCOUT2 = 3x1000pF 0805 NP0 \nJohanson Dielectrics 500R15N102JV4TVOUT RIPPLE \nWITH 500MHz SCOPE BANDWIDTH\n10mV/Div\n20MHz BW 1µs/DivCOUT = 22\x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-TVOUT RIPPLE\n21LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 50.20MHz Oscilloscope Bandwidth\nOutput Voltage Ripple VOUT=2.5VFigure 51.500MHz Oscilloscope Bandwidth, 3x1000pF\nadditional output capacitance\nOutput Voltage Ripple andHFNoise VOUT=2.5V\nFigure 52.Typical Switching Frequency at650mA Load\nVOUT=2.5VFigure 53.Typical Current Limit VOUT=2.5V,TA=85°C\nFigure 54.Line andLoad Regulation VOUT=2.5VFigure 55.Thermal Derating forθJA=47ºC/W, VOUT=2.5V\n20MHz BW 1ms/DivVOUT 20mV/Div ACILOAD 500mA/Div\nENABLE 500mV/Div\n20MHz BW 1ms/DivPGOOD 2V/DivVOUT 1V/DivILOAD 500mA/Div\nLoad Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD019VIN = 4.5 V\nVIN = 5 V\nVIN = 9 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.6\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7Power Dissipation (W) \nLoad Current (A) VIN = 4.5 V\nVIN = 5 V\nVIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 1.21M \r\x031%\nRFBB 383k \r\x031%COMPONENT VALUES FOR VOUT=3.3V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n22LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.2.3.4 VOUT=3.3V\nFigure 56.Typical Applications Circuit Figure 57.External Component Values\n(VOUT=3.3V)\nFigure 58.Efficiency VOUT=3.3VFigure 59.Power Dissipation VOUT=3.3V\nFigure 60.Load Transient VOUT=3.3VFigure 61.Startup VOUT=3.3V\nLoad Current (A)Output Voltage (V)\n0.0001 0.001 0.01 0.1 13.33.3023.3043.3063.3083.313.3123.3143.316\nD020VIN = 4.5 V\nVIN = 5 V\nVIN = 9 VVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.60.7\n60 70 80 90 100 110 120 130Output Current (A) \nAmbient Temperature ( \x83C) VIN = 5 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \n0.00.51.01.52.02.5\n0 2 4 6 8 10 12 14 16 18SWITCHING FREQUENCY (MHz) \nINPUT VOLTAGE (V) VOUT=3.3V\nC001 \n0.60.81.01.21.41.61.8\n0 2 4 6 8 10 12 14 16 18TYPICAL DC CURRENT LIMIT (A) \nINPUT VOLTAGE (V) C001 \n50mV/Div\n500MHz BW 1µs/DivCOUT1 = 22 \x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-T\nCOUT2 = 3x1000pF 0805 NP0 \nJohanson Dielectrics 500R15N102JV4TVOUT RIPPLE \nWITH 500MHz SCOPE BANDWIDTH\n10mV/Div\n20MHz BW 1µs/DivCOUT = 22\x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-TVOUT RIPPLE\n23LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 62.20MHz Oscilloscope Bandwidth\nOutput Voltage Ripple VOUT=3.3VFigure 63.500MHz Oscilloscope Bandwidth, 3x1000 pF\nadditional output capacitance\nOutput Voltage Ripple andHFNoise VOUT=3.3V\nFigure 64.Typical Switching Frequency at650mA Load\nVOUT=3.3VFigure 65.Typical Current Limit VOUT=3.3V,TA=85°C\nFigure 66.Line andLoad Regulation VOUT=3.3VFigure 67.Thermal Derating forθJA=47ºC/W, VOUT=3.3V\n20MHz BW 1ms/DivVOUT 20mV/Div ACILOAD 500mA/Div\nENABLE 500mV/Div\n20MHz BW 1ms/DivPGOOD 5V/DivVOUT 2V/DivILOAD 500mA/Div\nLoad Current (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 10102030405060708090100\nD021VIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.6\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7Power Dissipation (W) \nLoad Current (A) VIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \nCIN 22 µF\x95 25V  X7R or X5R\nCSS 3300pF \x95\x0310V X7R or X5RCOUT 22 µF\x95 10V X7R or X5R\nRPG 10k \r\x03 1%RFBT 232k \r\x031%\nRFBB 44.2k \r\x031%COMPONENT VALUES FOR VOUT=5.0V\nVIN\nEN\nGNDSSLMZ21700CIN\nCSSVOUT\nPG\nFBVOS COUTRPG\nRFBT\nRFBBVINVOUT\n24LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.2.3.5 VOUT=5.0V\nFigure 68.Typical Applications Circuit Figure 69.External Component Values\n(VOUT=5.0V)\nFigure 70.Efficiency VOUT=5.0VFigure 71.Power Dissipation VOUT=5.0V\nFigure 72.Load Transient VOUT=5.0VFigure 73.Startup VOUT=5.0V\nLoad Current (A)Output Voltage (V)\n0.0001 0.001 0.01 0.1 14.994.99555.0055.015.0155.025.0255.035.0355.04\nD022VIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\n0.00.10.20.30.40.50.60.7\n60 70 80 90 100 110 120 130Output Current (A) \nAmbient Temperature ( \x83C) VIN = 9 V\nVIN = 12 V\nVIN = 15 V\nVIN = 17 V\nC001 \n0.00.51.01.52.02.5\n0 2 4 6 8 10 12 14 16 18SWITCHING FREQUENCY (MHz) \nINPUT VOLTAGE (V) VOUT=5.0V\nC001 \n0.60.81.01.21.41.61.8\n0 2 4 6 8 10 12 14 16 18TYPICAL DC CURRENT LIMIT (A) \nINPUT VOLTAGE (V) C001 \n50mV/Div\n500MHz BW 1µs/DivCOUT1 = 22 \x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-T\nCOUT2 = 3x1000pF 0805 NP0 \nJohanson Dielectrics 500R15N102JV4TVOUT RIPPLE \nWITH 500MHz SCOPE BANDWIDTH\n10mV/Div\n20MHz BW 1µs/DivCOUT = 22\x1dF 10V 0805 X5R\nTaiyo Yuden MK212BJ226MG-TVOUT RIPPLE\n25LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 74.20MHz Oscilloscope Bandwidth\nOutput Voltage Ripple VOUT=5.0VFigure 75.500MHz Oscilloscope Bandwidth, 3x1000 pF\nadditional output capacitance\nOutput Voltage Ripple andHFNoise VOUT=5.0V\nFigure 76.Typical Switching Frequency at650mALoad\nVOUT=5.0VFigure 77.Typical Current Limit VOUT=5.0V,TA=85°C\nFigure 78.Line andLoad Regulation VOUT=5.0VFigure 79.Thermal Derating forθJA=47ºC/W, VOUT=5.0V\n26LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.3 Do\'sandDon\'ts\n●DONOT exceed theAbsolute Maximum Ratings .\n●DONOT exceed theRecommended Operating Conditions .\n●DONOT exceed theESD Ratings .\n●DOfollow theDetailed Design Procedure .\n●DOfollow thePCB Layout Guidelines andLayout Example .\n●DOfollow thePower Supply Recommendations .\n●DOvisittheTIE2E Community Support Forum tohave your questions answered anddesigns reviewed.\n9Power Supply Recommendations\n9.1 Voltage Range\nThe voltage oftheinput supply must notexceed theAbsolute Maximum Ratings and theRecommended\nOperating Conditions oftheLMZ21700.\n9.2 Current Capability\nThe input supply must beable tosupply therequired input current totheLMZ21700 converter. The required\ninput current depends ontheapplication\'s minimum required input voltage (VIN-MIN ),therequired output power\n(VOUT×IOUT-MAX ),andtheconverter efficiency (η).\nIIN=VOUT×IOUT-MAX /(VIN-MIN ×η) (8)\nForexample, foradesign with 10Vminimum input voltage, 5Voutput, and 0.5Amaximum load, considering\n90%conversion efficiency, therequired input current is0.278 A.\n9.3 Input Connection\nLong input connection cables cancause issues with thenormal operation ofanybuck converter.\n9.3.1 Voltage Drops\nUsing long input wires toconnect thesupply totheinput ofanyconverter adds impedance inseries with the\ninput supply. This impedance cancause avoltage drop attheVIN pinoftheconverter when theoutput ofthe\nconverter isloaded. Iftheinput voltage isnear theminimum operating voltage, thisadded voltage drop can\ncause theconverter todrop outorreset. Iflong wires areused during testing, TIrecommends adding some bulk\n(forexample, electrolytic) capacitance attheinput oftheconverter.\n9.3.2 Stability\nThe added inductance oflong input cables together with theceramic (and lowESR) input capacitor canresult in\nanunderdamped RLC network attheinput ofthebuck converter. This cancause oscillations ontheinput and\ninstability. Iflong wires areused, itisrecommended toadd some electrolytic capacitance inparallel with the\nceramic input capacitor. Theelectrolytic capacitor\'s ESR willimprove thedamping.\nUse anelectrolytic capacitor with CELECTROLYTIC ≥4xCCERAMIC andESR ELECTROLYTIC ≈√(LCABLE /CCERAMIC )\nForexample, twocables (one forVINandoneforGND), each 1meter (~3ft)long with ~1.0 mmdiameter (18\nAWG), placed 1cm(~0.4 in)apart willform arectangular loop resulting inabout 1.2µHofinductance. The\ninductance inthisexample canbedecreased toalmost halfiftheinput wires aretwisted. Based ona22µF\nceramic input capacitor, therecommended parallel CELECTROLYTIC is≥88µF.Using a100 µFcapacitor willbe\nsufficient. The recommended ESR ELECTROLYTIC ≈0.23Ωorlarger, based onabout 1.2µHofinductance and 22\nµFofceramic input capacitance.\nSee application note SNVA489C formore details oninput filter design.\n27LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nThe PCB layout iscritical fortheproper operation ofanyDC/DC switching converter. Although using modules\ncansimplify thePCB layout process, care should stillbetaken tominimize theinductance inthehigh di/dt loops\nandtoprotect sensitive nodes. The following guidelines should befollowed when designing aboard layout with\ntheLMZ21700:\n10.1.1 Minimize theHigh di/dt Loop Area\nThe input capacitor, theVINterminal, and theGND terminal oftheLMZ21700 form ahigh di/dt loop. Place the\ninput capacitor asclose aspossible totheVINandGND terminals ofthemodule IC.This minimizes thearea of\nthehigh di/dt loop and results inlower inductance intheswitching current path. Lower inductance inthe\nswitching current path translates tolower voltage spikes ontheinternal switch node and lower noise onthe\noutput voltage. Make thecopper traces between theinput capacitor and theVINand GND terminals wide and\nshort forbetter current handling andminimized parasitic inductance.\n10.1.2 Protect theSensitive Nodes intheCircuit\nThe feedback node isasensitive circuit which canpick upnoise. Make thefeedback node assmall aspossible.\nThis can beachieved byplacing thefeedback divider asclose aspossible totheIC.Use thin traces tothe\nfeedback pininorder tominimize theparasitic capacitance toother nodes. The feedback network carries very\nsmall current and thick traces arenotnecessary. Another sensitive node toprotect istheVOS pin.Use athin\nandshort trace from theVOUTterminal oftheoutput capacitor totheVOS pin.The VOS pinisright next tothe\nGND terminal. Forvery noisy systems, asmall (0402 or0201) 0.1-µFcapacitor canbeplaced from VOS toGND\ntofilter high frequency noise ontheVOS line.\n10.1.3 Provide Thermal Path andShielding\nUsing theavailable layers inthePCB canhelp provide additional shielding andimproved thermal performance.\nLarge unbroken GND copper areas provide good thermal andreturn current paths. Flood unused PCB area with\nGND copper. Use thermal vias toconnect theGND copper between layers.\nThe required board area forproper thermal dissipation canbeestimated using thepower dissipation curves for\nthedesired output voltage and thepackage thermal resistance vs.board area curve. Refer tothepower\ndissipation graphs intheTypical Characteristics section. Using thepower dissipation (PDISS)forthedesigned\ninput andoutput voltage andthemax operating ambient temperature TAfortheapplication, estimate therequired\nthermal resistance RθJAwith thefollowing expression.\nRθJA-REQUIRED≤(125ºC–TA)/PDISS (9)\nCopper Area (cm2)Thermal Resistance J-A (°C/W)\n0 5 10 15 202030405060708090100\nD0122-LAYER 70 µm (2 oz) Cu\n4-LAYER 70 µm (2 oz) Cu\n28LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\nThen useFigure 80toestimate theboard copper area required toachieve thecalculated thermal resistance.\nFigure 80.Package Thermal Resistance vs.Board Copper Area, NoAirFlow\nForexample, foradesign with 17Vinput and 5Voutput and 0.65 Aload thepower dissipation according to\nFigure 7is0.43 W.\nFor85°Cambient temperature, theRθJA-REQUIRED is≤(125°C-85°C)/0.43 W,or≤93°C/W. Looking atFigure 80\ntheminimum copper area required toachieve thisthermal resistance with a4-layer board and 70µm(2oz)\ncopper isapproximately 1cm².\n10.2 Layout Example\nThefollowing example isfora4-layer board. Layers 2and4provide additional shielding andthermal path. Ifa2-\nlayer board isused, apply theLayer 1andLayer 3copper patterns forthetopandbottom layers, respectively.\nGNDVIN\nVOUTSS FB PG VOUTGND VIN VOS ENPLACE THE INPUT CAPACITOR AS CLOSE \nAS POSSIBLE TO THE MODULE VIN AND \nGND PINS\nLAYER 1\nLAYER 2\nLAYER 3\nLAYER 4GND\nPLACE THE FEEDBACK DIVIDER AS CLOSE \nAS POSSIBLE TO THE MODULE TO KEEP \nTHE FB NODE SMALL\nUNBROKEN GND PLANE FOR THERMAL \nPERFORMANCE AND SHIELDING\nENABLE CONNECTION\nVOS CONNECTION t KEEP AWAY FROM \nNOISE SOURCES\nCONNECTION TO THE SOFTSTART \nCAPACITOR\nUNBROKEN GND PLANE FOR THERMAL \nPERFORMANCE AND SHIELDINGGND VIAS TO MINIMIZE INDUCTANCE IN \nTHE di/dt LOOP \nPOWER GOOD FLAG CONNECTION\n29LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedLayout Example (continued)\nFigure 81.Layout example\nGNDVIN\nGND VOUTSS\nGNDGNDVIN\nEN\nVOSFB\nVOUTPGLAYER 1 LAYER 2\nLAYER 3\nVOS\nVOUT\nLAYER 4\n30LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedLayout Example (continued)\n10.2.1 High Density Layout Example forSpace Constrained Applications\n10.2.1.1 35-mm ²Solution Size (Single Sided)\nThe following layout example uses 0805 case size components fortheinput and output capacitors and 0402\ncase size components fortherestofthepassives.\nFigure 82.35-mm ²Solution Size (Single Sided)\n31LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\nVisit theTIE2E Community Support Forum tohave your questions answered anddesigns reviewed.\n11.2 Development Support\n11.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ21700 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nDCS-Control, MicroSiP, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4Reel\nDiameter\nUser Direction of FeedP1\n32LMZ21700\nSNVS872D –AUGUST 2012 –REVISED AUGUST 2018 www.ti.com\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n12.1 Tape andReel Information\nDevicePackage\nTypePackage\nDrawingPins SPQReel\nDiameter\n(mm)Reel\nWidth W1\n(mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ21700SILR uSiP SIL 8 3000 330.0 12.4 3.75 3.75 2.2 8.0 12.0 Q2\nLMZ21700SILT uSiP SIL 8 250 178.0 13.2 3.75 3.75 2.2 8.0 12.0 Q2\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n33LMZ21700\nwww.ti.com SNVS872D –AUGUST 2012 –REVISED AUGUST 2018\nProduct Folder Links: LMZ21700Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ21700SILR uSiP SIL 8 3000 383.0 353.0 58.0\nLMZ21700SILT uSiP SIL 8 250 223.0 194.0 35.0\nPACKAGE OPTION ADDENDUM\nwww.ti.com 24-Aug-2018\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead/Ball Finish\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ21700SILR ACTIVE uSiP SIL 83000Green (RoHS\n& no Sb/Br)NIAU Level-3-260C-168 HR -40 to 125 TXN7204EC\nD9\n7485\n1700\n1700 7485 D9\nLMZ21700SILT ACTIVE uSiP SIL 8250Green (RoHS\n& no Sb/Br)NIAU Level-3-260C-168 HR -40 to 125 TXN7204EC\nD9\n7485\n1700\n1700 7485 D9\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish\nvalue exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 24-Aug-2018\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n\n\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Mar-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ21700SILR ACTIVE uSiP SIL 83000RoHS & Green NIAU Level-3-260C-168 HR -40 to 125 7485\n1700 7485 D9Samples\nLMZ21700SILT ACTIVE uSiP SIL 8250RoHS & Green NIAU Level-3-260C-168 HR -40 to 125 7485\n1700 7485 D9Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Mar-2023\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 7-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ21700SILR uSiP SIL 83000 330.0 12.43.753.752.28.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 7-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ21700SILR uSiP SIL 83000 383.0 353.0 58.0\nPack Materials-Page 2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ21700SILR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3V to 17V
  - Output Voltage Range: 0.9V to 6V
- **Current Ratings:**
  - Maximum Output Current: 650 mA
- **Power Consumption:**
  - Quiescent Current: 17 µA (typical)
  - Shutdown Current: 1.5 µA (typical)
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - 8-Pin µSIP (SIL)
- **Special Features:**
  - Integrated inductor
  - Adjustable output voltage
  - Integrated compensation
  - Adjustable soft-start function
  - Power good and enable pins
  - Seamless transition to power-save mode
  - Starts into pre-biased loads
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 (according to JEDEC J-STD-020E)

#### Description:
The **LMZ21700** is a step-down DC/DC converter module designed for space-constrained applications. It integrates an inductor and requires minimal external components for operation, making it a compact solution for power management. The device is capable of delivering up to 650 mA of output current while maintaining high efficiency, with a maximum efficiency of up to 95%. The LMZ21700 operates in both PWM mode for medium to heavy loads and Power Save Mode (PSM) for light loads, ensuring optimal performance across varying load conditions.

#### Typical Applications:
- **Point of Load Conversions:** Ideal for converting higher DC voltages (3.3V, 5V, or 12V) to lower regulated voltages (0.9V to 6V) for various electronic devices.
- **Space-Constrained Applications:** Suitable for applications where board space is limited due to its small footprint.
- **LDO Replacement:** Can be used to replace linear regulators (LDOs) in applications requiring higher efficiency.
- **Consumer Electronics:** Commonly used in portable devices, sensors, and other battery-operated equipment where efficiency and size are critical.

This summary encapsulates the essential characteristics and applications of the LMZ21700SILR, providing a clear understanding of its capabilities and use cases in electronic designs.