From 3401b0f42770738425c2a361f346e124dc87b33c Mon Sep 17 00:00:00 2001
From: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Date: Tue, 24 Jan 2017 11:46:56 +0530
Subject: [PATCH 2/3] clk: pll: zynqmp: Remove the disable for pll

commit 18b0413295bae59f9db09aa459e27fd1ffbfa9b4 from
https://github.com/Xilinx/linux-xlnx.git

PLL disable is taken care by PMUFW.
Remove it from the pll code.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/clk/zynqmp/pll.c |   20 --------------------
 1 files changed, 0 insertions(+), 20 deletions(-)

diff --git a/drivers/clk/zynqmp/pll.c b/drivers/clk/zynqmp/pll.c
index d9ae8aa..6b20ce8 100644
--- a/drivers/clk/zynqmp/pll.c
+++ b/drivers/clk/zynqmp/pll.c
@@ -272,28 +272,8 @@ static int zynqmp_pll_enable(struct clk_hw *hw)
 	return 0;
 }
 
-/**
- * zynqmp_pll_disable - Disable clock
- * @hw:		Handle between common and hardware-specific interfaces
- *
- */
-static void zynqmp_pll_disable(struct clk_hw *hw)
-{
-	struct zynqmp_pll *clk = to_zynqmp_pll(hw);
-
-	if (!zynqmp_pll_is_enabled(hw))
-		return;
-
-	pr_info("PLL: shutdown\n");
-
-	/* shut down PLL */
-	zynqmp_pm_mmio_write((u32)(ulong)clk->pll_ctrl, PLLCTRL_RESET_MASK,
-				PLLCTRL_RESET_VAL);
-}
-
 static const struct clk_ops zynqmp_pll_ops = {
 	.enable = zynqmp_pll_enable,
-	.disable = zynqmp_pll_disable,
 	.is_enabled = zynqmp_pll_is_enabled,
 	.round_rate = zynqmp_pll_round_rate,
 	.recalc_rate = zynqmp_pll_recalc_rate,
-- 
1.7.5.4

