// Seed: 1787908099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output supply0 id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd10
) (
    input tri0 id_0,
    input tri _id_1,
    output tri id_2,
    input wand _id_3,
    output tri id_4,
    input tri1 id_5,
    input supply1 _id_6,
    input tri id_7,
    input supply1 id_8,
    output uwire id_9,
    output tri1 id_10
);
  assign id_10 = -1 == id_8;
  assign id_2  = id_0;
  wire id_12;
  logic [id_6 : id_3  -  id_1] id_13;
  ;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12
  );
endmodule
