Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 10 16:15:41 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                10213        0.038        0.000                      0                10213        0.264        0.000                       0                  3650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_200MHz_LCLK_MMCM      {0.000 2.500}        5.000           200.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clk_245_76_MHz_DIG0_MMCM  {0.000 2.034}        4.069           245.761         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_200MHz_LCLK_MMCM                                                                                                                                                        0.264        0.000                       0                     4  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     1  
  clk_122_88_MHz_DIG0_MMCM        0.503        0.000                      0                 9641        0.038        0.000                      0                 9641        2.819        0.000                       0                  3606  
  clk_245_76_MHz_DIG0_MMCM                                                                                                                                                    1.914        0.000                       0                    26  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        1.581        0.000                      0                  572        0.730        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_LCLK_MMCM
  To Clock:  clk_200MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.376ns (34.003%)  route 4.612ns (65.997%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 6.149 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.117     5.478    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.659     6.149    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.426     6.575    
                         clock uncertainty           -0.063     6.513    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     5.981    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.376ns (34.003%)  route 4.612ns (65.997%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 6.149 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.117     5.478    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.659     6.149    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.426     6.575    
                         clock uncertainty           -0.063     6.513    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     5.981    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.376ns (34.003%)  route 4.612ns (65.997%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 6.149 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.117     5.478    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.659     6.149    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.426     6.575    
                         clock uncertainty           -0.063     6.513    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     5.981    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.376ns (34.003%)  route 4.612ns (65.997%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 6.149 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.117     5.478    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.659     6.149    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.426     6.575    
                         clock uncertainty           -0.063     6.513    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532     5.981    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.376ns (33.894%)  route 4.634ns (66.106%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 6.149 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.139     5.500    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.659     6.149    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.426     6.575    
                         clock uncertainty           -0.063     6.513    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.070    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.070    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 2.376ns (34.238%)  route 4.564ns (65.762%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 6.132 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.069     5.430    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.641     6.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.672    
                         clock uncertainty           -0.063     6.609    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.077    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 2.376ns (34.238%)  route 4.564ns (65.762%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 6.132 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.069     5.430    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.641     6.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.672    
                         clock uncertainty           -0.063     6.609    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     6.077    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 2.376ns (34.238%)  route 4.564ns (65.762%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 6.132 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.069     5.430    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.641     6.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.672    
                         clock uncertainty           -0.063     6.609    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     6.077    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 2.376ns (34.238%)  route 4.564ns (65.762%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 6.132 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.069     5.430    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.641     6.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.672    
                         clock uncertainty           -0.063     6.609    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532     6.077    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.376ns (33.827%)  route 4.648ns (66.173%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 6.132 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.712    -1.510    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X59Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.054 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.964    -0.089    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.035 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.035    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.585 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.585    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.856 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.746     1.602    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.399     2.001 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.301     2.302    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.630 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.626     3.256    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.380 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.857     4.237    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X76Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.361 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.153     5.514    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.641     6.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.672    
                         clock uncertainty           -0.063     6.609    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.166    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.106%)  route 0.225ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.608    -0.469    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y36         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[41]/Q
                         net (fo=1, routed)           0.225    -0.079    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[23]
    RAMB36_X4Y6          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.916    -0.821    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y6          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.414    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296    -0.118    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.296ns (64.844%)  route 0.160ns (35.156%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.584    -0.493    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X87Y50         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.365 f  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.204    WFM_ACQ_1/WVB/WR_CTRL/i_test_conf[9]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.098    -0.106 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.106    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[12]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.036 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.036    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max0[9]
    SLICE_X86Y49         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.859    -0.879    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X86Y49         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[9]/C
                         clock pessimism              0.661    -0.218    
    SLICE_X86Y49         FDRE (Hold_fdre_C_D)         0.134    -0.084    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[9]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.970%)  route 0.205ns (58.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.611    -0.466    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y40         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.318 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[44]/Q
                         net (fo=1, routed)           0.205    -0.113    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[26]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.923    -0.814    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.407    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                      0.243    -0.164    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.608    -0.469    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y35         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[21]/Q
                         net (fo=1, routed)           0.248    -0.057    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.923    -0.814    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.407    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.111    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.756%)  route 0.249ns (60.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.609    -0.468    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y37         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/Q
                         net (fo=1, routed)           0.249    -0.055    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.924    -0.813    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.408    -0.406    
    RAMB18_X4Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.110    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.957%)  route 0.268ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.609    -0.468    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X92Y37         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[23]/Q
                         net (fo=1, routed)           0.268    -0.036    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.923    -0.814    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.428    -0.387    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.091    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.374%)  route 0.253ns (60.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.609    -0.468    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y37         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[14]/Q
                         net (fo=1, routed)           0.253    -0.051    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.924    -0.813    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.408    -0.406    
    RAMB18_X4Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296    -0.110    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.374%)  route 0.253ns (60.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.609    -0.468    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y37         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[15]/Q
                         net (fo=1, routed)           0.253    -0.051    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.924    -0.813    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.408    -0.406    
    RAMB18_X4Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.110    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.556%)  route 0.267ns (65.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.579    -0.498    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X60Y54         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[5]_rep/Q
                         net (fo=3, routed)           0.267    -0.090    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[5]_rep_n_0
    SLICE_X67Y49         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.854    -0.884    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X67Y49         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[5]/C
                         clock pessimism              0.661    -0.223    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.070    -0.153    WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.295%)  route 0.219ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.610    -0.467    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y39         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.319 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[33]/Q
                         net (fo=1, routed)           0.219    -0.100    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.923    -0.814    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.407    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.243    -0.164    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X5Y11     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y8      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y8      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y7      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y7      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y10     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y10     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y15     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y38     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_245_76_MHz_DIG0_MMCM
  To Clock:  clk_245_76_MHz_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_245_76_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.069       1.914      BUFGCTRL_X0Y17   dig0_mmcm_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y140    DIG0_LVDS/ADC_IO_0/inst/pins[4].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y18   dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 0.642ns (10.671%)  route 5.374ns (89.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 6.193 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.876     4.571    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X111Y45        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.702     6.193    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X111Y45        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/C
                         clock pessimism              0.426     6.619    
                         clock uncertainty           -0.063     6.556    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405     6.151    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 0.642ns (10.671%)  route 5.374ns (89.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 6.193 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.876     4.571    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X111Y45        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.702     6.193    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X111Y45        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/C
                         clock pessimism              0.426     6.619    
                         clock uncertainty           -0.063     6.556    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405     6.151    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.642ns (11.226%)  route 5.077ns (88.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 6.193 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.578     4.273    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X113Y45        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.702     6.193    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y45        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/C
                         clock pessimism              0.426     6.619    
                         clock uncertainty           -0.063     6.556    
    SLICE_X113Y45        FDCE (Recov_fdce_C_CLR)     -0.405     6.151    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.642ns (11.226%)  route 5.077ns (88.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 6.193 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.578     4.273    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X113Y45        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.702     6.193    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y45        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/C
                         clock pessimism              0.426     6.619    
                         clock uncertainty           -0.063     6.556    
    SLICE_X113Y45        FDCE (Recov_fdce_C_CLR)     -0.405     6.151    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MOSI_0/i_dy_reg[30]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.642ns (11.075%)  route 5.155ns (88.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 6.168 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.656     4.351    DAC_SPI/IILC_MOSI_0/y_reg[2]_0
    SLICE_X112Y67        FDCE                                         f  DAC_SPI/IILC_MOSI_0/i_dy_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.678     6.168    DAC_SPI/IILC_MOSI_0/clk_122_88_MHz
    SLICE_X112Y67        FDCE                                         r  DAC_SPI/IILC_MOSI_0/i_dy_reg[30]/C
                         clock pessimism              0.540     6.708    
                         clock uncertainty           -0.063     6.646    
    SLICE_X112Y67        FDCE (Recov_fdce_C_CLR)     -0.319     6.327    DAC_SPI/IILC_MOSI_0/i_dy_reg[30]
  -------------------------------------------------------------------
                         required time                          6.327    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MOSI_0/i_dy_reg[31]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.642ns (11.075%)  route 5.155ns (88.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 6.168 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.656     4.351    DAC_SPI/IILC_MOSI_0/y_reg[2]_0
    SLICE_X112Y67        FDCE                                         f  DAC_SPI/IILC_MOSI_0/i_dy_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.678     6.168    DAC_SPI/IILC_MOSI_0/clk_122_88_MHz
    SLICE_X112Y67        FDCE                                         r  DAC_SPI/IILC_MOSI_0/i_dy_reg[31]/C
                         clock pessimism              0.540     6.708    
                         clock uncertainty           -0.063     6.646    
    SLICE_X112Y67        FDCE (Recov_fdce_C_CLR)     -0.319     6.327    DAC_SPI/IILC_MOSI_0/i_dy_reg[31]
  -------------------------------------------------------------------
                         required time                          6.327    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[2]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.642ns (11.476%)  route 4.952ns (88.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 6.176 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.454     4.149    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X110Y54        FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.686     6.176    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X110Y54        FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[2]/C
                         clock pessimism              0.540     6.716    
                         clock uncertainty           -0.063     6.654    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405     6.249    DAC_SPI/IILC_SCLK_0/i_dy_reg[2]
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/FSM_onehot_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.642ns (11.485%)  route 4.948ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 6.176 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.449     4.144    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X111Y54        FDCE                                         f  DAC_SPI/SERIAL_CK_0/FSM_onehot_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.686     6.176    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X111Y54        FDCE                                         r  DAC_SPI/SERIAL_CK_0/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.540     6.716    
                         clock uncertainty           -0.063     6.654    
    SLICE_X111Y54        FDCE (Recov_fdce_C_CLR)     -0.405     6.249    DAC_SPI/SERIAL_CK_0/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/y_reg/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.642ns (11.485%)  route 4.948ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 6.176 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.449     4.144    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X111Y54        FDCE                                         f  DAC_SPI/SERIAL_CK_0/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.686     6.176    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X111Y54        FDCE                                         r  DAC_SPI/SERIAL_CK_0/y_reg/C
                         clock pessimism              0.540     6.716    
                         clock uncertainty           -0.063     6.654    
    SLICE_X111Y54        FDCE (Recov_fdce_C_CLR)     -0.405     6.249    DAC_SPI/SERIAL_CK_0/y_reg
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MOSI_0/i_dy_reg[26]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.642ns (11.346%)  route 5.016ns (88.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 6.169 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.776    -1.446    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.928 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.499    -0.429    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    -0.305 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.518     4.213    DAC_SPI/IILC_MOSI_0/y_reg[2]_0
    SLICE_X112Y66        FDCE                                         f  DAC_SPI/IILC_MOSI_0/i_dy_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        1.679     6.169    DAC_SPI/IILC_MOSI_0/clk_122_88_MHz
    SLICE_X112Y66        FDCE                                         r  DAC_SPI/IILC_MOSI_0/i_dy_reg[26]/C
                         clock pessimism              0.540     6.709    
                         clock uncertainty           -0.063     6.647    
    SLICE_X112Y66        FDCE (Recov_fdce_C_CLR)     -0.319     6.328    DAC_SPI/IILC_MOSI_0/i_dy_reg[26]
  -------------------------------------------------------------------
                         required time                          6.328    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.023%)  route 0.465ns (68.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.301     0.199    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y63         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.872    -0.866    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y63         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/C
                         clock pessimism              0.427    -0.439    
    SLICE_X97Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    DAC_SPI/IILC_SCLK_0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.023%)  route 0.465ns (68.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.301     0.199    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y63         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.872    -0.866    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y63         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[29]/C
                         clock pessimism              0.427    -0.439    
    SLICE_X97Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    DAC_SPI/IILC_SCLK_0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.023%)  route 0.465ns (68.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.301     0.199    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y63         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.872    -0.866    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y63         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/C
                         clock pessimism              0.427    -0.439    
    SLICE_X97Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    DAC_SPI/IILC_SCLK_0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.023%)  route 0.465ns (68.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.301     0.199    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y63         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.872    -0.866    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y63         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[31]/C
                         clock pessimism              0.427    -0.439    
    SLICE_X97Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    DAC_SPI/IILC_SCLK_0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.179%)  route 0.533ns (71.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.369     0.267    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X98Y62         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.874    -0.864    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X98Y62         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[28]/C
                         clock pessimism              0.427    -0.437    
    SLICE_X98Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.504    DAC_SPI/IILC_MISO_0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.179%)  route 0.533ns (71.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.369     0.267    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X98Y62         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.874    -0.864    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X98Y62         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[29]/C
                         clock pessimism              0.427    -0.437    
    SLICE_X98Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.504    DAC_SPI/IILC_MISO_0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.179%)  route 0.533ns (71.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.369     0.267    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X98Y62         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.874    -0.864    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X98Y62         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[30]/C
                         clock pessimism              0.427    -0.437    
    SLICE_X98Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.504    DAC_SPI/IILC_MISO_0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.179%)  route 0.533ns (71.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.369     0.267    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X98Y62         FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.874    -0.864    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X98Y62         FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[31]/C
                         clock pessimism              0.427    -0.437    
    SLICE_X98Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.504    DAC_SPI/IILC_MISO_0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.380%)  route 0.527ns (71.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.364     0.262    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y62         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.873    -0.865    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y62         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]/C
                         clock pessimism              0.427    -0.438    
    SLICE_X97Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    DAC_SPI/IILC_SCLK_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.380%)  route 0.527ns (71.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.602    -0.475    CUPPA_0/clk_122_88_MHz
    SLICE_X90Y63         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.164    -0.147    CUPPA_0/spi_rst
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.102 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.364     0.262    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X97Y62         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3604, routed)        0.873    -0.865    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X97Y62         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[25]/C
                         clock pessimism              0.427    -0.438    
    SLICE_X97Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    DAC_SPI/IILC_SCLK_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.791    





