0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sim_1/new/and4gateSIM.sv,1731322416,systemVerilog,,,,tb_andgate,,,,,,,,
/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sources_1/new/4-input and gate.sv,1731321583,systemVerilog,,/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sources_1/new/and4gate.sv,,andgate,,,,,,,,
/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sources_1/new/and4gate.sv,1731321507,systemVerilog,,/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sim_1/new/and4gateSIM.sv,,and4gate,,,,,,,,
