ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  23              		.type	CyPmHibSlpSaveSet, %function
  24              	CyPmHibSlpSaveSet:
  25              	.LFB12:
  26              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.70
   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 2


  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  88:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 3


  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 145:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 4


 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 5


 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 6


 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 7


 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 8


 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 9


 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 486:Generated_Source\PSoC5/cyPm.c **** }
 487:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 10


 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 11


 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 12


 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 13


 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 708:Generated_Source\PSoC5/cyPm.c **** }
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 14


 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 15


 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 16


 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 17


 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 18


 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 19


1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1057:Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 20


1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
1098:Generated_Source\PSoC5/cyPm.c **** }
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 21


1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 22


1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 23


1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1255:Generated_Source\PSoC5/cyPm.c **** }
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 24


1286:Generated_Source\PSoC5/cyPm.c **** {
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1303:Generated_Source\PSoC5/cyPm.c **** }
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 25


1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
1399:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 26


1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
1456:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 27


1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 28


1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1522:Generated_Source\PSoC5/cyPm.c ****     {
1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1532:Generated_Source\PSoC5/cyPm.c **** }
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 29


1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
  27              		.loc 1 1601 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  42              		.loc 1 1603 0
  43 0004 DFF8BCA1 		ldr	r10, .L7+80
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  44              		.loc 1 1607 0
  45 0008 5A4A     		ldr	r2, .L7
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 30


  46              		.loc 1 1604 0
  47 000a DFF8BC91 		ldr	r9, .L7+84
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  48              		.loc 1 1605 0
  49 000e DFF8BC81 		ldr	r8, .L7+88
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  50              		.loc 1 1606 0
  51 0012 DFF8BCC1 		ldr	ip, .L7+92
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  52              		.loc 1 1603 0
  53 0016 9AF80070 		ldrb	r7, [r10]	@ zero_extendqisi2
  54 001a 574B     		ldr	r3, .L7+4
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  55              		.loc 1 1604 0
  56 001c 99F80060 		ldrb	r6, [r9]	@ zero_extendqisi2
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  57              		.loc 1 1611 0
  58 0020 0A32     		adds	r2, r2, #10
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  59              		.loc 1 1605 0
  60 0022 98F80050 		ldrb	r5, [r8]	@ zero_extendqisi2
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  61              		.loc 1 1606 0
  62 0026 9CF80040 		ldrb	r4, [ip]	@ zero_extendqisi2
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  63              		.loc 1 1607 0
  64 002a 12F80A0C 		ldrb	r0, [r2, #-10]	@ zero_extendqisi2
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  65              		.loc 1 1608 0
  66 002e 12F8081C 		ldrb	r1, [r2, #-8]	@ zero_extendqisi2
1609:Generated_Source\PSoC5/cyPm.c **** 
  67              		.loc 1 1609 0
  68 0032 12F806BC 		ldrb	fp, [r2, #-6]	@ zero_extendqisi2
  69              		.loc 1 1611 0
  70 0036 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  71              		.loc 1 1603 0
  72 0038 9F72     		strb	r7, [r3, #10]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  73              		.loc 1 1612 0
  74 003a 504F     		ldr	r7, .L7+8
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 31


1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
  75              		.loc 1 1627 0
  76 003c DFF894E1 		ldr	lr, .L7+96
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  77              		.loc 1 1612 0
  78 0040 3F78     		ldrb	r7, [r7]	@ zero_extendqisi2
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  79              		.loc 1 1604 0
  80 0042 DE72     		strb	r6, [r3, #11]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
  81              		.loc 1 1613 0
  82 0044 4E4E     		ldr	r6, .L7+12
  83 0046 3678     		ldrb	r6, [r6]	@ zero_extendqisi2
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  84              		.loc 1 1605 0
  85 0048 1D73     		strb	r5, [r3, #12]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
  86              		.loc 1 1614 0
  87 004a 4E4D     		ldr	r5, .L7+16
  88 004c 2D78     		ldrb	r5, [r5]	@ zero_extendqisi2
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  89              		.loc 1 1606 0
  90 004e 5C73     		strb	r4, [r3, #13]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
  91              		.loc 1 1615 0
  92 0050 4D4C     		ldr	r4, .L7+20
  93 0052 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  94              		.loc 1 1607 0
  95 0054 9873     		strb	r0, [r3, #14]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
  96              		.loc 1 1616 0
  97 0056 4D48     		ldr	r0, .L7+24
  98 0058 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  99              		.loc 1 1608 0
 100 005a D973     		strb	r1, [r3, #15]
1617:Generated_Source\PSoC5/cyPm.c **** 
 101              		.loc 1 1617 0
 102 005c 4C49     		ldr	r1, .L7+28
 103 005e 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
1609:Generated_Source\PSoC5/cyPm.c **** 
 104              		.loc 1 1609 0
 105 0060 83F810B0 		strb	fp, [r3, #16]
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 106              		.loc 1 1619 0
 107 0064 4B4B     		ldr	r3, .L7+32
 108 0066 93F800B0 		ldrb	fp, [r3]	@ zero_extendqisi2
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 109              		.loc 1 1611 0
 110 006a 434B     		ldr	r3, .L7+4
 111 006c 5A74     		strb	r2, [r3, #17]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 112              		.loc 1 1620 0
 113 006e 4A4B     		ldr	r3, .L7+36
 114 0070 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 32


1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 115              		.loc 1 1612 0
 116 0072 414B     		ldr	r3, .L7+4
 117 0074 9F74     		strb	r7, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 118              		.loc 1 1613 0
 119 0076 DE74     		strb	r6, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 120              		.loc 1 1614 0
 121 0078 1D75     		strb	r5, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 122              		.loc 1 1615 0
 123 007a 5C75     		strb	r4, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 124              		.loc 1 1616 0
 125 007c 9875     		strb	r0, [r3, #22]
1617:Generated_Source\PSoC5/cyPm.c **** 
 126              		.loc 1 1617 0
 127 007e D975     		strb	r1, [r3, #23]
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 128              		.loc 1 1619 0
 129 0080 83F818B0 		strb	fp, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 130              		.loc 1 1620 0
 131 0084 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 132              		.loc 1 1621 0
 133 0086 454B     		ldr	r3, .L7+40
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 134              		.loc 1 1628 0
 135 0088 454F     		ldr	r7, .L7+44
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 136              		.loc 1 1621 0
 137 008a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 138              		.loc 1 1622 0
 139 008c 93F801B0 		ldrb	fp, [r3, #1]	@ zero_extendqisi2
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 140              		.loc 1 1621 0
 141 0090 394B     		ldr	r3, .L7+4
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 142              		.loc 1 1629 0
 143 0092 444E     		ldr	r6, .L7+48
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 144              		.loc 1 1621 0
 145 0094 9A76     		strb	r2, [r3, #26]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 146              		.loc 1 1623 0
 147 0096 444B     		ldr	r3, .L7+52
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 148              		.loc 1 1630 0
 149 0098 444D     		ldr	r5, .L7+56
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 150              		.loc 1 1623 0
 151 009a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 152              		.loc 1 1622 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 33


 153 009c 364B     		ldr	r3, .L7+4
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 154              		.loc 1 1631 0
 155 009e 444C     		ldr	r4, .L7+60
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 156              		.loc 1 1622 0
 157 00a0 83F81BB0 		strb	fp, [r3, #27]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 158              		.loc 1 1624 0
 159 00a4 434B     		ldr	r3, .L7+64
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 160              		.loc 1 1632 0
 161 00a6 4448     		ldr	r0, .L7+68
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 162              		.loc 1 1624 0
 163 00a8 93F800B0 		ldrb	fp, [r3]	@ zero_extendqisi2
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 164              		.loc 1 1623 0
 165 00ac 324B     		ldr	r3, .L7+4
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 166              		.loc 1 1633 0
 167 00ae 4349     		ldr	r1, .L7+72
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 168              		.loc 1 1623 0
 169 00b0 1A77     		strb	r2, [r3, #28]
1625:Generated_Source\PSoC5/cyPm.c **** 
 170              		.loc 1 1625 0
 171 00b2 434B     		ldr	r3, .L7+76
 172 00b4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 173              		.loc 1 1624 0
 174 00b6 304B     		ldr	r3, .L7+4
 175 00b8 83F81DB0 		strb	fp, [r3, #29]
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 176              		.loc 1 1627 0
 177 00bc 9EF800B0 		ldrb	fp, [lr]	@ zero_extendqisi2
1625:Generated_Source\PSoC5/cyPm.c **** 
 178              		.loc 1 1625 0
 179 00c0 9A77     		strb	r2, [r3, #30]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 180              		.loc 1 1628 0
 181 00c2 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 182              		.loc 1 1627 0
 183 00c4 83F81FB0 		strb	fp, [r3, #31]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 184              		.loc 1 1629 0
 185 00c8 96F800B0 		ldrb	fp, [r6]	@ zero_extendqisi2
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 186              		.loc 1 1628 0
 187 00cc 83F82020 		strb	r2, [r3, #32]
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 188              		.loc 1 1630 0
 189 00d0 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 190              		.loc 1 1629 0
 191 00d2 83F821B0 		strb	fp, [r3, #33]
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 34


1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 192              		.loc 1 1631 0
 193 00d6 94F800B0 		ldrb	fp, [r4]	@ zero_extendqisi2
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 194              		.loc 1 1630 0
 195 00da 83F82220 		strb	r2, [r3, #34]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 196              		.loc 1 1632 0
 197 00de 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 198              		.loc 1 1631 0
 199 00e0 83F823B0 		strb	fp, [r3, #35]
 200              		.loc 1 1633 0
 201 00e4 91F800B0 		ldrb	fp, [r1]	@ zero_extendqisi2
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 202              		.loc 1 1632 0
 203 00e8 83F82420 		strb	r2, [r3, #36]
 204              		.loc 1 1633 0
 205 00ec 83F825B0 		strb	fp, [r3, #37]
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 206              		.loc 1 1639 0
 207 00f0 204B     		ldr	r3, .L7
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 208              		.loc 1 1635 0
 209 00f2 0022     		movs	r2, #0
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 210              		.loc 1 1640 0
 211 00f4 0233     		adds	r3, r3, #2
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 212              		.loc 1 1635 0
 213 00f6 8AF80020 		strb	r2, [r10]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 35


1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 214              		.loc 1 1701 0
 215 00fa DFF8DCB0 		ldr	fp, .L7+100
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 216              		.loc 1 1636 0
 217 00fe 89F80020 		strb	r2, [r9]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 218              		.loc 1 1637 0
 219 0102 88F80020 		strb	r2, [r8]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 220              		.loc 1 1638 0
 221 0106 8CF80020 		strb	r2, [ip]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 222              		.loc 1 1639 0
 223 010a 03F8022C 		strb	r2, [r3, #-2]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 224              		.loc 1 1640 0
 225 010e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 36


1641:Generated_Source\PSoC5/cyPm.c **** 
 226              		.loc 1 1641 0
 227 0110 9A70     		strb	r2, [r3, #2]
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 228              		.loc 1 1643 0
 229 0112 1A72     		strb	r2, [r3, #8]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 230              		.loc 1 1644 0
 231 0114 9A72     		strb	r2, [r3, #10]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 232              		.loc 1 1645 0
 233 0116 DA72     		strb	r2, [r3, #11]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 234              		.loc 1 1646 0
 235 0118 1A73     		strb	r2, [r3, #12]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 236              		.loc 1 1647 0
 237 011a 9A73     		strb	r2, [r3, #14]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 238              		.loc 1 1648 0
 239 011c 1A74     		strb	r2, [r3, #16]
1649:Generated_Source\PSoC5/cyPm.c **** 
 240              		.loc 1 1649 0
 241 011e 9A74     		strb	r2, [r3, #18]
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 242              		.loc 1 1651 0
 243 0120 1A76     		strb	r2, [r3, #24]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 244              		.loc 1 1652 0
 245 0122 9A76     		strb	r2, [r3, #26]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 246              		.loc 1 1653 0
 247 0124 DA76     		strb	r2, [r3, #27]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 248              		.loc 1 1654 0
 249 0126 1A77     		strb	r2, [r3, #28]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 250              		.loc 1 1655 0
 251 0128 9A77     		strb	r2, [r3, #30]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 252              		.loc 1 1656 0
 253 012a 83F82020 		strb	r2, [r3, #32]
1657:Generated_Source\PSoC5/cyPm.c **** 
 254              		.loc 1 1657 0
 255 012e 83F82220 		strb	r2, [r3, #34]
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 256              		.loc 1 1659 0
 257 0132 8EF80020 		strb	r2, [lr]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 258              		.loc 1 1660 0
 259 0136 3A70     		strb	r2, [r7]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 260              		.loc 1 1661 0
 261 0138 3270     		strb	r2, [r6]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 262              		.loc 1 1662 0
 263 013a 2A70     		strb	r2, [r5]
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 37


1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 264              		.loc 1 1663 0
 265 013c 2270     		strb	r2, [r4]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 266              		.loc 1 1664 0
 267 013e 0270     		strb	r2, [r0]
1665:Generated_Source\PSoC5/cyPm.c **** 
 268              		.loc 1 1665 0
 269 0140 0A70     		strb	r2, [r1]
 270              		.loc 1 1701 0
 271 0142 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
 272 0146 02F00802 		and	r2, r2, #8
 273 014a 32B9     		cbnz	r2, .L6
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 274              		.loc 1 1708 0
 275 014c 0A4B     		ldr	r3, .L7+4
 276 014e 02F0FF01 		and	r1, r2, #255
 277 0152 83F82F10 		strb	r1, [r3, #47]
 278 0156 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 279              	.L6:
1704:Generated_Source\PSoC5/cyPm.c ****     }
 280              		.loc 1 1704 0
 281 015a 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
1703:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 282              		.loc 1 1703 0
 283 015e 064B     		ldr	r3, .L7+4
 284 0160 0121     		movs	r1, #1
1704:Generated_Source\PSoC5/cyPm.c ****     }
 285              		.loc 1 1704 0
 286 0162 02F0F702 		and	r2, r2, #247
 287 0166 8BF80020 		strb	r2, [fp]
1703:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 288              		.loc 1 1703 0
 289 016a 83F82F10 		strb	r1, [r3, #47]
 290 016e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 291              	.L8:
 292 0172 00BF     		.align	2
 293              	.L7:
 294 0174 065A0040 		.word	1073764870
 295 0178 00000000 		.word	.LANCHOR0
 296 017c 125A0040 		.word	1073764882
 297 0180 135A0040 		.word	1073764883
 298 0184 145A0040 		.word	1073764884
 299 0188 165A0040 		.word	1073764886
 300 018c 185A0040 		.word	1073764888
 301 0190 1A5A0040 		.word	1073764890
 302 0194 205A0040 		.word	1073764896
 303 0198 225A0040 		.word	1073764898
 304 019c 235A0040 		.word	1073764899
 305 01a0 325A0040 		.word	1073764914
 306 01a4 335A0040 		.word	1073764915
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 38


 307 01a8 265A0040 		.word	1073764902
 308 01ac 345A0040 		.word	1073764916
 309 01b0 365A0040 		.word	1073764918
 310 01b4 285A0040 		.word	1073764904
 311 01b8 385A0040 		.word	1073764920
 312 01bc 3A5A0040 		.word	1073764922
 313 01c0 2A5A0040 		.word	1073764906
 314 01c4 005A0040 		.word	1073764864
 315 01c8 025A0040 		.word	1073764866
 316 01cc 035A0040 		.word	1073764867
 317 01d0 045A0040 		.word	1073764868
 318 01d4 305A0040 		.word	1073764912
 319 01d8 22430040 		.word	1073759010
 320              		.cfi_endproc
 321              	.LFE12:
 322              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 323              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 324              		.align	2
 325              		.thumb
 326              		.thumb_func
 327              		.type	CyPmHibSlpRestore, %function
 328              	CyPmHibSlpRestore:
 329              	.LFB13:
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
1711:Generated_Source\PSoC5/cyPm.c **** 
1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 330              		.loc 1 1725 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 F0B4     		push	{r4, r5, r6, r7}
 336              		.cfi_def_cfa_offset 16
 337              		.cfi_offset 4, -16
 338              		.cfi_offset 5, -12
 339              		.cfi_offset 6, -8
 340              		.cfi_offset 7, -4
1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 341              		.loc 1 1727 0
 342 0002 2E4B     		ldr	r3, .L12
 343 0004 2E4A     		ldr	r2, .L12+4
 344 0006 9F7A     		ldrb	r7, [r3, #10]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 39


1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 345              		.loc 1 1728 0
 346 0008 DE7A     		ldrb	r6, [r3, #11]	@ zero_extendqisi2
 347 000a 2E48     		ldr	r0, .L12+8
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 348              		.loc 1 1729 0
 349 000c 1D7B     		ldrb	r5, [r3, #12]	@ zero_extendqisi2
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 350              		.loc 1 1730 0
 351 000e 5C7B     		ldrb	r4, [r3, #13]	@ zero_extendqisi2
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 352              		.loc 1 1729 0
 353 0010 2D49     		ldr	r1, .L12+12
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 354              		.loc 1 1727 0
 355 0012 1770     		strb	r7, [r2]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 356              		.loc 1 1731 0
 357 0014 9F7B     		ldrb	r7, [r3, #14]	@ zero_extendqisi2
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 358              		.loc 1 1728 0
 359 0016 0670     		strb	r6, [r0]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 360              		.loc 1 1732 0
 361 0018 DE7B     		ldrb	r6, [r3, #15]	@ zero_extendqisi2
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 362              		.loc 1 1729 0
 363 001a 0D70     		strb	r5, [r1]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 364              		.loc 1 1733 0
 365 001c 1D7C     		ldrb	r5, [r3, #16]	@ zero_extendqisi2
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 366              		.loc 1 1730 0
 367 001e 1471     		strb	r4, [r2, #4]
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 368              		.loc 1 1735 0
 369 0020 5C7C     		ldrb	r4, [r3, #17]	@ zero_extendqisi2
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 370              		.loc 1 1731 0
 371 0022 0771     		strb	r7, [r0, #4]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 372              		.loc 1 1736 0
 373 0024 9F7C     		ldrb	r7, [r3, #18]	@ zero_extendqisi2
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 374              		.loc 1 1732 0
 375 0026 4E71     		strb	r6, [r1, #5]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 376              		.loc 1 1737 0
 377 0028 DE7C     		ldrb	r6, [r3, #19]	@ zero_extendqisi2
1733:Generated_Source\PSoC5/cyPm.c **** 
 378              		.loc 1 1733 0
 379 002a 9572     		strb	r5, [r2, #10]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 380              		.loc 1 1738 0
 381 002c 1D7D     		ldrb	r5, [r3, #20]	@ zero_extendqisi2
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 40


 382              		.loc 1 1735 0
 383 002e 8473     		strb	r4, [r0, #14]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 384              		.loc 1 1739 0
 385 0030 587D     		ldrb	r0, [r3, #21]	@ zero_extendqisi2
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 386              		.loc 1 1738 0
 387 0032 264C     		ldr	r4, .L12+16
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 388              		.loc 1 1736 0
 389 0034 CF73     		strb	r7, [r1, #15]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 390              		.loc 1 1740 0
 391 0036 9F7D     		ldrb	r7, [r3, #22]	@ zero_extendqisi2
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 392              		.loc 1 1737 0
 393 0038 D674     		strb	r6, [r2, #19]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 394              		.loc 1 1741 0
 395 003a DE7D     		ldrb	r6, [r3, #23]	@ zero_extendqisi2
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 396              		.loc 1 1738 0
 397 003c 2570     		strb	r5, [r4]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 398              		.loc 1 1743 0
 399 003e 1D7E     		ldrb	r5, [r3, #24]	@ zero_extendqisi2
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 400              		.loc 1 1739 0
 401 0040 C874     		strb	r0, [r1, #19]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 402              		.loc 1 1744 0
 403 0042 587E     		ldrb	r0, [r3, #25]	@ zero_extendqisi2
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 404              		.loc 1 1740 0
 405 0044 1776     		strb	r7, [r2, #24]
1741:Generated_Source\PSoC5/cyPm.c **** 
 406              		.loc 1 1741 0
 407 0046 A671     		strb	r6, [r4, #6]
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 408              		.loc 1 1743 0
 409 0048 4D77     		strb	r5, [r1, #29]
 410              		.loc 1 1744 0
 411 004a 82F82200 		strb	r0, [r2, #34]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 412              		.loc 1 1745 0
 413 004e 9F7E     		ldrb	r7, [r3, #26]	@ zero_extendqisi2
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 414              		.loc 1 1746 0
 415 0050 DE7E     		ldrb	r6, [r3, #27]	@ zero_extendqisi2
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 416              		.loc 1 1747 0
 417 0052 1D7F     		ldrb	r5, [r3, #28]	@ zero_extendqisi2
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 418              		.loc 1 1745 0
 419 0054 E773     		strb	r7, [r4, #15]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 41


 420              		.loc 1 1748 0
 421 0056 5C7F     		ldrb	r4, [r3, #29]	@ zero_extendqisi2
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 422              		.loc 1 1749 0
 423 0058 9F7F     		ldrb	r7, [r3, #30]	@ zero_extendqisi2
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 424              		.loc 1 1748 0
 425 005a 1D48     		ldr	r0, .L12+20
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 426              		.loc 1 1746 0
 427 005c 81F82160 		strb	r6, [r1, #33]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 428              		.loc 1 1751 0
 429 0060 DE7F     		ldrb	r6, [r3, #31]	@ zero_extendqisi2
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 430              		.loc 1 1747 0
 431 0062 82F82650 		strb	r5, [r2, #38]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 432              		.loc 1 1752 0
 433 0066 93F82050 		ldrb	r5, [r3, #32]	@ zero_extendqisi2
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 434              		.loc 1 1748 0
 435 006a 0470     		strb	r4, [r0]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 436              		.loc 1 1753 0
 437 006c 93F82100 		ldrb	r0, [r3, #33]	@ zero_extendqisi2
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 438              		.loc 1 1752 0
 439 0070 184C     		ldr	r4, .L12+24
1749:Generated_Source\PSoC5/cyPm.c **** 
 440              		.loc 1 1749 0
 441 0072 81F82770 		strb	r7, [r1, #39]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 442              		.loc 1 1754 0
 443 0076 93F82270 		ldrb	r7, [r3, #34]	@ zero_extendqisi2
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 444              		.loc 1 1751 0
 445 007a 82F83060 		strb	r6, [r2, #48]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 446              		.loc 1 1755 0
 447 007e 93F82360 		ldrb	r6, [r3, #35]	@ zero_extendqisi2
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 448              		.loc 1 1752 0
 449 0082 2570     		strb	r5, [r4]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 450              		.loc 1 1756 0
 451 0084 93F82440 		ldrb	r4, [r3, #36]	@ zero_extendqisi2
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 452              		.loc 1 1753 0
 453 0088 81F83000 		strb	r0, [r1, #48]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 454              		.loc 1 1757 0
 455 008c 93F82510 		ldrb	r1, [r3, #37]	@ zero_extendqisi2
1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 42


1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 456              		.loc 1 1777 0
 457 0090 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 458              		.loc 1 1755 0
 459 0094 104D     		ldr	r5, .L12+28
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 460              		.loc 1 1756 0
 461 0096 1148     		ldr	r0, .L12+32
 462              		.loc 1 1777 0
 463 0098 012B     		cmp	r3, #1
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 464              		.loc 1 1754 0
 465 009a 82F83470 		strb	r7, [r2, #52]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 466              		.loc 1 1755 0
 467 009e 2E70     		strb	r6, [r5]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 468              		.loc 1 1756 0
 469 00a0 0470     		strb	r4, [r0]
1757:Generated_Source\PSoC5/cyPm.c **** 
 470              		.loc 1 1757 0
 471 00a2 82F83A10 		strb	r1, [r2, #58]
 472              		.loc 1 1777 0
 473 00a6 07D1     		bne	.L9
 474 00a8 3A32     		adds	r2, r2, #58
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 475              		.loc 1 1779 0
 476 00aa A2F5B852 		sub	r2, r2, #5888
 477 00ae 183A     		subs	r2, r2, #24
 478 00b0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 479 00b2 43F00803 		orr	r3, r3, #8
 480 00b6 1370     		strb	r3, [r2]
 481              	.L9:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
 482              		.loc 1 1781 0
 483 00b8 F0BC     		pop	{r4, r5, r6, r7}
 484              		.cfi_restore 7
 485              		.cfi_restore 6
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 43


 486              		.cfi_restore 5
 487              		.cfi_restore 4
 488              		.cfi_def_cfa_offset 0
 489 00ba 7047     		bx	lr
 490              	.L13:
 491              		.align	2
 492              	.L12:
 493 00bc 00000000 		.word	.LANCHOR0
 494 00c0 005A0040 		.word	1073764864
 495 00c4 025A0040 		.word	1073764866
 496 00c8 035A0040 		.word	1073764867
 497 00cc 145A0040 		.word	1073764884
 498 00d0 285A0040 		.word	1073764904
 499 00d4 325A0040 		.word	1073764914
 500 00d8 365A0040 		.word	1073764918
 501 00dc 385A0040 		.word	1073764920
 502              		.cfi_endproc
 503              	.LFE13:
 504              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 505              		.section	.text.CyPmSaveClocks,"ax",%progbits
 506              		.align	2
 507              		.global	CyPmSaveClocks
 508              		.thumb
 509              		.thumb_func
 510              		.type	CyPmSaveClocks, %function
 511              	CyPmSaveClocks:
 512              	.LFB0:
  74:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
 513              		.loc 1 74 0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517 0000 70B5     		push	{r4, r5, r6, lr}
 518              		.cfi_def_cfa_offset 16
 519              		.cfi_offset 4, -16
 520              		.cfi_offset 5, -12
 521              		.cfi_offset 6, -8
 522              		.cfi_offset 14, -4
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 523              		.loc 1 76 0
 524 0002 6B49     		ldr	r1, .L61
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 525              		.loc 1 77 0
 526 0004 6B4B     		ldr	r3, .L61+4
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 527              		.loc 1 76 0
 528 0006 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 529              		.loc 1 77 0
 530 0008 1E78     		ldrb	r6, [r3]	@ zero_extendqisi2
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 531              		.loc 1 78 0
 532 000a 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
  79:Generated_Source\PSoC5/cyPm.c **** 
 533              		.loc 1 79 0
 534 000c 0025     		movs	r5, #0
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 44


 535              		.loc 1 78 0
 536 000e 00F0F000 		and	r0, r0, #240
 537 0012 0870     		strb	r0, [r1]
  79:Generated_Source\PSoC5/cyPm.c **** 
 538              		.loc 1 79 0
 539 0014 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 540 0016 1D70     		strb	r5, [r3]
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 541              		.loc 1 82 0
 542 0018 91F85F34 		ldrb	r3, [r1, #1119]	@ zero_extendqisi2
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 543              		.loc 1 76 0
 544 001c 664C     		ldr	r4, .L61+8
 545 001e 02F00F02 		and	r2, r2, #15
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 546              		.loc 1 82 0
 547 0022 03F0C003 		and	r3, r3, #192
  83:Generated_Source\PSoC5/cyPm.c **** 
 548              		.loc 1 83 0
 549 0026 3720     		movs	r0, #55
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 550              		.loc 1 76 0
 551 0028 84F83020 		strb	r2, [r4, #48]
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 552              		.loc 1 77 0
 553 002c 84F83160 		strb	r6, [r4, #49]
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 554              		.loc 1 82 0
 555 0030 84F83530 		strb	r3, [r4, #53]
 102:Generated_Source\PSoC5/cyPm.c **** 
 556              		.loc 1 102 0
 557 0034 614E     		ldr	r6, .L61+12
  83:Generated_Source\PSoC5/cyPm.c **** 
 558              		.loc 1 83 0
 559 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 560              	.LVL0:
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 561              		.loc 1 86 0
 562 003a 614B     		ldr	r3, .L61+16
 563 003c 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
  87:Generated_Source\PSoC5/cyPm.c **** 
 564              		.loc 1 87 0
 565 003e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  90:Generated_Source\PSoC5/cyPm.c ****     {
 566              		.loc 1 90 0
 567 0040 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 102:Generated_Source\PSoC5/cyPm.c **** 
 568              		.loc 1 102 0
 569 0042 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 570              		.loc 1 86 0
 571 0044 00F00700 		and	r0, r0, #7
 102:Generated_Source\PSoC5/cyPm.c **** 
 572              		.loc 1 102 0
 573 0048 03F00303 		and	r3, r3, #3
  87:Generated_Source\PSoC5/cyPm.c **** 
 574              		.loc 1 87 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 45


 575 004c 01F04001 		and	r1, r1, #64
 576 0050 C2F30012 		ubfx	r2, r2, #4, #1
 105:Generated_Source\PSoC5/cyPm.c ****     {
 577              		.loc 1 105 0
 578 0054 012B     		cmp	r3, #1
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 579              		.loc 1 86 0
 580 0056 84F83300 		strb	r0, [r4, #51]
  87:Generated_Source\PSoC5/cyPm.c **** 
 581              		.loc 1 87 0
 582 005a 84F83410 		strb	r1, [r4, #52]
 583 005e 84F83920 		strb	r2, [r4, #57]
 102:Generated_Source\PSoC5/cyPm.c **** 
 584              		.loc 1 102 0
 585 0062 84F83230 		strb	r3, [r4, #50]
 105:Generated_Source\PSoC5/cyPm.c ****     {
 586              		.loc 1 105 0
 587 0066 00F08980 		beq	.L53
 588              	.L15:
 128:Generated_Source\PSoC5/cyPm.c ****     {
 589              		.loc 1 128 0
 590 006a 564B     		ldr	r3, .L61+20
 591 006c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 592 006e 13F00103 		ands	r3, r3, #1
 593 0072 5FD1     		bne	.L54
 137:Generated_Source\PSoC5/cyPm.c ****     }
 594              		.loc 1 137 0
 595 0074 84F83E30 		strb	r3, [r4, #62]
 596              	.L21:
 141:Generated_Source\PSoC5/cyPm.c **** 
 597              		.loc 1 141 0
 598 0078 0420     		movs	r0, #4
 599 007a FFF7FEFF 		bl	CyIMO_SetFreq
 600              	.LVL1:
 144:Generated_Source\PSoC5/cyPm.c ****     {
 601              		.loc 1 144 0
 602 007e 524B     		ldr	r3, .L61+24
 603 0080 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 604 0082 03F01003 		and	r3, r3, #16
 605 0086 03F0FF02 		and	r2, r3, #255
 606 008a 002B     		cmp	r3, #0
 607 008c 6DD0     		beq	.L22
 147:Generated_Source\PSoC5/cyPm.c ****     }
 608              		.loc 1 147 0
 609 008e 0123     		movs	r3, #1
 610 0090 84F83630 		strb	r3, [r4, #54]
 611              	.L23:
 162:Generated_Source\PSoC5/cyPm.c ****     {
 612              		.loc 1 162 0
 613 0094 4A4B     		ldr	r3, .L61+16
 614 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 615 0098 03F02003 		and	r3, r3, #32
 616 009c 03F0FF02 		and	r2, r3, #255
 617 00a0 002B     		cmp	r3, #0
 618 00a2 44D0     		beq	.L24
 166:Generated_Source\PSoC5/cyPm.c **** 
 619              		.loc 1 166 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 46


 620 00a4 4FF04023 		mov	r3, #1073758208
 621 00a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 169:Generated_Source\PSoC5/cyPm.c ****     }
 622              		.loc 1 169 0
 623 00aa 0020     		movs	r0, #0
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 624              		.loc 1 165 0
 625 00ac 13F0400F 		tst	r3, #64
 626 00b0 0CBF     		ite	eq
 627 00b2 0223     		moveq	r3, #2
 628 00b4 0123     		movne	r3, #1
 629 00b6 84F83730 		strb	r3, [r4, #55]
 169:Generated_Source\PSoC5/cyPm.c ****     }
 630              		.loc 1 169 0
 631 00ba FFF7FEFF 		bl	CyIMO_SetSource
 632              	.LVL2:
 633              	.L26:
 178:Generated_Source\PSoC5/cyPm.c **** 
 634              		.loc 1 178 0
 635 00be 4FF04022 		mov	r2, #1073758208
 636 00c2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 637 00c4 03F03003 		and	r3, r3, #48
 638 00c8 84F83830 		strb	r3, [r4, #56]
 181:Generated_Source\PSoC5/cyPm.c ****     {
 639              		.loc 1 181 0
 640 00cc 1BB1     		cbz	r3, .L27
 184:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 641              		.loc 1 184 0
 642 00ce 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 643 00d0 03F0CF03 		and	r3, r3, #207
 644 00d4 1370     		strb	r3, [r2]
 645              	.L27:
 189:Generated_Source\PSoC5/cyPm.c ****     {
 646              		.loc 1 189 0
 647 00d6 3A4B     		ldr	r3, .L61+16
 648 00d8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 649 00da DB06     		lsls	r3, r3, #27
 650 00dc 42D4     		bmi	.L55
 651              	.L28:
 195:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 652              		.loc 1 195 0
 653 00de 3B4B     		ldr	r3, .L61+28
 654 00e0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 655 00e2 DBB2     		uxtb	r3, r3
 656 00e4 84F83A30 		strb	r3, [r4, #58]
 196:Generated_Source\PSoC5/cyPm.c ****     {
 657              		.loc 1 196 0
 658 00e8 002B     		cmp	r3, #0
 659 00ea 37D1     		bne	.L56
 660              	.L29:
 202:Generated_Source\PSoC5/cyPm.c ****     {
 661              		.loc 1 202 0
 662 00ec 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 663 00f0 83BB     		cbnz	r3, .L57
 664              	.L30:
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 665              		.loc 1 208 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 47


 666 00f2 374A     		ldr	r2, .L61+32
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 667              		.loc 1 209 0
 668 00f4 374B     		ldr	r3, .L61+36
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 669              		.loc 1 208 0
 670 00f6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 671              		.loc 1 209 0
 672 00f8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 673              		.loc 1 208 0
 674 00fa 1202     		lsls	r2, r2, #8
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 675              		.loc 1 209 0
 676 00fc 1343     		orrs	r3, r3, r2
 677 00fe A387     		strh	r3, [r4, #60]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     {
 678              		.loc 1 210 0
 679 0100 23BB     		cbnz	r3, .L58
 680              	.L31:
 216:Generated_Source\PSoC5/cyPm.c **** 
 681              		.loc 1 216 0
 682 0102 2F4B     		ldr	r3, .L61+16
 683 0104 344A     		ldr	r2, .L61+40
 684 0106 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 685 0108 03F00703 		and	r3, r3, #7
 686 010c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 687 010e FFF7FEFF 		bl	CyFlash_SetWaitCycles
 688              	.LVL3:
 219:Generated_Source\PSoC5/cyPm.c ****     {
 689              		.loc 1 219 0
 690 0112 324B     		ldr	r3, .L61+44
 691 0114 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 692 0116 13F00103 		ands	r3, r3, #1
 693 011a 11D1     		bne	.L59
 228:Generated_Source\PSoC5/cyPm.c ****     }
 694              		.loc 1 228 0
 695 011c 84F83F30 		strb	r3, [r4, #63]
 696              	.L33:
 237:Generated_Source\PSoC5/cyPm.c ****     {
 697              		.loc 1 237 0
 698 0120 2F4B     		ldr	r3, .L61+48
 699 0122 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 700 0124 C3F38003 		ubfx	r3, r3, #2, #1
 701 0128 84F84030 		strb	r3, [r4, #64]
 702 012c 70BD     		pop	{r4, r5, r6, pc}
 703              	.L24:
 174:Generated_Source\PSoC5/cyPm.c ****     }
 704              		.loc 1 174 0
 705 012e 84F83720 		strb	r2, [r4, #55]
 706 0132 C4E7     		b	.L26
 707              	.L54:
 131:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 708              		.loc 1 131 0
 709 0134 0123     		movs	r3, #1
 710 0136 84F83E30 		strb	r3, [r4, #62]
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 48


 132:Generated_Source\PSoC5/cyPm.c ****     }
 711              		.loc 1 132 0
 712 013a FFF7FEFF 		bl	CyPLL_OUT_Stop
 713              	.LVL4:
 714 013e 9BE7     		b	.L21
 715              	.L59:
 222:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 716              		.loc 1 222 0
 717 0140 0123     		movs	r3, #1
 718 0142 84F83F30 		strb	r3, [r4, #63]
 223:Generated_Source\PSoC5/cyPm.c ****     }
 719              		.loc 1 223 0
 720 0146 FFF7FEFF 		bl	CyXTAL_Stop
 721              	.LVL5:
 722 014a E9E7     		b	.L33
 723              	.L58:
 212:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 724              		.loc 1 212 0
 725 014c 0020     		movs	r0, #0
 726 014e FFF7FEFF 		bl	CyBusClk_SetDivider
 727              	.LVL6:
 728 0152 D6E7     		b	.L31
 729              	.L57:
 204:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 730              		.loc 1 204 0
 731 0154 0020     		movs	r0, #0
 732 0156 FFF7FEFF 		bl	CyMasterClk_SetSource
 733              	.LVL7:
 734 015a CAE7     		b	.L30
 735              	.L56:
 198:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 736              		.loc 1 198 0
 737 015c 0020     		movs	r0, #0
 738 015e FFF7FEFF 		bl	CyMasterClk_SetDivider
 739              	.LVL8:
 740 0162 C3E7     		b	.L29
 741              	.L55:
 191:Generated_Source\PSoC5/cyPm.c ****     }
 742              		.loc 1 191 0
 743 0164 FFF7FEFF 		bl	CyIMO_DisableDoubler
 744              	.LVL9:
 745 0168 B9E7     		b	.L28
 746              	.L22:
 155:Generated_Source\PSoC5/cyPm.c **** 
 747              		.loc 1 155 0
 748 016a 1046     		mov	r0, r2
 152:Generated_Source\PSoC5/cyPm.c **** 
 749              		.loc 1 152 0
 750 016c 84F83620 		strb	r2, [r4, #54]
 155:Generated_Source\PSoC5/cyPm.c **** 
 751              		.loc 1 155 0
 752 0170 FFF7FEFF 		bl	CyIMO_Start
 753              	.LVL10:
 158:Generated_Source\PSoC5/cyPm.c ****     }
 754              		.loc 1 158 0
 755 0174 0620     		movs	r0, #6
 756 0176 FFF7FEFF 		bl	CyDelayUs
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 49


 757              	.LVL11:
 758 017a 8BE7     		b	.L23
 759              	.L53:
 107:Generated_Source\PSoC5/cyPm.c ****         {
 760              		.loc 1 107 0
 761 017c 4FF04023 		mov	r3, #1073758208
 762 0180 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 763 0182 03F00303 		and	r3, r3, #3
 764 0186 012B     		cmp	r3, #1
 765 0188 0AD0     		beq	.L17
 766 018a 05D3     		bcc	.L18
 767 018c 022B     		cmp	r3, #2
 768 018e 0BD1     		bne	.L60
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 769              		.loc 1 118 0
 770 0190 0320     		movs	r0, #3
 771 0192 FFF7FEFF 		bl	CyMasterClk_SetSource
 772              	.LVL12:
 119:Generated_Source\PSoC5/cyPm.c **** 
 773              		.loc 1 119 0
 774 0196 68E7     		b	.L15
 775              	.L18:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 776              		.loc 1 110 0
 777 0198 2846     		mov	r0, r5
 778 019a FFF7FEFF 		bl	CyMasterClk_SetSource
 779              	.LVL13:
 111:Generated_Source\PSoC5/cyPm.c **** 
 780              		.loc 1 111 0
 781 019e 64E7     		b	.L15
 782              	.L17:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 783              		.loc 1 114 0
 784 01a0 0220     		movs	r0, #2
 785 01a2 FFF7FEFF 		bl	CyMasterClk_SetSource
 786              	.LVL14:
 115:Generated_Source\PSoC5/cyPm.c **** 
 787              		.loc 1 115 0
 788 01a6 60E7     		b	.L15
 789              	.L60:
 122:Generated_Source\PSoC5/cyPm.c ****             break;
 790              		.loc 1 122 0 discriminator 1
 791 01a8 2846     		mov	r0, r5
 792 01aa FFF7FEFF 		bl	CyHalt
 793              	.LVL15:
 123:Generated_Source\PSoC5/cyPm.c ****         }
 794              		.loc 1 123 0 discriminator 1
 795 01ae 5CE7     		b	.L15
 796              	.L62:
 797              		.align	2
 798              	.L61:
 799 01b0 A1430040 		.word	1073759137
 800 01b4 A2430040 		.word	1073759138
 801 01b8 00000000 		.word	.LANCHOR0
 802 01bc 05400040 		.word	1073758213
 803 01c0 00420040 		.word	1073758720
 804 01c4 20420040 		.word	1073758752
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 50


 805 01c8 A0430040 		.word	1073759136
 806 01cc 04400040 		.word	1073758212
 807 01d0 07400040 		.word	1073758215
 808 01d4 06400040 		.word	1073758214
 809 01d8 00000000 		.word	.LANCHOR1
 810 01dc 10420040 		.word	1073758736
 811 01e0 0B400040 		.word	1073758219
 812              		.cfi_endproc
 813              	.LFE0:
 814              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 815              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 816              		.align	2
 817              		.global	CyPmRestoreClocks
 818              		.thumb
 819              		.thumb_func
 820              		.type	CyPmRestoreClocks, %function
 821              	CyPmRestoreClocks:
 822              	.LFB1:
 269:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 823              		.loc 1 269 0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 8
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              	.LVL16:
 828 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 829              		.cfi_def_cfa_offset 28
 830              		.cfi_offset 4, -28
 831              		.cfi_offset 5, -24
 832              		.cfi_offset 6, -20
 833              		.cfi_offset 7, -16
 834              		.cfi_offset 8, -12
 835              		.cfi_offset 9, -8
 836              		.cfi_offset 14, -4
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 837              		.loc 1 276 0
 838 0004 814E     		ldr	r6, .L106
 281:Generated_Source\PSoC5/cyPm.c ****     {
 839              		.loc 1 281 0
 840 0006 824D     		ldr	r5, .L106+4
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 841              		.loc 1 276 0
 842 0008 3346     		mov	r3, r6
 843 000a 53F8080F 		ldr	r0, [r3, #8]!	@ unaligned
 281:Generated_Source\PSoC5/cyPm.c ****     {
 844              		.loc 1 281 0
 845 000e 95F84020 		ldrb	r2, [r5, #64]	@ zero_extendqisi2
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 846              		.loc 1 276 0
 847 0012 9988     		ldrh	r1, [r3, #4]	@ unaligned
 848 0014 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 269:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 849              		.loc 1 269 0
 850 0016 83B0     		sub	sp, sp, #12
 851              		.cfi_def_cfa_offset 40
 281:Generated_Source\PSoC5/cyPm.c ****     {
 852              		.loc 1 281 0
 853 0018 012A     		cmp	r2, #1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 51


 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 854              		.loc 1 276 0
 855 001a 0090     		str	r0, [sp]	@ unaligned
 856 001c ADF80410 		strh	r1, [sp, #4]	@ unaligned
 857 0020 8DF80630 		strb	r3, [sp, #6]
 281:Generated_Source\PSoC5/cyPm.c ****     {
 858              		.loc 1 281 0
 859 0024 00F0A180 		beq	.L99
 291:Generated_Source\PSoC5/cyPm.c ****     {
 860              		.loc 1 291 0
 861 0028 95F83F30 		ldrb	r3, [r5, #63]	@ zero_extendqisi2
 862 002c 012B     		cmp	r3, #1
 863 002e 00F0B180 		beq	.L65
 864              	.L68:
 338:Generated_Source\PSoC5/cyPm.c **** 
 865              		.loc 1 338 0
 866 0032 3720     		movs	r0, #55
 867 0034 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 868              	.LVL17:
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 869              		.loc 1 341 0
 870 0038 95F83200 		ldrb	r0, [r5, #50]	@ zero_extendqisi2
 871 003c 744C     		ldr	r4, .L106+4
 872 003e 831E     		subs	r3, r0, #2
 873 0040 012B     		cmp	r3, #1
 874 0042 7ED9     		bls	.L100
 875              	.L67:
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 876              		.loc 1 356 0
 877 0044 724B     		ldr	r3, .L106+4
 878 0046 95F83420 		ldrb	r2, [r5, #52]	@ zero_extendqisi2
 357:Generated_Source\PSoC5/cyPm.c ****     {
 879              		.loc 1 357 0
 880 004a 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 881              		.loc 1 356 0
 882 004e 12F0400F 		tst	r2, #64
 357:Generated_Source\PSoC5/cyPm.c ****     {
 883              		.loc 1 357 0
 884 0052 02AA     		add	r2, sp, #8
 885 0054 1344     		add	r3, r3, r2
 886 0056 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 887              		.loc 1 356 0
 888 005a 02D0     		beq	.L72
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 889              		.loc 1 356 0 is_stmt 0 discriminator 1
 890 005c 0328     		cmp	r0, #3
 891 005e 00F0D180 		beq	.L101
 892              	.L72:
 365:Generated_Source\PSoC5/cyPm.c **** 
 893              		.loc 1 365 0 is_stmt 1
 894 0062 FFF7FEFF 		bl	CyIMO_SetFreq
 895              	.LVL18:
 367:Generated_Source\PSoC5/cyPm.c ****         {
 896              		.loc 1 367 0
 897 0066 95F83430 		ldrb	r3, [r5, #52]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 52


 369:Generated_Source\PSoC5/cyPm.c ****         }
 898              		.loc 1 369 0
 899 006a 6A4A     		ldr	r2, .L106+8
 367:Generated_Source\PSoC5/cyPm.c ****         {
 900              		.loc 1 367 0
 901 006c 13F0400F 		tst	r3, #64
 369:Generated_Source\PSoC5/cyPm.c ****         }
 902              		.loc 1 369 0
 903 0070 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 904 0072 14BF     		ite	ne
 905 0074 43F04003 		orrne	r3, r3, #64
 373:Generated_Source\PSoC5/cyPm.c ****         }
 906              		.loc 1 373 0
 907 0078 03F0BF03 		andeq	r3, r3, #191
 908 007c 1370     		strb	r3, [r2]
 909              	.L73:
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 910              		.loc 1 378 0
 911 007e 95F83630 		ldrb	r3, [r5, #54]	@ zero_extendqisi2
 912 0082 012B     		cmp	r3, #1
 913 0084 44D0     		beq	.L102
 914              	.L75:
 386:Generated_Source\PSoC5/cyPm.c **** 
 915              		.loc 1 386 0
 916 0086 95F83700 		ldrb	r0, [r5, #55]	@ zero_extendqisi2
 917 008a FFF7FEFF 		bl	CyIMO_SetSource
 918              	.LVL19:
 389:Generated_Source\PSoC5/cyPm.c ****     {
 919              		.loc 1 389 0
 920 008e 95F83930 		ldrb	r3, [r5, #57]	@ zero_extendqisi2
 921 0092 012B     		cmp	r3, #1
 922 0094 66D0     		beq	.L103
 923              	.L76:
 395:Generated_Source\PSoC5/cyPm.c ****     {
 924              		.loc 1 395 0
 925 0096 4FF04021 		mov	r1, #1073758208
 926 009a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 927 009c 95F83830 		ldrb	r3, [r5, #56]	@ zero_extendqisi2
 928 00a0 02F03002 		and	r2, r2, #48
 929 00a4 9A42     		cmp	r2, r3
 930 00a6 04D0     		beq	.L77
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 931              		.loc 1 397 0
 932 00a8 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 933 00aa 02F0CF02 		and	r2, r2, #207
 934 00ae 1343     		orrs	r3, r3, r2
 935 00b0 0B70     		strb	r3, [r1]
 936              	.L77:
 403:Generated_Source\PSoC5/cyPm.c ****     {
 937              		.loc 1 403 0
 938 00b2 95F83E30 		ldrb	r3, [r5, #62]	@ zero_extendqisi2
 939 00b6 012B     		cmp	r3, #1
 940 00b8 00F08A80 		beq	.L78
 941              	.L82:
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 942              		.loc 1 451 0
 943 00bc 95F83200 		ldrb	r0, [r5, #50]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 53


 944 00c0 534C     		ldr	r4, .L106+4
 945 00c2 0128     		cmp	r0, #1
 946 00c4 2FD9     		bls	.L104
 947              	.L80:
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 948              		.loc 1 465 0
 949 00c6 95F83630 		ldrb	r3, [r5, #54]	@ zero_extendqisi2
 950 00ca 1BB9     		cbnz	r3, .L85
 466:Generated_Source\PSoC5/cyPm.c ****     {
 951              		.loc 1 466 0 discriminator 1
 952 00cc 524B     		ldr	r3, .L106+12
 953 00ce 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 954              		.loc 1 465 0 discriminator 1
 955 00d0 DB06     		lsls	r3, r3, #27
 956 00d2 44D4     		bmi	.L105
 957              	.L85:
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 958              		.loc 1 472 0
 959 00d4 514A     		ldr	r2, .L106+16
 473:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 960              		.loc 1 473 0
 961 00d6 524B     		ldr	r3, .L106+20
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 962              		.loc 1 472 0
 963 00d8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 964              	.LVL20:
 473:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 965              		.loc 1 473 0
 966 00da 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 967              	.LVL21:
 474:Generated_Source\PSoC5/cyPm.c ****     {
 968              		.loc 1 474 0
 969 00dc A88F     		ldrh	r0, [r5, #60]
 970 00de 43EA0223 		orr	r3, r3, r2, lsl #8
 971              	.LVL22:
 972 00e2 8342     		cmp	r3, r0
 973 00e4 01D0     		beq	.L86
 476:Generated_Source\PSoC5/cyPm.c ****     }
 974              		.loc 1 476 0
 975 00e6 FFF7FEFF 		bl	CyBusClk_SetDivider
 976              	.LVL23:
 977              	.L86:
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 978              		.loc 1 480 0
 979 00ea 4E49     		ldr	r1, .L106+24
 980 00ec 95F83520 		ldrb	r2, [r5, #53]	@ zero_extendqisi2
 981 00f0 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 982              		.loc 1 484 0
 983 00f2 95F83060 		ldrb	r6, [r5, #48]	@ zero_extendqisi2
 485:Generated_Source\PSoC5/cyPm.c **** }
 984              		.loc 1 485 0
 985 00f6 95F83140 		ldrb	r4, [r5, #49]	@ zero_extendqisi2
 986 00fa 4B48     		ldr	r0, .L106+28
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 987              		.loc 1 484 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 54


 988 00fc 4B4D     		ldr	r5, .L106+32
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 989              		.loc 1 480 0
 990 00fe 03F03F03 		and	r3, r3, #63
 991 0102 1343     		orrs	r3, r3, r2
 992 0104 0B70     		strb	r3, [r1]
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 993              		.loc 1 484 0
 994 0106 2E70     		strb	r6, [r5]
 485:Generated_Source\PSoC5/cyPm.c **** }
 995              		.loc 1 485 0
 996 0108 0470     		strb	r4, [r0]
 486:Generated_Source\PSoC5/cyPm.c **** 
 997              		.loc 1 486 0
 998 010a 03B0     		add	sp, sp, #12
 999              		.cfi_remember_state
 1000              		.cfi_def_cfa_offset 28
 1001              		@ sp needed
 1002 010c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1003              	.L102:
 1004              		.cfi_restore_state
 379:Generated_Source\PSoC5/cyPm.c ****     {
 1005              		.loc 1 379 0 discriminator 1
 1006 0110 414B     		ldr	r3, .L106+12
 1007 0112 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1008              		.loc 1 378 0 discriminator 1
 1009 0114 03F01003 		and	r3, r3, #16
 1010 0118 03F0FF00 		and	r0, r3, #255
 1011 011c 002B     		cmp	r3, #0
 1012 011e B2D1     		bne	.L75
 382:Generated_Source\PSoC5/cyPm.c ****     }
 1013              		.loc 1 382 0
 1014 0120 FFF7FEFF 		bl	CyIMO_Start
 1015              	.LVL24:
 1016 0124 AFE7     		b	.L75
 1017              	.L104:
 455:Generated_Source\PSoC5/cyPm.c ****         {
 1018              		.loc 1 455 0
 1019 0126 424A     		ldr	r2, .L106+36
 1020 0128 94F83A30 		ldrb	r3, [r4, #58]	@ zero_extendqisi2
 1021 012c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1022 012e 9A42     		cmp	r2, r3
 1023 0130 04D0     		beq	.L84
 457:Generated_Source\PSoC5/cyPm.c ****         }
 1024              		.loc 1 457 0
 1025 0132 1846     		mov	r0, r3
 1026 0134 FFF7FEFF 		bl	CyMasterClk_SetDivider
 1027              	.LVL25:
 1028 0138 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 1029              	.L84:
 461:Generated_Source\PSoC5/cyPm.c ****     }
 1030              		.loc 1 461 0
 1031 013c FFF7FEFF 		bl	CyMasterClk_SetSource
 1032              	.LVL26:
 1033 0140 C1E7     		b	.L80
 1034              	.L100:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 55


 345:Generated_Source\PSoC5/cyPm.c ****         {
 1035              		.loc 1 345 0
 1036 0142 3B4A     		ldr	r2, .L106+36
 1037 0144 94F83A30 		ldrb	r3, [r4, #58]	@ zero_extendqisi2
 1038 0148 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1039 014a 9A42     		cmp	r2, r3
 1040 014c 04D0     		beq	.L70
 348:Generated_Source\PSoC5/cyPm.c ****         }
 1041              		.loc 1 348 0
 1042 014e 1846     		mov	r0, r3
 1043 0150 FFF7FEFF 		bl	CyMasterClk_SetDivider
 1044              	.LVL27:
 1045 0154 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 1046              	.L70:
 352:Generated_Source\PSoC5/cyPm.c ****     }
 1047              		.loc 1 352 0
 1048 0158 FFF7FEFF 		bl	CyMasterClk_SetSource
 1049              	.LVL28:
 1050 015c 72E7     		b	.L67
 1051              	.L105:
 468:Generated_Source\PSoC5/cyPm.c ****     }
 1052              		.loc 1 468 0
 1053 015e FFF7FEFF 		bl	CyIMO_Stop
 1054              	.LVL29:
 1055 0162 B7E7     		b	.L85
 1056              	.L103:
 391:Generated_Source\PSoC5/cyPm.c ****     }
 1057              		.loc 1 391 0
 1058 0164 FFF7FEFF 		bl	CyIMO_EnableDoubler
 1059              	.LVL30:
 1060 0168 95E7     		b	.L76
 1061              	.L99:
 285:Generated_Source\PSoC5/cyPm.c **** 
 1062              		.loc 1 285 0
 1063 016a 2A4B     		ldr	r3, .L106+8
 1064 016c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1065 016e 03F00703 		and	r3, r3, #7
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 1066              		.loc 1 284 0
 1067 0172 F05C     		ldrb	r0, [r6, r3]	@ zero_extendqisi2
 1068 0174 00EB8000 		add	r0, r0, r0, lsl #2
 1069 0178 C0EB0010 		rsb	r0, r0, r0, lsl #4
 1070 017c FFF7FEFF 		bl	CyDelayCycles
 1071              	.LVL31:
 287:Generated_Source\PSoC5/cyPm.c ****     }
 1072              		.loc 1 287 0
 1073 0180 2C4A     		ldr	r2, .L106+40
 1074 0182 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1075 0184 43F00403 		orr	r3, r3, #4
 1076 0188 1370     		strb	r3, [r2]
 291:Generated_Source\PSoC5/cyPm.c ****     {
 1077              		.loc 1 291 0
 1078 018a 95F83F30 		ldrb	r3, [r5, #63]	@ zero_extendqisi2
 1079 018e 012B     		cmp	r3, #1
 1080 0190 7FF44FAF 		bne	.L68
 1081              	.L65:
 301:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 56


 1082              		.loc 1 301 0
 1083 0194 0020     		movs	r0, #0
 1084 0196 FFF7FEFF 		bl	CyXTAL_Start
 1085              	.LVL32:
 304:Generated_Source\PSoC5/cyPm.c **** 
 1086              		.loc 1 304 0
 1087 019a 274B     		ldr	r3, .L106+44
 310:Generated_Source\PSoC5/cyPm.c **** 
 1088              		.loc 1 310 0
 1089 019c DFF87490 		ldr	r9, .L106+8
 313:Generated_Source\PSoC5/cyPm.c ****             {
 1090              		.loc 1 313 0
 1091 01a0 9846     		mov	r8, r3
 304:Generated_Source\PSoC5/cyPm.c **** 
 1092              		.loc 1 304 0
 1093 01a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1094              	.LVL33:
 1095 01a4 0524     		movs	r4, #5
 310:Generated_Source\PSoC5/cyPm.c **** 
 1096              		.loc 1 310 0
 1097 01a6 C827     		movs	r7, #200
 1098              	.LVL34:
 1099              	.L69:
 1100 01a8 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 1101 01ac 013C     		subs	r4, r4, #1
 1102 01ae 03F00703 		and	r3, r3, #7
 1103 01b2 F05C     		ldrb	r0, [r6, r3]	@ zero_extendqisi2
 1104 01b4 A4B2     		uxth	r4, r4
 1105 01b6 07FB00F0 		mul	r0, r7, r0
 1106 01ba FFF7FEFF 		bl	CyDelayCycles
 1107              	.LVL35:
 313:Generated_Source\PSoC5/cyPm.c ****             {
 1108              		.loc 1 313 0
 1109 01be 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 1110 01c2 13F0800F 		tst	r3, #128
 1111 01c6 3FF434AF 		beq	.L68
 307:Generated_Source\PSoC5/cyPm.c ****         {
 1112              		.loc 1 307 0 discriminator 2
 1113 01ca 002C     		cmp	r4, #0
 1114 01cc ECD1     		bne	.L69
 1115 01ce 30E7     		b	.L68
 1116              	.L78:
 414:Generated_Source\PSoC5/cyPm.c **** 
 1117              		.loc 1 414 0
 1118 01d0 0020     		movs	r0, #0
 1119 01d2 FFF7FEFF 		bl	CyPLL_OUT_Start
 1120              	.LVL36:
 417:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 1121              		.loc 1 417 0
 1122 01d6 5020     		movs	r0, #80
 1123 01d8 FFF7FEFF 		bl	CyDelayUs
 1124              	.LVL37:
 418:Generated_Source\PSoC5/cyPm.c **** 
 1125              		.loc 1 418 0
 1126 01dc 174B     		ldr	r3, .L106+48
 1127 01de AB24     		movs	r4, #171
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 57


 1128              		.loc 1 426 0
 1129 01e0 1E46     		mov	r6, r3
 418:Generated_Source\PSoC5/cyPm.c **** 
 1130              		.loc 1 418 0
 1131 01e2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1132              	.LVL38:
 1133              	.L83:
 423:Generated_Source\PSoC5/cyPm.c **** 
 1134              		.loc 1 423 0
 1135 01e4 0120     		movs	r0, #1
 1136 01e6 FFF7FEFF 		bl	CyDelayUs
 1137              	.LVL39:
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1138              		.loc 1 426 0
 1139 01ea 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 1140 01ec 013C     		subs	r4, r4, #1
 1141 01ee 13F0010F 		tst	r3, #1
 1142 01f2 A4B2     		uxth	r4, r4
 1143 01f4 03D0     		beq	.L81
 427:Generated_Source\PSoC5/cyPm.c ****             {
 1144              		.loc 1 427 0 discriminator 1
 1145 01f6 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1146              		.loc 1 426 0 discriminator 1
 1147 01f8 DA07     		lsls	r2, r3, #31
 1148 01fa 3FF55FAF 		bmi	.L82
 1149              	.L81:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 1150              		.loc 1 421 0 discriminator 2
 1151 01fe 002C     		cmp	r4, #0
 1152 0200 F0D1     		bne	.L83
 1153 0202 5BE7     		b	.L82
 1154              	.L101:
 360:Generated_Source\PSoC5/cyPm.c ****     }
 1155              		.loc 1 360 0
 1156 0204 0820     		movs	r0, #8
 1157 0206 FFF7FEFF 		bl	CyIMO_SetFreq
 1158              	.LVL40:
 1159 020a 38E7     		b	.L73
 1160              	.L107:
 1161              		.align	2
 1162              	.L106:
 1163 020c 00000000 		.word	.LANCHOR1
 1164 0210 00000000 		.word	.LANCHOR0
 1165 0214 00420040 		.word	1073758720
 1166 0218 A0430040 		.word	1073759136
 1167 021c 07400040 		.word	1073758215
 1168 0220 06400040 		.word	1073758214
 1169 0224 00480040 		.word	1073760256
 1170 0228 A2430040 		.word	1073759138
 1171 022c A1430040 		.word	1073759137
 1172 0230 04400040 		.word	1073758212
 1173 0234 0B400040 		.word	1073758219
 1174 0238 10420040 		.word	1073758736
 1175 023c 25420040 		.word	1073758757
 1176              		.cfi_endproc
 1177              	.LFE1:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 58


 1178              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1179              		.section	.text.CyPmAltAct,"ax",%progbits
 1180              		.align	2
 1181              		.global	CyPmAltAct
 1182              		.thumb
 1183              		.thumb_func
 1184              		.type	CyPmAltAct, %function
 1185              	CyPmAltAct:
 1186              	.LFB2:
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1187              		.loc 1 626 0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191              	.LVL41:
 1192 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1193              		.cfi_def_cfa_offset 24
 1194              		.cfi_offset 3, -24
 1195              		.cfi_offset 4, -20
 1196              		.cfi_offset 5, -16
 1197              		.cfi_offset 6, -12
 1198              		.cfi_offset 7, -8
 1199              		.cfi_offset 14, -4
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1200              		.loc 1 626 0
 1201 0002 0C46     		mov	r4, r1
 630:Generated_Source\PSoC5/cyPm.c **** 
 1202              		.loc 1 630 0
 1203 0004 10B1     		cbz	r0, .L109
 630:Generated_Source\PSoC5/cyPm.c **** 
 1204              		.loc 1 630 0 is_stmt 0 discriminator 1
 1205 0006 0020     		movs	r0, #0
 1206              	.LVL42:
 1207 0008 FFF7FEFF 		bl	CyHalt
 1208              	.LVL43:
 1209              	.L109:
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1210              		.loc 1 677 0 is_stmt 1
 1211 000c 154D     		ldr	r5, .L114
 678:Generated_Source\PSoC5/cyPm.c **** 
 1212              		.loc 1 678 0
 1213 000e C4F30712 		ubfx	r2, r4, #4, #8
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1214              		.loc 1 681 0
 1215 0012 1548     		ldr	r0, .L114+4
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1216              		.loc 1 677 0
 1217 0014 95F800C0 		ldrb	ip, [r5]	@ zero_extendqisi2
 682:Generated_Source\PSoC5/cyPm.c **** 
 1218              		.loc 1 682 0
 1219 0018 04F00F03 		and	r3, r4, #15
 678:Generated_Source\PSoC5/cyPm.c **** 
 1220              		.loc 1 678 0
 1221 001c 2A70     		strb	r2, [r5]
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1222              		.loc 1 685 0
 1223 001e 1349     		ldr	r1, .L114+8
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 59


 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1224              		.loc 1 681 0
 1225 0020 90F800E0 		ldrb	lr, [r0]	@ zero_extendqisi2
 690:Generated_Source\PSoC5/cyPm.c **** 
 1226              		.loc 1 690 0
 1227 0024 124E     		ldr	r6, .L114+12
 682:Generated_Source\PSoC5/cyPm.c **** 
 1228              		.loc 1 682 0
 1229 0026 0370     		strb	r3, [r0]
 686:Generated_Source\PSoC5/cyPm.c **** 
 1230              		.loc 1 686 0
 1231 0028 C4F30034 		ubfx	r4, r4, #12, #1
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1232              		.loc 1 685 0
 1233 002c 0F78     		ldrb	r7, [r1]	@ zero_extendqisi2
 686:Generated_Source\PSoC5/cyPm.c **** 
 1234              		.loc 1 686 0
 1235 002e 0C70     		strb	r4, [r1]
 690:Generated_Source\PSoC5/cyPm.c **** 
 1236              		.loc 1 690 0
 1237 0030 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1238              		.loc 1 677 0
 1239 0032 104B     		ldr	r3, .L114+16
 690:Generated_Source\PSoC5/cyPm.c **** 
 1240              		.loc 1 690 0
 1241 0034 02F0F802 		and	r2, r2, #248
 1242 0038 42F00102 		orr	r2, r2, #1
 1243 003c 3270     		strb	r2, [r6]
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1244              		.loc 1 677 0
 1245 003e 83F804C0 		strb	ip, [r3, #4]
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1246              		.loc 1 681 0
 1247 0042 83F805E0 		strb	lr, [r3, #5]
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1248              		.loc 1 685 0
 1249 0046 9F71     		strb	r7, [r3, #6]
 693:Generated_Source\PSoC5/cyPm.c **** 
 1250              		.loc 1 693 0
 1251 0048 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1252              		.loc 1 696 0
 1253              		.syntax unified
 1254              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 1255 004a 00BF     		NOP
 1256              	
 1257              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c **** 
 1258              		.loc 1 697 0
 1259              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 1260 004c 00BF     		NOP
 1261              	
 1262              	@ 0 "" 2
 700:Generated_Source\PSoC5/cyPm.c **** 
 1263              		.loc 1 700 0
 1264              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 60


 1265 004e 30BF     		WFI 
 1266              	
 1267              	@ 0 "" 2
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1268              		.loc 1 705 0
 1269              		.thumb
 1270              		.syntax unified
 1271 0050 5FFA8CF4 		uxtb	r4, ip
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1272              		.loc 1 706 0
 1273 0054 5FFA8EF2 		uxtb	r2, lr
 707:Generated_Source\PSoC5/cyPm.c **** }
 1274              		.loc 1 707 0
 1275 0058 FBB2     		uxtb	r3, r7
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1276              		.loc 1 705 0
 1277 005a 2C70     		strb	r4, [r5]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1278              		.loc 1 706 0
 1279 005c 0270     		strb	r2, [r0]
 707:Generated_Source\PSoC5/cyPm.c **** }
 1280              		.loc 1 707 0
 1281 005e 0B70     		strb	r3, [r1]
 1282 0060 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1283              	.L115:
 1284 0062 00BF     		.align	2
 1285              	.L114:
 1286 0064 98430040 		.word	1073759128
 1287 0068 99430040 		.word	1073759129
 1288 006c 9A430040 		.word	1073759130
 1289 0070 93430040 		.word	1073759123
 1290 0074 00000000 		.word	.LANCHOR0
 1291              		.cfi_endproc
 1292              	.LFE2:
 1293              		.size	CyPmAltAct, .-CyPmAltAct
 1294              		.section	.text.CyPmSleep,"ax",%progbits
 1295              		.align	2
 1296              		.global	CyPmSleep
 1297              		.thumb
 1298              		.thumb_func
 1299              		.type	CyPmSleep, %function
 1300              	CyPmSleep:
 1301              	.LFB3:
 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1302              		.loc 1 825 0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306              	.LVL44:
 1307 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1308              		.cfi_def_cfa_offset 24
 1309              		.cfi_offset 3, -24
 1310              		.cfi_offset 4, -20
 1311              		.cfi_offset 5, -16
 1312              		.cfi_offset 6, -12
 1313              		.cfi_offset 7, -8
 1314              		.cfi_offset 14, -4
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 61


 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1315              		.loc 1 825 0
 1316 0002 0646     		mov	r6, r0
 1317 0004 0C46     		mov	r4, r1
 829:Generated_Source\PSoC5/cyPm.c **** 
 1318              		.loc 1 829 0
 1319 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1320              	.LVL45:
 838:Generated_Source\PSoC5/cyPm.c ****     {
 1321              		.loc 1 838 0
 1322 000a 344B     		ldr	r3, .L130
 1323 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1324 000e 03F00803 		and	r3, r3, #8
 1325 0012 002B     		cmp	r3, #0
 1326 0014 55D1     		bne	.L127
 841:Generated_Source\PSoC5/cyPm.c ****     }
 1327              		.loc 1 841 0
 1328 0016 324A     		ldr	r2, .L130+4
 1329 0018 03F0FF01 		and	r1, r3, #255
 1330 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1331 001e 0546     		mov	r5, r0
 1332 0020 03F01F03 		and	r3, r3, #31
 1333 0024 1370     		strb	r3, [r2]
 910:Generated_Source\PSoC5/cyPm.c **** 
 1334              		.loc 1 910 0
 1335 0026 002E     		cmp	r6, #0
 1336 0028 53D1     		bne	.L128
 1337              	.LVL46:
 1338              	.L119:
 920:Generated_Source\PSoC5/cyPm.c **** 
 1339              		.loc 1 920 0
 1340 002a FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1341              	.LVL47:
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1342              		.loc 1 951 0
 1343 002e 2D4A     		ldr	r2, .L130+8
 952:Generated_Source\PSoC5/cyPm.c **** 
 1344              		.loc 1 952 0
 1345 0030 C4F30710 		ubfx	r0, r4, #4, #8
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1346              		.loc 1 955 0
 1347 0034 2C4B     		ldr	r3, .L130+12
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1348              		.loc 1 951 0
 1349 0036 1678     		ldrb	r6, [r2]	@ zero_extendqisi2
 956:Generated_Source\PSoC5/cyPm.c **** 
 1350              		.loc 1 956 0
 1351 0038 04F00F01 		and	r1, r4, #15
 952:Generated_Source\PSoC5/cyPm.c **** 
 1352              		.loc 1 952 0
 1353 003c 1070     		strb	r0, [r2]
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1354              		.loc 1 955 0
 1355 003e 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 960:Generated_Source\PSoC5/cyPm.c **** 
 1356              		.loc 1 960 0
 1357 0040 C4F30034 		ubfx	r4, r4, #12, #1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 62


 956:Generated_Source\PSoC5/cyPm.c **** 
 1358              		.loc 1 956 0
 1359 0044 1970     		strb	r1, [r3]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1360              		.loc 1 976 0
 1361 0046 6FF4CC71 		mvn	r1, #408
 1362 004a 0B44     		add	r3, r3, r1
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1363              		.loc 1 959 0
 1364 004c 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 960:Generated_Source\PSoC5/cyPm.c **** 
 1365              		.loc 1 960 0
 1366 004e 9470     		strb	r4, [r2, #2]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1367              		.loc 1 976 0
 1368 0050 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1369              		.loc 1 951 0
 1370 0052 264C     		ldr	r4, .L130+16
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1371              		.loc 1 955 0
 1372 0054 6071     		strb	r0, [r4, #5]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1373              		.loc 1 976 0
 1374 0056 5007     		lsls	r0, r2, #29
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1375              		.loc 1 951 0
 1376 0058 2671     		strb	r6, [r4, #4]
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1377              		.loc 1 959 0
 1378 005a A171     		strb	r1, [r4, #6]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1379              		.loc 1 976 0
 1380 005c 35D0     		beq	.L129
 987:Generated_Source\PSoC5/cyPm.c **** 
 1381              		.loc 1 987 0
 1382 005e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 990:Generated_Source\PSoC5/cyPm.c ****     }
 1383              		.loc 1 990 0
 1384 0060 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 987:Generated_Source\PSoC5/cyPm.c **** 
 1385              		.loc 1 987 0
 1386 0062 01F00701 		and	r1, r1, #7
 990:Generated_Source\PSoC5/cyPm.c ****     }
 1387              		.loc 1 990 0
 1388 0066 02F0F802 		and	r2, r2, #248
 984:Generated_Source\PSoC5/cyPm.c **** 
 1389              		.loc 1 984 0
 1390 006a 0020     		movs	r0, #0
 987:Generated_Source\PSoC5/cyPm.c **** 
 1391              		.loc 1 987 0
 1392 006c 84F82D10 		strb	r1, [r4, #45]
 990:Generated_Source\PSoC5/cyPm.c ****     }
 1393              		.loc 1 990 0
 1394 0070 1A70     		strb	r2, [r3]
 984:Generated_Source\PSoC5/cyPm.c **** 
 1395              		.loc 1 984 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 63


 1396 0072 84F82E00 		strb	r0, [r4, #46]
 1397              	.L121:
 994:Generated_Source\PSoC5/cyPm.c **** 
 1398              		.loc 1 994 0
 1399 0076 194A     		ldr	r2, .L130
 1400 0078 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1401 007a 03F0F803 		and	r3, r3, #248
 1402 007e 43F00303 		orr	r3, r3, #3
 1403 0082 1370     		strb	r3, [r2]
 997:Generated_Source\PSoC5/cyPm.c **** 
 1404              		.loc 1 997 0
 1405 0084 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1406              		.loc 1 1000 0
 1407              		.syntax unified
 1408              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1409 0086 00BF     		NOP
 1410              	
 1411              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c **** 
 1412              		.loc 1 1001 0
 1413              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1414 0088 00BF     		NOP
 1415              	
 1416              	@ 0 "" 2
1004:Generated_Source\PSoC5/cyPm.c **** 
 1417              		.loc 1 1004 0
 1418              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1419 008a 30BF     		WFI 
 1420              	
 1421              	@ 0 "" 2
1009:Generated_Source\PSoC5/cyPm.c ****     {
 1422              		.loc 1 1009 0
 1423              		.thumb
 1424              		.syntax unified
 1425 008c 94F82E30 		ldrb	r3, [r4, #46]	@ zero_extendqisi2
 1426 0090 164A     		ldr	r2, .L130+16
 1427 0092 012B     		cmp	r3, #1
 1428 0094 07D0     		beq	.L122
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1429              		.loc 1 1011 0
 1430 0096 1649     		ldr	r1, .L130+20
 1431 0098 92F82D20 		ldrb	r2, [r2, #45]	@ zero_extendqisi2
 1432 009c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1433 009e 03F0F803 		and	r3, r3, #248
 1434 00a2 1343     		orrs	r3, r3, r2
 1435 00a4 0B70     		strb	r3, [r1]
 1436              	.L122:
1029:Generated_Source\PSoC5/cyPm.c **** 
 1437              		.loc 1 1029 0
 1438 00a6 FFF7FEFF 		bl	CyPmHibSlpRestore
 1439              	.LVL48:
1056:Generated_Source\PSoC5/cyPm.c **** }
 1440              		.loc 1 1056 0
 1441 00aa 2846     		mov	r0, r5
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1442              		.loc 1 1051 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 64


 1443 00ac 94F804E0 		ldrb	lr, [r4, #4]	@ zero_extendqisi2
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1444              		.loc 1 1052 0
 1445 00b0 6679     		ldrb	r6, [r4, #5]	@ zero_extendqisi2
1053:Generated_Source\PSoC5/cyPm.c **** 
 1446              		.loc 1 1053 0
 1447 00b2 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1448              		.loc 1 1051 0
 1449 00b4 0B4F     		ldr	r7, .L130+8
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1450              		.loc 1 1052 0
 1451 00b6 0C49     		ldr	r1, .L130+12
1053:Generated_Source\PSoC5/cyPm.c **** 
 1452              		.loc 1 1053 0
 1453 00b8 0E4B     		ldr	r3, .L130+24
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1454              		.loc 1 1051 0
 1455 00ba 87F800E0 		strb	lr, [r7]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1456              		.loc 1 1052 0
 1457 00be 0E70     		strb	r6, [r1]
1053:Generated_Source\PSoC5/cyPm.c **** 
 1458              		.loc 1 1053 0
 1459 00c0 1A70     		strb	r2, [r3]
 1460              	.L127:
1057:Generated_Source\PSoC5/cyPm.c **** 
 1461              		.loc 1 1057 0
 1462 00c2 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 1463              		.cfi_remember_state
 1464              		.cfi_restore 14
 1465              		.cfi_restore 7
 1466              		.cfi_restore 6
 1467              		.cfi_restore 5
 1468              		.cfi_restore 4
 1469              		.cfi_restore 3
 1470              		.cfi_def_cfa_offset 0
1056:Generated_Source\PSoC5/cyPm.c **** }
 1471              		.loc 1 1056 0
 1472 00c6 FFF7FEBF 		b	CyExitCriticalSection
 1473              	.LVL49:
 1474              	.L129:
 1475              		.cfi_restore_state
 979:Generated_Source\PSoC5/cyPm.c ****     }
 1476              		.loc 1 979 0
 1477 00ca 0123     		movs	r3, #1
 1478 00cc 84F82E30 		strb	r3, [r4, #46]
 1479 00d0 D1E7     		b	.L121
 1480              	.LVL50:
 1481              	.L128:
 910:Generated_Source\PSoC5/cyPm.c **** 
 1482              		.loc 1 910 0 discriminator 1
 1483 00d2 0846     		mov	r0, r1
 1484              	.LVL51:
 1485 00d4 FFF7FEFF 		bl	CyHalt
 1486              	.LVL52:
 1487 00d8 A7E7     		b	.L119
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 65


 1488              	.L131:
 1489 00da 00BF     		.align	2
 1490              	.L130:
 1491 00dc 93430040 		.word	1073759123
 1492 00e0 83460040 		.word	1073759875
 1493 00e4 98430040 		.word	1073759128
 1494 00e8 99430040 		.word	1073759129
 1495 00ec 00000000 		.word	.LANCHOR0
 1496 00f0 00420040 		.word	1073758720
 1497 00f4 9A430040 		.word	1073759130
 1498              		.cfi_endproc
 1499              	.LFE3:
 1500              		.size	CyPmSleep, .-CyPmSleep
 1501              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1502              		.align	2
 1503              		.global	CyPmHibernateEx
 1504              		.thumb
 1505              		.thumb_func
 1506              		.type	CyPmHibernateEx, %function
 1507              	CyPmHibernateEx:
 1508              	.LFB5:
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1509              		.loc 1 1157 0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 0
 1512              		@ frame_needed = 0, uses_anonymous_args = 0
 1513              	.LVL53:
 1514 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 1515              		.cfi_def_cfa_offset 32
 1516              		.cfi_offset 3, -32
 1517              		.cfi_offset 4, -28
 1518              		.cfi_offset 5, -24
 1519              		.cfi_offset 6, -20
 1520              		.cfi_offset 7, -16
 1521              		.cfi_offset 8, -12
 1522              		.cfi_offset 9, -8
 1523              		.cfi_offset 14, -4
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1524              		.loc 1 1157 0
 1525 0004 0546     		mov	r5, r0
1161:Generated_Source\PSoC5/cyPm.c **** 
 1526              		.loc 1 1161 0
 1527 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1528              	.LVL54:
1169:Generated_Source\PSoC5/cyPm.c ****         {
 1529              		.loc 1 1169 0
 1530 000a 954B     		ldr	r3, .L172
 1531 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1532 000e 1B07     		lsls	r3, r3, #28
 1533 0010 00F1CC80 		bmi	.L161
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1534              		.loc 1 1172 0
 1535 0014 9349     		ldr	r1, .L172+4
 1536              	.LBB10:
 1537              	.LBB11:
1325:Generated_Source\PSoC5/cyPm.c ****     {
 1538              		.loc 1 1325 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 66


 1539 0016 944A     		ldr	r2, .L172+8
 1540              	.LBE11:
 1541              	.LBE10:
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1542              		.loc 1 1172 0
 1543 0018 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1544 001a 0646     		mov	r6, r0
 1545 001c 03F01F03 		and	r3, r3, #31
 1546 0020 0B70     		strb	r3, [r1]
 1547              	.LBB28:
 1548              	.LBB18:
1325:Generated_Source\PSoC5/cyPm.c ****     {
 1549              		.loc 1 1325 0
 1550 0022 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1551 0024 5F07     		lsls	r7, r3, #29
 1552 0026 03D5     		bpl	.L134
1339:Generated_Source\PSoC5/cyPm.c ****     }
 1553              		.loc 1 1339 0
 1554 0028 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1555 002a 03F0FB03 		and	r3, r3, #251
 1556 002e 1370     		strb	r3, [r2]
 1557              	.L134:
1344:Generated_Source\PSoC5/cyPm.c **** 
 1558              		.loc 1 1344 0
 1559 0030 0120     		movs	r0, #1
 1560              	.LVL55:
 1561 0032 FFF7FEFF 		bl	CyILO_SetPowerMode
 1562              	.LVL56:
 1563 0036 8D4C     		ldr	r4, .L172+12
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1564              		.loc 1 1347 0
 1565 0038 8D4B     		ldr	r3, .L172+16
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1566              		.loc 1 1356 0
 1567 003a 8A4F     		ldr	r7, .L172+4
1344:Generated_Source\PSoC5/cyPm.c **** 
 1568              		.loc 1 1344 0
 1569 003c 2070     		strb	r0, [r4]
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1570              		.loc 1 1347 0
 1571 003e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1572              		.loc 1 1351 0
 1573 0040 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1574              		.loc 1 1356 0
 1575 0042 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1576              		.loc 1 1351 0
 1577 0044 C2F38002 		ubfx	r2, r2, #2, #1
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1578              		.loc 1 1347 0
 1579 0048 C1F34001 		ubfx	r1, r1, #1, #1
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1580              		.loc 1 1356 0
 1581 004c 03F01003 		and	r3, r3, #16
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 67


 1582              		.loc 1 1351 0
 1583 0050 A270     		strb	r2, [r4, #2]
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1584              		.loc 1 1347 0
 1585 0052 6170     		strb	r1, [r4, #1]
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1586              		.loc 1 1356 0
 1587 0054 03F0FF02 		and	r2, r3, #255
 1588 0058 002B     		cmp	r3, #0
 1589 005a 00F0AB80 		beq	.L163
1364:Generated_Source\PSoC5/cyPm.c ****     }
 1590              		.loc 1 1364 0
 1591 005e 0123     		movs	r3, #1
 1592 0060 E370     		strb	r3, [r4, #3]
 1593              	.LBB12:
 1594              	.LBB13:
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 1595              		.loc 1 1796 0
 1596 0062 844B     		ldr	r3, .L172+20
 1597 0064 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1598 0066 13F00103 		ands	r3, r3, #1
 1599 006a 40F0AE80 		bne	.L164
 1600              	.L137:
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 1601              		.loc 1 1809 0
 1602 006e 84F82630 		strb	r3, [r4, #38]
 1603              	.L138:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 1604              		.loc 1 1812 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 68


 1605 0072 804B     		ldr	r3, .L172+20
 1606 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1607 0076 03F00203 		and	r3, r3, #2
 1608 007a 03F0FF02 		and	r2, r3, #255
 1609 007e 002B     		cmp	r3, #0
 1610 0080 40F0C180 		bne	.L165
1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 1611              		.loc 1 1825 0
 1612 0084 84F82820 		strb	r2, [r4, #40]
 1613              	.L140:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 1614              		.loc 1 1828 0
 1615 0088 7A4B     		ldr	r3, .L172+20
 1616 008a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1617 008c 03F00403 		and	r3, r3, #4
 1618 0090 03F0FF02 		and	r2, r3, #255
 1619 0094 002B     		cmp	r3, #0
 1620 0096 40F0C680 		bne	.L166
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 1621              		.loc 1 1835 0
 1622 009a 84F82A20 		strb	r2, [r4, #42]
 1623              	.L142:
 1624              	.LBE13:
 1625              	.LBE12:
1379:Generated_Source\PSoC5/cyPm.c **** 
 1626              		.loc 1 1379 0
 1627 009e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1628              	.LVL57:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1629              		.loc 1 1385 0
 1630 00a2 DFF8E4E1 		ldr	lr, .L172+40
1386:Generated_Source\PSoC5/cyPm.c ****     
 1631              		.loc 1 1386 0
 1632 00a6 744F     		ldr	r7, .L172+24
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1633              		.loc 1 1385 0
 1634 00a8 9EF800C0 		ldrb	ip, [lr]	@ zero_extendqisi2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 69


1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1635              		.loc 1 1389 0
 1636 00ac 7349     		ldr	r1, .L172+28
 1637              	.LBE18:
 1638              	.LBE28:
1191:Generated_Source\PSoC5/cyPm.c **** 
 1639              		.loc 1 1191 0
 1640 00ae 2B09     		lsrs	r3, r5, #4
 1641              	.LBB29:
 1642              	.LBB19:
1386:Generated_Source\PSoC5/cyPm.c ****     
 1643              		.loc 1 1386 0
 1644 00b0 97F80080 		ldrb	r8, [r7]	@ zero_extendqisi2
 1645              	.LBE19:
 1646              	.LBE29:
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1647              		.loc 1 1190 0
 1648 00b4 724A     		ldr	r2, .L172+32
 1649              	.LBB30:
 1650              	.LBB20:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1651              		.loc 1 1385 0
 1652 00b6 84F807C0 		strb	ip, [r4, #7]
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1653              		.loc 1 1392 0
 1654 00ba FF20     		movs	r0, #255
 1655              	.LBE20:
 1656              	.LBE30:
1191:Generated_Source\PSoC5/cyPm.c **** 
 1657              		.loc 1 1191 0
 1658 00bc 03F00403 		and	r3, r3, #4
 1659              	.LBB31:
 1660              	.LBB21:
1393:Generated_Source\PSoC5/cyPm.c ****     
 1661              		.loc 1 1393 0
 1662 00c0 4FF0B009 		mov	r9, #176
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1663              		.loc 1 1389 0
 1664 00c4 91F800C0 		ldrb	ip, [r1]	@ zero_extendqisi2
 1665              	.LBE21:
 1666              	.LBE31:
1191:Generated_Source\PSoC5/cyPm.c **** 
 1667              		.loc 1 1191 0
 1668 00c8 DBB2     		uxtb	r3, r3
 1669              	.LBB32:
 1670              	.LBB22:
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1671              		.loc 1 1392 0
 1672 00ca 8EF80000 		strb	r0, [lr]
1393:Generated_Source\PSoC5/cyPm.c ****     
 1673              		.loc 1 1393 0
 1674 00ce 87F80090 		strb	r9, [r7]
1396:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1675              		.loc 1 1396 0
 1676 00d2 0870     		strb	r0, [r1]
 1677              	.LBE22:
 1678              	.LBE32:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 70


1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1679              		.loc 1 1194 0
 1680 00d4 6FF43C70 		mvn	r0, #752
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1681              		.loc 1 1190 0
 1682 00d8 1778     		ldrb	r7, [r2]	@ zero_extendqisi2
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1683              		.loc 1 1194 0
 1684 00da 0144     		add	r1, r1, r0
1191:Generated_Source\PSoC5/cyPm.c **** 
 1685              		.loc 1 1191 0
 1686 00dc 1370     		strb	r3, [r2]
1195:Generated_Source\PSoC5/cyPm.c **** 
 1687              		.loc 1 1195 0
 1688 00de 05F00F05 		and	r5, r5, #15
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1689              		.loc 1 1194 0
 1690 00e2 91F800E0 		ldrb	lr, [r1]	@ zero_extendqisi2
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1691              		.loc 1 1202 0
 1692 00e6 674B     		ldr	r3, .L172+36
1195:Generated_Source\PSoC5/cyPm.c **** 
 1693              		.loc 1 1195 0
 1694 00e8 0D70     		strb	r5, [r1]
 1695              	.LBB33:
 1696              	.LBB23:
1386:Generated_Source\PSoC5/cyPm.c ****     
 1697              		.loc 1 1386 0
 1698 00ea 84F80880 		strb	r8, [r4, #8]
 1699              	.LBE23:
 1700              	.LBE33:
1198:Generated_Source\PSoC5/cyPm.c **** 
 1701              		.loc 1 1198 0
 1702 00ee 0021     		movs	r1, #0
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1703              		.loc 1 1197 0
 1704 00f0 9578     		ldrb	r5, [r2, #2]	@ zero_extendqisi2
1198:Generated_Source\PSoC5/cyPm.c **** 
 1705              		.loc 1 1198 0
 1706 00f2 9170     		strb	r1, [r2, #2]
 1707              	.LBB34:
 1708              	.LBB24:
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1709              		.loc 1 1389 0
 1710 00f4 84F809C0 		strb	ip, [r4, #9]
 1711              	.LBE24:
 1712              	.LBE34:
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1713              		.loc 1 1202 0
 1714 00f8 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1715              		.loc 1 1197 0
 1716 00fa A571     		strb	r5, [r4, #6]
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1717              		.loc 1 1202 0
 1718 00fc 4507     		lsls	r5, r0, #29
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 71


 1719              		.loc 1 1190 0
 1720 00fe 2771     		strb	r7, [r4, #4]
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1721              		.loc 1 1194 0
 1722 0100 84F805E0 		strb	lr, [r4, #5]
 1723              	.LBB35:
 1724              	.LBB25:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1725              		.loc 1 1385 0
 1726 0104 594A     		ldr	r2, .L172+12
 1727              	.LBE25:
 1728              	.LBE35:
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1729              		.loc 1 1202 0
 1730 0106 72D1     		bne	.L162
1205:Generated_Source\PSoC5/cyPm.c ****     }
 1731              		.loc 1 1205 0
 1732 0108 0123     		movs	r3, #1
 1733 010a 82F82E30 		strb	r3, [r2, #46]
 1734              	.L145:
1221:Generated_Source\PSoC5/cyPm.c **** 
 1735              		.loc 1 1221 0
 1736 010e 544A     		ldr	r2, .L172
 1737 0110 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1738 0112 03F0F803 		and	r3, r3, #248
 1739 0116 43F00403 		orr	r3, r3, #4
 1740 011a 1370     		strb	r3, [r2]
1224:Generated_Source\PSoC5/cyPm.c **** 
 1741              		.loc 1 1224 0
 1742 011c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1743              		.loc 1 1227 0
 1744              		.syntax unified
 1745              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1746 011e 00BF     		NOP
 1747              	
 1748              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c **** 
 1749              		.loc 1 1228 0
 1750              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1751 0120 00BF     		NOP
 1752              	
 1753              	@ 0 "" 2
1231:Generated_Source\PSoC5/cyPm.c **** 
 1754              		.loc 1 1231 0
 1755              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1756 0122 30BF     		WFI 
 1757              	
 1758              	@ 0 "" 2
1238:Generated_Source\PSoC5/cyPm.c ****     {
 1759              		.loc 1 1238 0
 1760              		.thumb
 1761              		.syntax unified
 1762 0124 94F82E30 		ldrb	r3, [r4, #46]	@ zero_extendqisi2
 1763 0128 504A     		ldr	r2, .L172+12
 1764 012a 012B     		cmp	r3, #1
 1765 012c 07D0     		beq	.L146
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 72


1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1766              		.loc 1 1240 0
 1767 012e 5549     		ldr	r1, .L172+36
 1768 0130 92F82D20 		ldrb	r2, [r2, #45]	@ zero_extendqisi2
 1769 0134 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1770 0136 03F0F803 		and	r3, r3, #248
 1771 013a 1343     		orrs	r3, r3, r2
 1772 013c 0B70     		strb	r3, [r1]
 1773              	.L146:
 1774              	.LBB36:
 1775              	.LBB37:
 1776              	.LBB38:
 1777              	.LBB39:
1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 1778              		.loc 1 1853 0
 1779 013e 94F82630 		ldrb	r3, [r4, #38]	@ zero_extendqisi2
 1780 0142 4A4A     		ldr	r2, .L172+12
 1781 0144 012B     		cmp	r3, #1
 1782 0146 00F08480 		beq	.L167
 1783              	.L147:
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 1784              		.loc 1 1858 0
 1785 014a 94F82830 		ldrb	r3, [r4, #40]	@ zero_extendqisi2
 1786 014e 474A     		ldr	r2, .L172+12
 1787 0150 012B     		cmp	r3, #1
 1788 0152 77D0     		beq	.L168
 1789              	.L148:
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 1790              		.loc 1 1863 0
 1791 0154 94F82A30 		ldrb	r3, [r4, #42]	@ zero_extendqisi2
 1792 0158 012B     		cmp	r3, #1
 1793 015a 6AD0     		beq	.L169
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 73


 1794              	.L149:
 1795              	.LBE39:
 1796              	.LBE38:
1419:Generated_Source\PSoC5/cyPm.c **** 
 1797              		.loc 1 1419 0
 1798 015c FFF7FEFF 		bl	CyPmHibSlpRestore
 1799              	.LVL58:
1422:Generated_Source\PSoC5/cyPm.c ****     {
 1800              		.loc 1 1422 0
 1801 0160 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 1802 0162 012B     		cmp	r3, #1
 1803 0164 6BD0     		beq	.L170
 1804              	.L150:
1429:Generated_Source\PSoC5/cyPm.c ****     {
 1805              		.loc 1 1429 0
 1806 0166 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 1807 0168 012B     		cmp	r3, #1
 1808 016a 65D0     		beq	.L171
 1809              	.L151:
1436:Generated_Source\PSoC5/cyPm.c **** 
 1810              		.loc 1 1436 0
 1811 016c 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1812 016e FFF7FEFF 		bl	CyILO_SetPowerMode
 1813              	.LVL59:
1439:Generated_Source\PSoC5/cyPm.c ****     {
 1814              		.loc 1 1439 0
 1815 0172 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 1816 0174 23B9     		cbnz	r3, .L152
1442:Generated_Source\PSoC5/cyPm.c ****     }
 1817              		.loc 1 1442 0
 1818 0176 3B4A     		ldr	r2, .L172+4
 1819 0178 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1820 017a 03F0EF03 		and	r3, r3, #239
 1821 017e 1370     		strb	r3, [r2]
 1822              	.L152:
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1823              		.loc 1 1449 0
 1824 0180 E779     		ldrb	r7, [r4, #7]	@ zero_extendqisi2
 1825 0182 414D     		ldr	r5, .L172+40
1450:Generated_Source\PSoC5/cyPm.c **** 
 1826              		.loc 1 1450 0
 1827 0184 217A     		ldrb	r1, [r4, #8]	@ zero_extendqisi2
 1828 0186 3C4A     		ldr	r2, .L172+24
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1829              		.loc 1 1453 0
 1830 0188 94F809E0 		ldrb	lr, [r4, #9]	@ zero_extendqisi2
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1831              		.loc 1 1449 0
 1832 018c 2F70     		strb	r7, [r5]
 1833              	.LBE37:
 1834              	.LBE36:
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1835              		.loc 1 1249 0
 1836 018e 2779     		ldrb	r7, [r4, #4]	@ zero_extendqisi2
 1837              	.LBB47:
 1838              	.LBB44:
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 74


 1839              		.loc 1 1453 0
 1840 0190 3A4B     		ldr	r3, .L172+28
1450:Generated_Source\PSoC5/cyPm.c **** 
 1841              		.loc 1 1450 0
 1842 0192 1170     		strb	r1, [r2]
 1843              	.LBE44:
 1844              	.LBE47:
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1845              		.loc 1 1250 0
 1846 0194 6579     		ldrb	r5, [r4, #5]	@ zero_extendqisi2
1251:Generated_Source\PSoC5/cyPm.c **** 
 1847              		.loc 1 1251 0
 1848 0196 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
1254:Generated_Source\PSoC5/cyPm.c **** }
 1849              		.loc 1 1254 0
 1850 0198 3046     		mov	r0, r6
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1851              		.loc 1 1250 0
 1852 019a 3C49     		ldr	r1, .L172+44
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1853              		.loc 1 1249 0
 1854 019c 384E     		ldr	r6, .L172+32
 1855              	.LBB48:
 1856              	.LBB45:
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1857              		.loc 1 1453 0
 1858 019e 83F800E0 		strb	lr, [r3]
 1859              	.LBE45:
 1860              	.LBE48:
1251:Generated_Source\PSoC5/cyPm.c **** 
 1861              		.loc 1 1251 0
 1862 01a2 A3F53C73 		sub	r3, r3, #752
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1863              		.loc 1 1249 0
 1864 01a6 3770     		strb	r7, [r6]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1865              		.loc 1 1250 0
 1866 01a8 0D70     		strb	r5, [r1]
1251:Generated_Source\PSoC5/cyPm.c **** 
 1867              		.loc 1 1251 0
 1868 01aa 1A70     		strb	r2, [r3]
 1869              	.L161:
1255:Generated_Source\PSoC5/cyPm.c **** 
 1870              		.loc 1 1255 0
 1871 01ac BDE8F843 		pop	{r3, r4, r5, r6, r7, r8, r9, lr}
 1872              		.cfi_remember_state
 1873              		.cfi_restore 14
 1874              		.cfi_restore 9
 1875              		.cfi_restore 8
 1876              		.cfi_restore 7
 1877              		.cfi_restore 6
 1878              		.cfi_restore 5
 1879              		.cfi_restore 4
 1880              		.cfi_restore 3
 1881              		.cfi_def_cfa_offset 0
1254:Generated_Source\PSoC5/cyPm.c **** }
 1882              		.loc 1 1254 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 75


 1883 01b0 FFF7FEBF 		b	CyExitCriticalSection
 1884              	.LVL60:
 1885              	.L163:
 1886              		.cfi_restore_state
 1887              	.LBB49:
 1888              	.LBB26:
1360:Generated_Source\PSoC5/cyPm.c ****     }
 1889              		.loc 1 1360 0
 1890 01b4 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
1359:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1891              		.loc 1 1359 0
 1892 01b6 E270     		strb	r2, [r4, #3]
1360:Generated_Source\PSoC5/cyPm.c ****     }
 1893              		.loc 1 1360 0
 1894 01b8 43F01003 		orr	r3, r3, #16
 1895 01bc 3B70     		strb	r3, [r7]
 1896              	.LBB16:
 1897              	.LBB14:
1796:Generated_Source\PSoC5/cyPm.c ****     {
 1898              		.loc 1 1796 0
 1899 01be 2D4B     		ldr	r3, .L172+20
 1900 01c0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1901 01c2 13F00103 		ands	r3, r3, #1
 1902 01c6 3FF452AF 		beq	.L137
 1903              	.L164:
1799:Generated_Source\PSoC5/cyPm.c **** 
 1904              		.loc 1 1799 0
 1905 01ca 314A     		ldr	r2, .L172+48
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1906              		.loc 1 1802 0
 1907 01cc 314B     		ldr	r3, .L172+52
1799:Generated_Source\PSoC5/cyPm.c **** 
 1908              		.loc 1 1799 0
 1909 01ce 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1910              		.loc 1 1802 0
 1911 01d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1799:Generated_Source\PSoC5/cyPm.c **** 
 1912              		.loc 1 1799 0
 1913 01d2 02F00F02 		and	r2, r2, #15
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1914              		.loc 1 1802 0
 1915 01d6 C3F38013 		ubfx	r3, r3, #6, #1
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 1916              		.loc 1 1798 0
 1917 01da 0121     		movs	r1, #1
1799:Generated_Source\PSoC5/cyPm.c **** 
 1918              		.loc 1 1799 0
 1919 01dc 84F82720 		strb	r2, [r4, #39]
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1920              		.loc 1 1802 0
 1921 01e0 84F82B30 		strb	r3, [r4, #43]
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 1922              		.loc 1 1798 0
 1923 01e4 84F82610 		strb	r1, [r4, #38]
1805:Generated_Source\PSoC5/cyPm.c ****     }
 1924              		.loc 1 1805 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 76


 1925 01e8 FFF7FEFF 		bl	CyVdLvDigitDisable
 1926              	.LVL61:
 1927 01ec 41E7     		b	.L138
 1928              	.L162:
 1929              	.LBE14:
 1930              	.LBE16:
 1931              	.LBE26:
 1932              	.LBE49:
1213:Generated_Source\PSoC5/cyPm.c **** 
 1933              		.loc 1 1213 0
 1934 01ee 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1935              		.loc 1 1216 0
 1936 01f0 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
1213:Generated_Source\PSoC5/cyPm.c **** 
 1937              		.loc 1 1213 0
 1938 01f2 05F00705 		and	r5, r5, #7
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1939              		.loc 1 1216 0
 1940 01f6 00F0F800 		and	r0, r0, #248
1210:Generated_Source\PSoC5/cyPm.c **** 
 1941              		.loc 1 1210 0
 1942 01fa 82F82E10 		strb	r1, [r2, #46]
1213:Generated_Source\PSoC5/cyPm.c **** 
 1943              		.loc 1 1213 0
 1944 01fe 82F82D50 		strb	r5, [r2, #45]
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1945              		.loc 1 1216 0
 1946 0202 1870     		strb	r0, [r3]
 1947 0204 83E7     		b	.L145
 1948              	.L165:
 1949              	.LBB50:
 1950              	.LBB27:
 1951              	.LBB17:
 1952              	.LBB15:
1815:Generated_Source\PSoC5/cyPm.c **** 
 1953              		.loc 1 1815 0
 1954 0206 224A     		ldr	r2, .L172+48
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1955              		.loc 1 1818 0
 1956 0208 224B     		ldr	r3, .L172+52
1815:Generated_Source\PSoC5/cyPm.c **** 
 1957              		.loc 1 1815 0
 1958 020a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1959              		.loc 1 1818 0
 1960 020c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1815:Generated_Source\PSoC5/cyPm.c **** 
 1961              		.loc 1 1815 0
 1962 020e 1209     		lsrs	r2, r2, #4
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1963              		.loc 1 1818 0
 1964 0210 DB09     		lsrs	r3, r3, #7
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 1965              		.loc 1 1814 0
 1966 0212 0121     		movs	r1, #1
1815:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 77


 1967              		.loc 1 1815 0
 1968 0214 84F82920 		strb	r2, [r4, #41]
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1969              		.loc 1 1818 0
 1970 0218 84F82C30 		strb	r3, [r4, #44]
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 1971              		.loc 1 1814 0
 1972 021c 84F82810 		strb	r1, [r4, #40]
1821:Generated_Source\PSoC5/cyPm.c ****     }
 1973              		.loc 1 1821 0
 1974 0220 FFF7FEFF 		bl	CyVdLvAnalogDisable
 1975              	.LVL62:
 1976 0224 30E7     		b	.L140
 1977              	.L166:
1830:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 1978              		.loc 1 1830 0
 1979 0226 0123     		movs	r3, #1
 1980 0228 84F82A30 		strb	r3, [r4, #42]
1831:Generated_Source\PSoC5/cyPm.c ****     }
 1981              		.loc 1 1831 0
 1982 022c FFF7FEFF 		bl	CyVdHvAnalogDisable
 1983              	.LVL63:
 1984 0230 35E7     		b	.L142
 1985              	.L169:
 1986              	.LBE15:
 1987              	.LBE17:
 1988              	.LBE27:
 1989              	.LBE50:
 1990              	.LBB51:
 1991              	.LBB46:
 1992              	.LBB42:
 1993              	.LBB40:
1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 1994              		.loc 1 1865 0
 1995 0232 FFF7FEFF 		bl	CyVdHvAnalogEnable
 1996              	.LVL64:
 1997 0236 91E7     		b	.L149
 1998              	.L171:
 1999              	.LBE40:
 2000              	.LBE42:
1432:Generated_Source\PSoC5/cyPm.c ****     }
 2001              		.loc 1 1432 0
 2002 0238 FFF7FEFF 		bl	CyILO_Start100K
 2003              	.LVL65:
 2004 023c 96E7     		b	.L151
 2005              	.L170:
1425:Generated_Source\PSoC5/cyPm.c ****     }
 2006              		.loc 1 1425 0
 2007 023e FFF7FEFF 		bl	CyILO_Start1K
 2008              	.LVL66:
 2009 0242 90E7     		b	.L150
 2010              	.L168:
 2011              	.LBB43:
 2012              	.LBB41:
1860:Generated_Source\PSoC5/cyPm.c ****     }
 2013              		.loc 1 1860 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 78


 2014 0244 92F82910 		ldrb	r1, [r2, #41]	@ zero_extendqisi2
 2015 0248 92F82C00 		ldrb	r0, [r2, #44]	@ zero_extendqisi2
 2016 024c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2017              	.LVL67:
 2018 0250 80E7     		b	.L148
 2019              	.L167:
1855:Generated_Source\PSoC5/cyPm.c ****     }
 2020              		.loc 1 1855 0
 2021 0252 92F82710 		ldrb	r1, [r2, #39]	@ zero_extendqisi2
 2022 0256 92F82B00 		ldrb	r0, [r2, #43]	@ zero_extendqisi2
 2023 025a FFF7FEFF 		bl	CyVdLvDigitEnable
 2024              	.LVL68:
 2025 025e 74E7     		b	.L147
 2026              	.L173:
 2027              		.align	2
 2028              	.L172:
 2029 0260 93430040 		.word	1073759123
 2030 0264 83460040 		.word	1073759875
 2031 0268 31430040 		.word	1073759025
 2032 026c 00000000 		.word	.LANCHOR0
 2033 0270 00430040 		.word	1073758976
 2034 0274 F5460040 		.word	1073759989
 2035 0278 86460040 		.word	1073759878
 2036 027c 8A460040 		.word	1073759882
 2037 0280 98430040 		.word	1073759128
 2038 0284 00420040 		.word	1073758720
 2039 0288 85460040 		.word	1073759877
 2040 028c 99430040 		.word	1073759129
 2041 0290 F4460040 		.word	1073759988
 2042 0294 F7460040 		.word	1073759991
 2043              	.LBE41:
 2044              	.LBE43:
 2045              	.LBE46:
 2046              	.LBE51:
 2047              		.cfi_endproc
 2048              	.LFE5:
 2049              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 2050              		.section	.text.CyPmHibernate,"ax",%progbits
 2051              		.align	2
 2052              		.global	CyPmHibernate
 2053              		.thumb
 2054              		.thumb_func
 2055              		.type	CyPmHibernate, %function
 2056              	CyPmHibernate:
 2057              	.LFB4:
1096:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 2058              		.loc 1 1096 0
 2059              		.cfi_startproc
 2060              		@ args = 0, pretend = 0, frame = 0
 2061              		@ frame_needed = 0, uses_anonymous_args = 0
 2062              		@ link register save eliminated.
1097:Generated_Source\PSoC5/cyPm.c **** }
 2063              		.loc 1 1097 0
 2064 0000 4020     		movs	r0, #64
 2065 0002 FFF7FEBF 		b	CyPmHibernateEx
 2066              	.LVL69:
 2067              		.cfi_endproc
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 79


 2068              	.LFE4:
 2069              		.size	CyPmHibernate, .-CyPmHibernate
 2070 0006 00BF     		.section	.text.CyPmReadStatus,"ax",%progbits
 2071              		.align	2
 2072              		.global	CyPmReadStatus
 2073              		.thumb
 2074              		.thumb_func
 2075              		.type	CyPmReadStatus, %function
 2076              	CyPmReadStatus:
 2077              	.LFB6:
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 2078              		.loc 1 1286 0
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 0
 2081              		@ frame_needed = 0, uses_anonymous_args = 0
 2082              	.LVL70:
 2083 0000 38B5     		push	{r3, r4, r5, lr}
 2084              		.cfi_def_cfa_offset 16
 2085              		.cfi_offset 3, -16
 2086              		.cfi_offset 4, -12
 2087              		.cfi_offset 5, -8
 2088              		.cfi_offset 14, -4
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 2089              		.loc 1 1286 0
 2090 0002 0546     		mov	r5, r0
1292:Generated_Source\PSoC5/cyPm.c **** 
 2091              		.loc 1 1292 0
 2092 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 2093              	.LVL71:
1295:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 2094              		.loc 1 1295 0
 2095 0008 074A     		ldr	r2, .L177
 2096 000a 084B     		ldr	r3, .L177+4
 2097 000c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 2098 000e 92F84230 		ldrb	r3, [r2, #66]	@ zero_extendqisi2
 2099 0012 1C43     		orrs	r4, r4, r3
 2100              	.LVL72:
1297:Generated_Source\PSoC5/cyPm.c **** 
 2101              		.loc 1 1297 0
 2102 0014 24EA0505 		bic	r5, r4, r5
 2103 0018 82F84250 		strb	r5, [r2, #66]
1300:Generated_Source\PSoC5/cyPm.c **** 
 2104              		.loc 1 1300 0
 2105 001c FFF7FEFF 		bl	CyExitCriticalSection
 2106              	.LVL73:
1303:Generated_Source\PSoC5/cyPm.c **** 
 2107              		.loc 1 1303 0
 2108 0020 04F00700 		and	r0, r4, #7
 2109 0024 38BD     		pop	{r3, r4, r5, pc}
 2110              	.LVL74:
 2111              	.L178:
 2112 0026 00BF     		.align	2
 2113              	.L177:
 2114 0028 00000000 		.word	.LANCHOR0
 2115 002c 90430040 		.word	1073759120
 2116              		.cfi_endproc
 2117              	.LFE6:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 80


 2118              		.size	CyPmReadStatus, .-CyPmReadStatus
 2119              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 2120              		.align	2
 2121              		.global	CyPmCtwSetInterval
 2122              		.thumb
 2123              		.thumb_func
 2124              		.type	CyPmCtwSetInterval, %function
 2125              	CyPmCtwSetInterval:
 2126              	.LFB9:
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 2127              		.loc 1 1474 0
 2128              		.cfi_startproc
 2129              		@ args = 0, pretend = 0, frame = 0
 2130              		@ frame_needed = 0, uses_anonymous_args = 0
 2131              	.LVL75:
 2132 0000 38B5     		push	{r3, r4, r5, lr}
 2133              		.cfi_def_cfa_offset 16
 2134              		.cfi_offset 3, -16
 2135              		.cfi_offset 4, -12
 2136              		.cfi_offset 5, -8
 2137              		.cfi_offset 14, -4
1476:Generated_Source\PSoC5/cyPm.c **** 
 2138              		.loc 1 1476 0
 2139 0002 124C     		ldr	r4, .L184
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 2140              		.loc 1 1474 0
 2141 0004 0546     		mov	r5, r0
1476:Generated_Source\PSoC5/cyPm.c **** 
 2142              		.loc 1 1476 0
 2143 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2144 0008 03F0F703 		and	r3, r3, #247
 2145 000c 2370     		strb	r3, [r4]
1479:Generated_Source\PSoC5/cyPm.c **** 
 2146              		.loc 1 1479 0
 2147 000e FFF7FEFF 		bl	CyILO_Start1K
 2148              	.LVL76:
1482:Generated_Source\PSoC5/cyPm.c ****     {
 2149              		.loc 1 1482 0
 2150 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2151 0014 5B07     		lsls	r3, r3, #29
 2152 0016 0DD5     		bpl	.L180
1485:Generated_Source\PSoC5/cyPm.c ****         {
 2153              		.loc 1 1485 0
 2154 0018 0D4A     		ldr	r2, .L184+4
 2155 001a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2156 001c AB42     		cmp	r3, r5
 2157 001e 13D0     		beq	.L179
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 2158              		.loc 1 1488 0
 2159 0020 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2160 0022 03F0FB03 		and	r3, r3, #251
 2161 0026 2370     		strb	r3, [r4]
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 2162              		.loc 1 1489 0
 2163 0028 1570     		strb	r5, [r2]
1490:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2164              		.loc 1 1490 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 81


 2165 002a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2166 002c 43F00403 		orr	r3, r3, #4
 2167 0030 2370     		strb	r3, [r4]
 2168 0032 38BD     		pop	{r3, r4, r5, pc}
 2169              	.L180:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 2170              		.loc 1 1496 0
 2171 0034 064B     		ldr	r3, .L184+4
 2172 0036 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2173 0038 9542     		cmp	r5, r2
1503:Generated_Source\PSoC5/cyPm.c ****     }
 2174              		.loc 1 1503 0
 2175 003a 044A     		ldr	r2, .L184
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2176              		.loc 1 1499 0
 2177 003c 18BF     		it	ne
 2178 003e 1D70     		strbne	r5, [r3]
1503:Generated_Source\PSoC5/cyPm.c ****     }
 2179              		.loc 1 1503 0
 2180 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2181 0042 43F00403 		orr	r3, r3, #4
 2182 0046 1370     		strb	r3, [r2]
 2183              	.L179:
 2184 0048 38BD     		pop	{r3, r4, r5, pc}
 2185              	.L185:
 2186 004a 00BF     		.align	2
 2187              	.L184:
 2188 004c 82430040 		.word	1073759106
 2189 0050 81430040 		.word	1073759105
 2190              		.cfi_endproc
 2191              	.LFE9:
 2192              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 2193              		.section	.text.CyPmOppsSet,"ax",%progbits
 2194              		.align	2
 2195              		.global	CyPmOppsSet
 2196              		.thumb
 2197              		.thumb_func
 2198              		.type	CyPmOppsSet, %function
 2199              	CyPmOppsSet:
 2200              	.LFB10:
1519:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
 2201              		.loc 1 1519 0
 2202              		.cfi_startproc
 2203              		@ args = 0, pretend = 0, frame = 0
 2204              		@ frame_needed = 0, uses_anonymous_args = 0
 2205 0000 08B5     		push	{r3, lr}
 2206              		.cfi_def_cfa_offset 8
 2207              		.cfi_offset 3, -8
 2208              		.cfi_offset 14, -4
1521:Generated_Source\PSoC5/cyPm.c ****     {
 2209              		.loc 1 1521 0
 2210 0002 084B     		ldr	r3, .L189
 2211 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2212 0006 DB07     		lsls	r3, r3, #31
 2213 0008 01D4     		bmi	.L187
1524:Generated_Source\PSoC5/cyPm.c ****     }
 2214              		.loc 1 1524 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 82


 2215 000a FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 2216              	.LVL77:
 2217              	.L187:
1528:Generated_Source\PSoC5/cyPm.c **** 
 2218              		.loc 1 1528 0
 2219 000e 064B     		ldr	r3, .L189+4
 2220 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2221 0012 02F0DF02 		and	r2, r2, #223
 2222 0016 1A70     		strb	r2, [r3]
1531:Generated_Source\PSoC5/cyPm.c **** }
 2223              		.loc 1 1531 0
 2224 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2225 001a 42F01002 		orr	r2, r2, #16
 2226 001e 1A70     		strb	r2, [r3]
 2227 0020 08BD     		pop	{r3, pc}
 2228              	.L190:
 2229 0022 00BF     		.align	2
 2230              	.L189:
 2231 0024 08430040 		.word	1073758984
 2232 0028 82430040 		.word	1073759106
 2233              		.cfi_endproc
 2234              	.LFE10:
 2235              		.size	CyPmOppsSet, .-CyPmOppsSet
 2236              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 2237              		.align	2
 2238              		.global	CyPmFtwSetInterval
 2239              		.thumb
 2240              		.thumb_func
 2241              		.type	CyPmFtwSetInterval, %function
 2242              	CyPmFtwSetInterval:
 2243              	.LFB11:
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 2244              		.loc 1 1551 0
 2245              		.cfi_startproc
 2246              		@ args = 0, pretend = 0, frame = 0
 2247              		@ frame_needed = 0, uses_anonymous_args = 0
 2248              	.LVL78:
 2249 0000 38B5     		push	{r3, r4, r5, lr}
 2250              		.cfi_def_cfa_offset 16
 2251              		.cfi_offset 3, -16
 2252              		.cfi_offset 4, -12
 2253              		.cfi_offset 5, -8
 2254              		.cfi_offset 14, -4
1553:Generated_Source\PSoC5/cyPm.c **** 
 2255              		.loc 1 1553 0
 2256 0002 124C     		ldr	r4, .L196
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 2257              		.loc 1 1551 0
 2258 0004 0546     		mov	r5, r0
1553:Generated_Source\PSoC5/cyPm.c **** 
 2259              		.loc 1 1553 0
 2260 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2261 0008 03F0FD03 		and	r3, r3, #253
 2262 000c 2370     		strb	r3, [r4]
1556:Generated_Source\PSoC5/cyPm.c **** 
 2263              		.loc 1 1556 0
 2264 000e FFF7FEFF 		bl	CyILO_Start100K
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 83


 2265              	.LVL79:
1559:Generated_Source\PSoC5/cyPm.c ****     {
 2266              		.loc 1 1559 0
 2267 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2268 0014 DB07     		lsls	r3, r3, #31
 2269 0016 0DD5     		bpl	.L192
1562:Generated_Source\PSoC5/cyPm.c ****         {
 2270              		.loc 1 1562 0
 2271 0018 0D4A     		ldr	r2, .L196+4
 2272 001a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2273 001c AB42     		cmp	r3, r5
 2274 001e 13D0     		beq	.L191
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 2275              		.loc 1 1565 0
 2276 0020 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2277 0022 03F0FE03 		and	r3, r3, #254
 2278 0026 2370     		strb	r3, [r4]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2279              		.loc 1 1566 0
 2280 0028 1570     		strb	r5, [r2]
1567:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2281              		.loc 1 1567 0
 2282 002a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2283 002c 43F00103 		orr	r3, r3, #1
 2284 0030 2370     		strb	r3, [r4]
 2285 0032 38BD     		pop	{r3, r4, r5, pc}
 2286              	.L192:
1573:Generated_Source\PSoC5/cyPm.c ****         {
 2287              		.loc 1 1573 0
 2288 0034 064B     		ldr	r3, .L196+4
 2289 0036 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2290 0038 9542     		cmp	r5, r2
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2291              		.loc 1 1580 0
 2292 003a 044A     		ldr	r2, .L196
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2293              		.loc 1 1576 0
 2294 003c 18BF     		it	ne
 2295 003e 1D70     		strbne	r5, [r3]
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2296              		.loc 1 1580 0
 2297 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2298 0042 43F00103 		orr	r3, r3, #1
 2299 0046 1370     		strb	r3, [r2]
 2300              	.L191:
 2301 0048 38BD     		pop	{r3, r4, r5, pc}
 2302              	.L197:
 2303 004a 00BF     		.align	2
 2304              	.L196:
 2305 004c 82430040 		.word	1073759106
 2306 0050 80430040 		.word	1073759104
 2307              		.cfi_endproc
 2308              	.LFE11:
 2309              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2310              		.section	.rodata
 2311              		.align	2
 2312              		.set	.LANCHOR1,. + 0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 84


 2313              		.type	cyPmImoFreqReg2Mhz, %object
 2314              		.size	cyPmImoFreqReg2Mhz, 7
 2315              	cyPmImoFreqReg2Mhz:
 2316 0000 0C       		.byte	12
 2317 0001 06       		.byte	6
 2318 0002 18       		.byte	24
 2319 0003 03       		.byte	3
 2320 0004 30       		.byte	48
 2321 0005 3E       		.byte	62
 2322 0006 4A       		.byte	74
 2323 0007 00       		.space	1
 2324              	.LC0:
 2325 0008 02       		.byte	2
 2326 0009 01       		.byte	1
 2327 000a 03       		.byte	3
 2328 000b 00       		.byte	0
 2329 000c 04       		.byte	4
 2330 000d 05       		.byte	5
 2331 000e 06       		.byte	6
 2332              		.bss
 2333              		.align	2
 2334              		.set	.LANCHOR0,. + 0
 2335              		.type	cyPmBackup, %object
 2336              		.size	cyPmBackup, 48
 2337              	cyPmBackup:
 2338 0000 00000000 		.space	48
 2338      00000000 
 2338      00000000 
 2338      00000000 
 2338      00000000 
 2339              		.type	cyPmClockBackup, %object
 2340              		.size	cyPmClockBackup, 18
 2341              	cyPmClockBackup:
 2342 0030 00000000 		.space	18
 2342      00000000 
 2342      00000000 
 2342      00000000 
 2342      0000
 2343              		.type	interruptStatus.4985, %object
 2344              		.size	interruptStatus.4985, 1
 2345              	interruptStatus.4985:
 2346 0042 00       		.space	1
 2347              		.text
 2348              	.Letext0:
 2349              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2350              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2351              		.file 4 "Generated_Source\\PSoC5\\CyFlash.h"
 2352              		.file 5 "Generated_Source\\PSoC5\\CyLib.h"
 2353              		.section	.debug_info,"",%progbits
 2354              	.Ldebug_info0:
 2355 0000 DE090000 		.4byte	0x9de
 2356 0004 0400     		.2byte	0x4
 2357 0006 00000000 		.4byte	.Ldebug_abbrev0
 2358 000a 04       		.byte	0x4
 2359 000b 01       		.uleb128 0x1
 2360 000c 31010000 		.4byte	.LASF117
 2361 0010 0C       		.byte	0xc
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 85


 2362 0011 97030000 		.4byte	.LASF118
 2363 0015 08040000 		.4byte	.LASF119
 2364 0019 C8000000 		.4byte	.Ldebug_ranges0+0xc8
 2365 001d 00000000 		.4byte	0
 2366 0021 00000000 		.4byte	.Ldebug_line0
 2367 0025 02       		.uleb128 0x2
 2368 0026 01       		.byte	0x1
 2369 0027 06       		.byte	0x6
 2370 0028 E0010000 		.4byte	.LASF0
 2371 002c 02       		.uleb128 0x2
 2372 002d 01       		.byte	0x1
 2373 002e 08       		.byte	0x8
 2374 002f 9C050000 		.4byte	.LASF1
 2375 0033 02       		.uleb128 0x2
 2376 0034 02       		.byte	0x2
 2377 0035 05       		.byte	0x5
 2378 0036 D5050000 		.4byte	.LASF2
 2379 003a 02       		.uleb128 0x2
 2380 003b 02       		.byte	0x2
 2381 003c 07       		.byte	0x7
 2382 003d 4E030000 		.4byte	.LASF3
 2383 0041 02       		.uleb128 0x2
 2384 0042 04       		.byte	0x4
 2385 0043 05       		.byte	0x5
 2386 0044 19020000 		.4byte	.LASF4
 2387 0048 02       		.uleb128 0x2
 2388 0049 04       		.byte	0x4
 2389 004a 07       		.byte	0x7
 2390 004b BF020000 		.4byte	.LASF5
 2391 004f 02       		.uleb128 0x2
 2392 0050 08       		.byte	0x8
 2393 0051 05       		.byte	0x5
 2394 0052 D2010000 		.4byte	.LASF6
 2395 0056 02       		.uleb128 0x2
 2396 0057 08       		.byte	0x8
 2397 0058 07       		.byte	0x7
 2398 0059 AE000000 		.4byte	.LASF7
 2399 005d 03       		.uleb128 0x3
 2400 005e 04       		.byte	0x4
 2401 005f 05       		.byte	0x5
 2402 0060 696E7400 		.ascii	"int\000"
 2403 0064 02       		.uleb128 0x2
 2404 0065 04       		.byte	0x4
 2405 0066 07       		.byte	0x7
 2406 0067 91020000 		.4byte	.LASF8
 2407 006b 04       		.uleb128 0x4
 2408 006c 34020000 		.4byte	.LASF9
 2409 0070 02       		.byte	0x2
 2410 0071 E401     		.2byte	0x1e4
 2411 0073 2C000000 		.4byte	0x2c
 2412 0077 04       		.uleb128 0x4
 2413 0078 14000000 		.4byte	.LASF10
 2414 007c 02       		.byte	0x2
 2415 007d E501     		.2byte	0x1e5
 2416 007f 3A000000 		.4byte	0x3a
 2417 0083 04       		.uleb128 0x4
 2418 0084 5B020000 		.4byte	.LASF11
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 86


 2419 0088 02       		.byte	0x2
 2420 0089 E601     		.2byte	0x1e6
 2421 008b 48000000 		.4byte	0x48
 2422 008f 02       		.uleb128 0x2
 2423 0090 04       		.byte	0x4
 2424 0091 04       		.byte	0x4
 2425 0092 3D050000 		.4byte	.LASF12
 2426 0096 02       		.uleb128 0x2
 2427 0097 08       		.byte	0x8
 2428 0098 04       		.byte	0x4
 2429 0099 54020000 		.4byte	.LASF13
 2430 009d 02       		.uleb128 0x2
 2431 009e 01       		.byte	0x1
 2432 009f 08       		.byte	0x8
 2433 00a0 FF050000 		.4byte	.LASF14
 2434 00a4 04       		.uleb128 0x4
 2435 00a5 1F070000 		.4byte	.LASF15
 2436 00a9 02       		.byte	0x2
 2437 00aa 8602     		.2byte	0x286
 2438 00ac 48000000 		.4byte	0x48
 2439 00b0 04       		.uleb128 0x4
 2440 00b1 84050000 		.4byte	.LASF16
 2441 00b5 02       		.byte	0x2
 2442 00b6 8E02     		.2byte	0x28e
 2443 00b8 BC000000 		.4byte	0xbc
 2444 00bc 05       		.uleb128 0x5
 2445 00bd 6B000000 		.4byte	0x6b
 2446 00c1 02       		.uleb128 0x2
 2447 00c2 08       		.byte	0x8
 2448 00c3 04       		.byte	0x4
 2449 00c4 C3040000 		.4byte	.LASF17
 2450 00c8 02       		.uleb128 0x2
 2451 00c9 04       		.byte	0x4
 2452 00ca 07       		.byte	0x7
 2453 00cb AA040000 		.4byte	.LASF18
 2454 00cf 06       		.uleb128 0x6
 2455 00d0 D8020000 		.4byte	.LASF35
 2456 00d4 12       		.byte	0x12
 2457 00d5 03       		.byte	0x3
 2458 00d6 F8       		.byte	0xf8
 2459 00d7 9A010000 		.4byte	0x19a
 2460 00db 07       		.uleb128 0x7
 2461 00dc E2040000 		.4byte	.LASF19
 2462 00e0 03       		.byte	0x3
 2463 00e1 FB       		.byte	0xfb
 2464 00e2 6B000000 		.4byte	0x6b
 2465 00e6 00       		.byte	0
 2466 00e7 07       		.uleb128 0x7
 2467 00e8 E9040000 		.4byte	.LASF20
 2468 00ec 03       		.byte	0x3
 2469 00ed FC       		.byte	0xfc
 2470 00ee 6B000000 		.4byte	0x6b
 2471 00f2 01       		.byte	0x1
 2472 00f3 07       		.uleb128 0x7
 2473 00f4 5D000000 		.4byte	.LASF21
 2474 00f8 03       		.byte	0x3
 2475 00f9 FD       		.byte	0xfd
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 87


 2476 00fa 6B000000 		.4byte	0x6b
 2477 00fe 02       		.byte	0x2
 2478 00ff 07       		.uleb128 0x7
 2479 0100 B7020000 		.4byte	.LASF22
 2480 0104 03       		.byte	0x3
 2481 0105 FE       		.byte	0xfe
 2482 0106 6B000000 		.4byte	0x6b
 2483 010a 03       		.byte	0x3
 2484 010b 07       		.uleb128 0x7
 2485 010c EE000000 		.4byte	.LASF23
 2486 0110 03       		.byte	0x3
 2487 0111 FF       		.byte	0xff
 2488 0112 6B000000 		.4byte	0x6b
 2489 0116 04       		.byte	0x4
 2490 0117 08       		.uleb128 0x8
 2491 0118 28070000 		.4byte	.LASF24
 2492 011c 03       		.byte	0x3
 2493 011d 0001     		.2byte	0x100
 2494 011f 6B000000 		.4byte	0x6b
 2495 0123 05       		.byte	0x5
 2496 0124 08       		.uleb128 0x8
 2497 0125 73070000 		.4byte	.LASF25
 2498 0129 03       		.byte	0x3
 2499 012a 0101     		.2byte	0x101
 2500 012c 6B000000 		.4byte	0x6b
 2501 0130 06       		.byte	0x6
 2502 0131 08       		.uleb128 0x8
 2503 0132 33050000 		.4byte	.LASF26
 2504 0136 03       		.byte	0x3
 2505 0137 0201     		.2byte	0x102
 2506 0139 6B000000 		.4byte	0x6b
 2507 013d 07       		.byte	0x7
 2508 013e 08       		.uleb128 0x8
 2509 013f EF030000 		.4byte	.LASF27
 2510 0143 03       		.byte	0x3
 2511 0144 0301     		.2byte	0x103
 2512 0146 6B000000 		.4byte	0x6b
 2513 014a 08       		.byte	0x8
 2514 014b 08       		.uleb128 0x8
 2515 014c 13020000 		.4byte	.LASF28
 2516 0150 03       		.byte	0x3
 2517 0151 0401     		.2byte	0x104
 2518 0153 6B000000 		.4byte	0x6b
 2519 0157 09       		.byte	0x9
 2520 0158 08       		.uleb128 0x8
 2521 0159 91000000 		.4byte	.LASF29
 2522 015d 03       		.byte	0x3
 2523 015e 0501     		.2byte	0x105
 2524 0160 6B000000 		.4byte	0x6b
 2525 0164 0A       		.byte	0xa
 2526 0165 08       		.uleb128 0x8
 2527 0166 EC010000 		.4byte	.LASF30
 2528 016a 03       		.byte	0x3
 2529 016b 0601     		.2byte	0x106
 2530 016d 77000000 		.4byte	0x77
 2531 0171 0C       		.byte	0xc
 2532 0172 08       		.uleb128 0x8
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 88


 2533 0173 BA050000 		.4byte	.LASF31
 2534 0177 03       		.byte	0x3
 2535 0178 0701     		.2byte	0x107
 2536 017a 6B000000 		.4byte	0x6b
 2537 017e 0E       		.byte	0xe
 2538 017f 08       		.uleb128 0x8
 2539 0180 62020000 		.4byte	.LASF32
 2540 0184 03       		.byte	0x3
 2541 0185 0801     		.2byte	0x108
 2542 0187 6B000000 		.4byte	0x6b
 2543 018b 0F       		.byte	0xf
 2544 018c 08       		.uleb128 0x8
 2545 018d A2060000 		.4byte	.LASF33
 2546 0191 03       		.byte	0x3
 2547 0192 0901     		.2byte	0x109
 2548 0194 6B000000 		.4byte	0x6b
 2549 0198 10       		.byte	0x10
 2550 0199 00       		.byte	0
 2551 019a 04       		.uleb128 0x4
 2552 019b 34030000 		.4byte	.LASF34
 2553 019f 03       		.byte	0x3
 2554 01a0 0B01     		.2byte	0x10b
 2555 01a2 CF000000 		.4byte	0xcf
 2556 01a6 09       		.uleb128 0x9
 2557 01a7 05030000 		.4byte	.LASF36
 2558 01ab 30       		.byte	0x30
 2559 01ac 03       		.byte	0x3
 2560 01ad 0E01     		.2byte	0x10e
 2561 01af C5020000 		.4byte	0x2c5
 2562 01b3 08       		.uleb128 0x8
 2563 01b4 24010000 		.4byte	.LASF37
 2564 01b8 03       		.byte	0x3
 2565 01b9 1001     		.2byte	0x110
 2566 01bb 6B000000 		.4byte	0x6b
 2567 01bf 00       		.byte	0
 2568 01c0 08       		.uleb128 0x8
 2569 01c1 C9050000 		.4byte	.LASF38
 2570 01c5 03       		.byte	0x3
 2571 01c6 1101     		.2byte	0x111
 2572 01c8 6B000000 		.4byte	0x6b
 2573 01cc 01       		.byte	0x1
 2574 01cd 08       		.uleb128 0x8
 2575 01ce F1050000 		.4byte	.LASF39
 2576 01d2 03       		.byte	0x3
 2577 01d3 1201     		.2byte	0x112
 2578 01d5 6B000000 		.4byte	0x6b
 2579 01d9 02       		.byte	0x2
 2580 01da 08       		.uleb128 0x8
 2581 01db 9E040000 		.4byte	.LASF40
 2582 01df 03       		.byte	0x3
 2583 01e0 1401     		.2byte	0x114
 2584 01e2 6B000000 		.4byte	0x6b
 2585 01e6 03       		.byte	0x3
 2586 01e7 08       		.uleb128 0x8
 2587 01e8 B5030000 		.4byte	.LASF41
 2588 01ec 03       		.byte	0x3
 2589 01ed 1E01     		.2byte	0x11e
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 89


 2590 01ef 6B000000 		.4byte	0x6b
 2591 01f3 04       		.byte	0x4
 2592 01f4 08       		.uleb128 0x8
 2593 01f5 C0030000 		.4byte	.LASF42
 2594 01f9 03       		.byte	0x3
 2595 01fa 1F01     		.2byte	0x11f
 2596 01fc 6B000000 		.4byte	0x6b
 2597 0200 05       		.byte	0x5
 2598 0201 08       		.uleb128 0x8
 2599 0202 CB030000 		.4byte	.LASF43
 2600 0206 03       		.byte	0x3
 2601 0207 2001     		.2byte	0x120
 2602 0209 6B000000 		.4byte	0x6b
 2603 020d 06       		.byte	0x6
 2604 020e 08       		.uleb128 0x8
 2605 020f 39000000 		.4byte	.LASF44
 2606 0213 03       		.byte	0x3
 2607 0214 2201     		.2byte	0x122
 2608 0216 6B000000 		.4byte	0x6b
 2609 021a 07       		.byte	0x7
 2610 021b 08       		.uleb128 0x8
 2611 021c 45000000 		.4byte	.LASF45
 2612 0220 03       		.byte	0x3
 2613 0221 2301     		.2byte	0x123
 2614 0223 6B000000 		.4byte	0x6b
 2615 0227 08       		.byte	0x8
 2616 0228 08       		.uleb128 0x8
 2617 0229 51000000 		.4byte	.LASF46
 2618 022d 03       		.byte	0x3
 2619 022e 2701     		.2byte	0x127
 2620 0230 6B000000 		.4byte	0x6b
 2621 0234 09       		.byte	0x9
 2622 0235 08       		.uleb128 0x8
 2623 0236 9E020000 		.4byte	.LASF47
 2624 023a 03       		.byte	0x3
 2625 023b 2B01     		.2byte	0x12b
 2626 023d C5020000 		.4byte	0x2c5
 2627 0241 0A       		.byte	0xa
 2628 0242 08       		.uleb128 0x8
 2629 0243 D1020000 		.4byte	.LASF48
 2630 0247 03       		.byte	0x3
 2631 0248 2E01     		.2byte	0x12e
 2632 024a 6B000000 		.4byte	0x6b
 2633 024e 26       		.byte	0x26
 2634 024f 08       		.uleb128 0x8
 2635 0250 6A070000 		.4byte	.LASF49
 2636 0254 03       		.byte	0x3
 2637 0255 2F01     		.2byte	0x12f
 2638 0257 6B000000 		.4byte	0x6b
 2639 025b 27       		.byte	0x27
 2640 025c 08       		.uleb128 0x8
 2641 025d C9060000 		.4byte	.LASF50
 2642 0261 03       		.byte	0x3
 2643 0262 3001     		.2byte	0x130
 2644 0264 6B000000 		.4byte	0x6b
 2645 0268 28       		.byte	0x28
 2646 0269 08       		.uleb128 0x8
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 90


 2647 026a E5000000 		.4byte	.LASF51
 2648 026e 03       		.byte	0x3
 2649 026f 3101     		.2byte	0x131
 2650 0271 6B000000 		.4byte	0x6b
 2651 0275 29       		.byte	0x29
 2652 0276 08       		.uleb128 0x8
 2653 0277 0B010000 		.4byte	.LASF52
 2654 027b 03       		.byte	0x3
 2655 027c 3201     		.2byte	0x132
 2656 027e 6B000000 		.4byte	0x6b
 2657 0282 2A       		.byte	0x2a
 2658 0283 08       		.uleb128 0x8
 2659 0284 63050000 		.4byte	.LASF53
 2660 0288 03       		.byte	0x3
 2661 0289 3301     		.2byte	0x133
 2662 028b 6B000000 		.4byte	0x6b
 2663 028f 2B       		.byte	0x2b
 2664 0290 08       		.uleb128 0x8
 2665 0291 38070000 		.4byte	.LASF54
 2666 0295 03       		.byte	0x3
 2667 0296 3401     		.2byte	0x134
 2668 0298 6B000000 		.4byte	0x6b
 2669 029c 2C       		.byte	0x2c
 2670 029d 08       		.uleb128 0x8
 2671 029e 86020000 		.4byte	.LASF55
 2672 02a2 03       		.byte	0x3
 2673 02a3 3601     		.2byte	0x136
 2674 02a5 6B000000 		.4byte	0x6b
 2675 02a9 2D       		.byte	0x2d
 2676 02aa 08       		.uleb128 0x8
 2677 02ab 2C060000 		.4byte	.LASF56
 2678 02af 03       		.byte	0x3
 2679 02b0 3701     		.2byte	0x137
 2680 02b2 6B000000 		.4byte	0x6b
 2681 02b6 2E       		.byte	0x2e
 2682 02b7 08       		.uleb128 0x8
 2683 02b8 E3030000 		.4byte	.LASF57
 2684 02bc 03       		.byte	0x3
 2685 02bd 3901     		.2byte	0x139
 2686 02bf 6B000000 		.4byte	0x6b
 2687 02c3 2F       		.byte	0x2f
 2688 02c4 00       		.byte	0
 2689 02c5 0A       		.uleb128 0xa
 2690 02c6 6B000000 		.4byte	0x6b
 2691 02ca D5020000 		.4byte	0x2d5
 2692 02ce 0B       		.uleb128 0xb
 2693 02cf C8000000 		.4byte	0xc8
 2694 02d3 1B       		.byte	0x1b
 2695 02d4 00       		.byte	0
 2696 02d5 04       		.uleb128 0x4
 2697 02d6 6A000000 		.4byte	.LASF58
 2698 02da 03       		.byte	0x3
 2699 02db 3B01     		.2byte	0x13b
 2700 02dd A6010000 		.4byte	0x1a6
 2701 02e1 0C       		.uleb128 0xc
 2702 02e2 DF050000 		.4byte	.LASF59
 2703 02e6 01       		.byte	0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 91


 2704 02e7 4006     		.2byte	0x640
 2705 02e9 00000000 		.4byte	.LFB12
 2706 02ed DC010000 		.4byte	.LFE12-.LFB12
 2707 02f1 01       		.uleb128 0x1
 2708 02f2 9C       		.byte	0x9c
 2709 02f3 0C       		.uleb128 0xc
 2710 02f4 27000000 		.4byte	.LASF60
 2711 02f8 01       		.byte	0x1
 2712 02f9 BC06     		.2byte	0x6bc
 2713 02fb 00000000 		.4byte	.LFB13
 2714 02ff E0000000 		.4byte	.LFE13-.LFB13
 2715 0303 01       		.uleb128 0x1
 2716 0304 9C       		.byte	0x9c
 2717 0305 0D       		.uleb128 0xd
 2718 0306 F9030000 		.4byte	.LASF61
 2719 030a 01       		.byte	0x1
 2720 030b 49       		.byte	0x49
 2721 030c 00000000 		.4byte	.LFB0
 2722 0310 E4010000 		.4byte	.LFE0-.LFB0
 2723 0314 01       		.uleb128 0x1
 2724 0315 9C       		.byte	0x9c
 2725 0316 1C040000 		.4byte	0x41c
 2726 031a 0E       		.uleb128 0xe
 2727 031b 3A000000 		.4byte	.LVL0
 2728 031f A2080000 		.4byte	0x8a2
 2729 0323 2E030000 		.4byte	0x32e
 2730 0327 0F       		.uleb128 0xf
 2731 0328 01       		.uleb128 0x1
 2732 0329 50       		.byte	0x50
 2733 032a 02       		.uleb128 0x2
 2734 032b 08       		.byte	0x8
 2735 032c 37       		.byte	0x37
 2736 032d 00       		.byte	0
 2737 032e 0E       		.uleb128 0xe
 2738 032f 7E000000 		.4byte	.LVL1
 2739 0333 AD080000 		.4byte	0x8ad
 2740 0337 41030000 		.4byte	0x341
 2741 033b 0F       		.uleb128 0xf
 2742 033c 01       		.uleb128 0x1
 2743 033d 50       		.byte	0x50
 2744 033e 01       		.uleb128 0x1
 2745 033f 34       		.byte	0x34
 2746 0340 00       		.byte	0
 2747 0341 0E       		.uleb128 0xe
 2748 0342 BE000000 		.4byte	.LVL2
 2749 0346 B8080000 		.4byte	0x8b8
 2750 034a 55030000 		.4byte	0x355
 2751 034e 0F       		.uleb128 0xf
 2752 034f 01       		.uleb128 0x1
 2753 0350 50       		.byte	0x50
 2754 0351 02       		.uleb128 0x2
 2755 0352 75       		.byte	0x75
 2756 0353 00       		.sleb128 0
 2757 0354 00       		.byte	0
 2758 0355 10       		.uleb128 0x10
 2759 0356 12010000 		.4byte	.LVL3
 2760 035a A2080000 		.4byte	0x8a2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 92


 2761 035e 10       		.uleb128 0x10
 2762 035f 3E010000 		.4byte	.LVL4
 2763 0363 C3080000 		.4byte	0x8c3
 2764 0367 10       		.uleb128 0x10
 2765 0368 4A010000 		.4byte	.LVL5
 2766 036c CE080000 		.4byte	0x8ce
 2767 0370 0E       		.uleb128 0xe
 2768 0371 52010000 		.4byte	.LVL6
 2769 0375 D9080000 		.4byte	0x8d9
 2770 0379 84030000 		.4byte	0x384
 2771 037d 0F       		.uleb128 0xf
 2772 037e 01       		.uleb128 0x1
 2773 037f 50       		.byte	0x50
 2774 0380 02       		.uleb128 0x2
 2775 0381 75       		.byte	0x75
 2776 0382 00       		.sleb128 0
 2777 0383 00       		.byte	0
 2778 0384 0E       		.uleb128 0xe
 2779 0385 5A010000 		.4byte	.LVL7
 2780 0389 E4080000 		.4byte	0x8e4
 2781 038d 98030000 		.4byte	0x398
 2782 0391 0F       		.uleb128 0xf
 2783 0392 01       		.uleb128 0x1
 2784 0393 50       		.byte	0x50
 2785 0394 02       		.uleb128 0x2
 2786 0395 75       		.byte	0x75
 2787 0396 00       		.sleb128 0
 2788 0397 00       		.byte	0
 2789 0398 0E       		.uleb128 0xe
 2790 0399 62010000 		.4byte	.LVL8
 2791 039d EF080000 		.4byte	0x8ef
 2792 03a1 AC030000 		.4byte	0x3ac
 2793 03a5 0F       		.uleb128 0xf
 2794 03a6 01       		.uleb128 0x1
 2795 03a7 50       		.byte	0x50
 2796 03a8 02       		.uleb128 0x2
 2797 03a9 75       		.byte	0x75
 2798 03aa 00       		.sleb128 0
 2799 03ab 00       		.byte	0
 2800 03ac 10       		.uleb128 0x10
 2801 03ad 68010000 		.4byte	.LVL9
 2802 03b1 FA080000 		.4byte	0x8fa
 2803 03b5 10       		.uleb128 0x10
 2804 03b6 74010000 		.4byte	.LVL10
 2805 03ba 05090000 		.4byte	0x905
 2806 03be 0E       		.uleb128 0xe
 2807 03bf 7A010000 		.4byte	.LVL11
 2808 03c3 10090000 		.4byte	0x910
 2809 03c7 D1030000 		.4byte	0x3d1
 2810 03cb 0F       		.uleb128 0xf
 2811 03cc 01       		.uleb128 0x1
 2812 03cd 50       		.byte	0x50
 2813 03ce 01       		.uleb128 0x1
 2814 03cf 36       		.byte	0x36
 2815 03d0 00       		.byte	0
 2816 03d1 0E       		.uleb128 0xe
 2817 03d2 96010000 		.4byte	.LVL12
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 93


 2818 03d6 E4080000 		.4byte	0x8e4
 2819 03da E4030000 		.4byte	0x3e4
 2820 03de 0F       		.uleb128 0xf
 2821 03df 01       		.uleb128 0x1
 2822 03e0 50       		.byte	0x50
 2823 03e1 01       		.uleb128 0x1
 2824 03e2 33       		.byte	0x33
 2825 03e3 00       		.byte	0
 2826 03e4 0E       		.uleb128 0xe
 2827 03e5 9E010000 		.4byte	.LVL13
 2828 03e9 E4080000 		.4byte	0x8e4
 2829 03ed F8030000 		.4byte	0x3f8
 2830 03f1 0F       		.uleb128 0xf
 2831 03f2 01       		.uleb128 0x1
 2832 03f3 50       		.byte	0x50
 2833 03f4 02       		.uleb128 0x2
 2834 03f5 75       		.byte	0x75
 2835 03f6 00       		.sleb128 0
 2836 03f7 00       		.byte	0
 2837 03f8 0E       		.uleb128 0xe
 2838 03f9 A6010000 		.4byte	.LVL14
 2839 03fd E4080000 		.4byte	0x8e4
 2840 0401 0B040000 		.4byte	0x40b
 2841 0405 0F       		.uleb128 0xf
 2842 0406 01       		.uleb128 0x1
 2843 0407 50       		.byte	0x50
 2844 0408 01       		.uleb128 0x1
 2845 0409 32       		.byte	0x32
 2846 040a 00       		.byte	0
 2847 040b 11       		.uleb128 0x11
 2848 040c AE010000 		.4byte	.LVL15
 2849 0410 1B090000 		.4byte	0x91b
 2850 0414 0F       		.uleb128 0xf
 2851 0415 01       		.uleb128 0x1
 2852 0416 50       		.byte	0x50
 2853 0417 02       		.uleb128 0x2
 2854 0418 75       		.byte	0x75
 2855 0419 00       		.sleb128 0
 2856 041a 00       		.byte	0
 2857 041b 00       		.byte	0
 2858 041c 12       		.uleb128 0x12
 2859 041d 9C000000 		.4byte	.LASF62
 2860 0421 01       		.byte	0x1
 2861 0422 0C01     		.2byte	0x10c
 2862 0424 00000000 		.4byte	.LFB1
 2863 0428 40020000 		.4byte	.LFE1-.LFB1
 2864 042c 01       		.uleb128 0x1
 2865 042d 9C       		.byte	0x9c
 2866 042e 49050000 		.4byte	0x549
 2867 0432 13       		.uleb128 0x13
 2868 0433 C2060000 		.4byte	.LASF63
 2869 0437 01       		.byte	0x1
 2870 0438 0E01     		.2byte	0x10e
 2871 043a A4000000 		.4byte	0xa4
 2872 043e 10       		.byte	0x10
 2873 043f 14       		.uleb128 0x14
 2874 0440 6900     		.ascii	"i\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 94


 2875 0442 01       		.byte	0x1
 2876 0443 0F01     		.2byte	0x10f
 2877 0445 77000000 		.4byte	0x77
 2878 0449 00000000 		.4byte	.LLST0
 2879 044d 15       		.uleb128 0x15
 2880 044e D6030000 		.4byte	.LASF64
 2881 0452 01       		.byte	0x1
 2882 0453 1001     		.2byte	0x110
 2883 0455 77000000 		.4byte	0x77
 2884 0459 14000000 		.4byte	.LLST1
 2885 045d 16       		.uleb128 0x16
 2886 045e CF040000 		.4byte	.LASF65
 2887 0462 01       		.byte	0x1
 2888 0463 1401     		.2byte	0x114
 2889 0465 5E050000 		.4byte	0x55e
 2890 0469 02       		.uleb128 0x2
 2891 046a 91       		.byte	0x91
 2892 046b 58       		.sleb128 -40
 2893 046c 0E       		.uleb128 0xe
 2894 046d 38000000 		.4byte	.LVL17
 2895 0471 A2080000 		.4byte	0x8a2
 2896 0475 80040000 		.4byte	0x480
 2897 0479 0F       		.uleb128 0xf
 2898 047a 01       		.uleb128 0x1
 2899 047b 50       		.byte	0x50
 2900 047c 02       		.uleb128 0x2
 2901 047d 08       		.byte	0x8
 2902 047e 37       		.byte	0x37
 2903 047f 00       		.byte	0
 2904 0480 10       		.uleb128 0x10
 2905 0481 66000000 		.4byte	.LVL18
 2906 0485 AD080000 		.4byte	0x8ad
 2907 0489 10       		.uleb128 0x10
 2908 048a 8E000000 		.4byte	.LVL19
 2909 048e B8080000 		.4byte	0x8b8
 2910 0492 10       		.uleb128 0x10
 2911 0493 EA000000 		.4byte	.LVL23
 2912 0497 D9080000 		.4byte	0x8d9
 2913 049b 10       		.uleb128 0x10
 2914 049c 24010000 		.4byte	.LVL24
 2915 04a0 05090000 		.4byte	0x905
 2916 04a4 10       		.uleb128 0x10
 2917 04a5 38010000 		.4byte	.LVL25
 2918 04a9 EF080000 		.4byte	0x8ef
 2919 04ad 10       		.uleb128 0x10
 2920 04ae 40010000 		.4byte	.LVL26
 2921 04b2 E4080000 		.4byte	0x8e4
 2922 04b6 10       		.uleb128 0x10
 2923 04b7 54010000 		.4byte	.LVL27
 2924 04bb EF080000 		.4byte	0x8ef
 2925 04bf 10       		.uleb128 0x10
 2926 04c0 5C010000 		.4byte	.LVL28
 2927 04c4 E4080000 		.4byte	0x8e4
 2928 04c8 10       		.uleb128 0x10
 2929 04c9 62010000 		.4byte	.LVL29
 2930 04cd 26090000 		.4byte	0x926
 2931 04d1 10       		.uleb128 0x10
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 95


 2932 04d2 68010000 		.4byte	.LVL30
 2933 04d6 31090000 		.4byte	0x931
 2934 04da 10       		.uleb128 0x10
 2935 04db 80010000 		.4byte	.LVL31
 2936 04df 3C090000 		.4byte	0x93c
 2937 04e3 0E       		.uleb128 0xe
 2938 04e4 9A010000 		.4byte	.LVL32
 2939 04e8 47090000 		.4byte	0x947
 2940 04ec F6040000 		.4byte	0x4f6
 2941 04f0 0F       		.uleb128 0xf
 2942 04f1 01       		.uleb128 0x1
 2943 04f2 50       		.byte	0x50
 2944 04f3 01       		.uleb128 0x1
 2945 04f4 30       		.byte	0x30
 2946 04f5 00       		.byte	0
 2947 04f6 10       		.uleb128 0x10
 2948 04f7 BE010000 		.4byte	.LVL35
 2949 04fb 3C090000 		.4byte	0x93c
 2950 04ff 0E       		.uleb128 0xe
 2951 0500 D6010000 		.4byte	.LVL36
 2952 0504 52090000 		.4byte	0x952
 2953 0508 12050000 		.4byte	0x512
 2954 050c 0F       		.uleb128 0xf
 2955 050d 01       		.uleb128 0x1
 2956 050e 50       		.byte	0x50
 2957 050f 01       		.uleb128 0x1
 2958 0510 30       		.byte	0x30
 2959 0511 00       		.byte	0
 2960 0512 0E       		.uleb128 0xe
 2961 0513 DC010000 		.4byte	.LVL37
 2962 0517 10090000 		.4byte	0x910
 2963 051b 26050000 		.4byte	0x526
 2964 051f 0F       		.uleb128 0xf
 2965 0520 01       		.uleb128 0x1
 2966 0521 50       		.byte	0x50
 2967 0522 02       		.uleb128 0x2
 2968 0523 08       		.byte	0x8
 2969 0524 50       		.byte	0x50
 2970 0525 00       		.byte	0
 2971 0526 0E       		.uleb128 0xe
 2972 0527 EA010000 		.4byte	.LVL39
 2973 052b 10090000 		.4byte	0x910
 2974 052f 39050000 		.4byte	0x539
 2975 0533 0F       		.uleb128 0xf
 2976 0534 01       		.uleb128 0x1
 2977 0535 50       		.byte	0x50
 2978 0536 01       		.uleb128 0x1
 2979 0537 31       		.byte	0x31
 2980 0538 00       		.byte	0
 2981 0539 11       		.uleb128 0x11
 2982 053a 0A020000 		.4byte	.LVL40
 2983 053e AD080000 		.4byte	0x8ad
 2984 0542 0F       		.uleb128 0xf
 2985 0543 01       		.uleb128 0x1
 2986 0544 50       		.byte	0x50
 2987 0545 01       		.uleb128 0x1
 2988 0546 38       		.byte	0x38
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 96


 2989 0547 00       		.byte	0
 2990 0548 00       		.byte	0
 2991 0549 0A       		.uleb128 0xa
 2992 054a 59050000 		.4byte	0x559
 2993 054e 59050000 		.4byte	0x559
 2994 0552 0B       		.uleb128 0xb
 2995 0553 C8000000 		.4byte	0xc8
 2996 0557 06       		.byte	0x6
 2997 0558 00       		.byte	0
 2998 0559 17       		.uleb128 0x17
 2999 055a 6B000000 		.4byte	0x6b
 3000 055e 17       		.uleb128 0x17
 3001 055f 49050000 		.4byte	0x549
 3002 0563 12       		.uleb128 0x12
 3003 0564 6B050000 		.4byte	.LASF66
 3004 0568 01       		.byte	0x1
 3005 0569 7102     		.2byte	0x271
 3006 056b 00000000 		.4byte	.LFB2
 3007 056f 78000000 		.4byte	.LFE2-.LFB2
 3008 0573 01       		.uleb128 0x1
 3009 0574 9C       		.byte	0x9c
 3010 0575 A9050000 		.4byte	0x5a9
 3011 0579 18       		.uleb128 0x18
 3012 057a 01070000 		.4byte	.LASF67
 3013 057e 01       		.byte	0x1
 3014 057f 7102     		.2byte	0x271
 3015 0581 77000000 		.4byte	0x77
 3016 0585 40000000 		.4byte	.LLST2
 3017 0589 18       		.uleb128 0x18
 3018 058a 00050000 		.4byte	.LASF68
 3019 058e 01       		.byte	0x1
 3020 058f 7102     		.2byte	0x271
 3021 0591 77000000 		.4byte	0x77
 3022 0595 61000000 		.4byte	.LLST3
 3023 0599 11       		.uleb128 0x11
 3024 059a 0C000000 		.4byte	.LVL43
 3025 059e 1B090000 		.4byte	0x91b
 3026 05a2 0F       		.uleb128 0xf
 3027 05a3 01       		.uleb128 0x1
 3028 05a4 50       		.byte	0x50
 3029 05a5 01       		.uleb128 0x1
 3030 05a6 30       		.byte	0x30
 3031 05a7 00       		.byte	0
 3032 05a8 00       		.byte	0
 3033 05a9 12       		.uleb128 0x12
 3034 05aa 59050000 		.4byte	.LASF69
 3035 05ae 01       		.byte	0x1
 3036 05af 3803     		.2byte	0x338
 3037 05b1 00000000 		.4byte	.LFB3
 3038 05b5 F8000000 		.4byte	.LFE3-.LFB3
 3039 05b9 01       		.uleb128 0x1
 3040 05ba 9C       		.byte	0x9c
 3041 05bb 1D060000 		.4byte	0x61d
 3042 05bf 18       		.uleb128 0x18
 3043 05c0 01070000 		.4byte	.LASF67
 3044 05c4 01       		.byte	0x1
 3045 05c5 3803     		.2byte	0x338
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 97


 3046 05c7 6B000000 		.4byte	0x6b
 3047 05cb 82000000 		.4byte	.LLST4
 3048 05cf 18       		.uleb128 0x18
 3049 05d0 00050000 		.4byte	.LASF68
 3050 05d4 01       		.byte	0x1
 3051 05d5 3803     		.2byte	0x338
 3052 05d7 77000000 		.4byte	0x77
 3053 05db A3000000 		.4byte	.LLST5
 3054 05df 15       		.uleb128 0x15
 3055 05e0 F6010000 		.4byte	.LASF70
 3056 05e4 01       		.byte	0x1
 3057 05e5 3A03     		.2byte	0x33a
 3058 05e7 6B000000 		.4byte	0x6b
 3059 05eb C4000000 		.4byte	.LLST6
 3060 05ef 10       		.uleb128 0x10
 3061 05f0 0A000000 		.4byte	.LVL45
 3062 05f4 5D090000 		.4byte	0x95d
 3063 05f8 10       		.uleb128 0x10
 3064 05f9 2E000000 		.4byte	.LVL47
 3065 05fd E1020000 		.4byte	0x2e1
 3066 0601 10       		.uleb128 0x10
 3067 0602 AA000000 		.4byte	.LVL48
 3068 0606 F3020000 		.4byte	0x2f3
 3069 060a 19       		.uleb128 0x19
 3070 060b CA000000 		.4byte	.LVL49
 3071 060f 68090000 		.4byte	0x968
 3072 0613 10       		.uleb128 0x10
 3073 0614 D8000000 		.4byte	.LVL52
 3074 0618 1B090000 		.4byte	0x91b
 3075 061c 00       		.byte	0
 3076 061d 1A       		.uleb128 0x1a
 3077 061e F2060000 		.4byte	.LASF71
 3078 0622 01       		.byte	0x1
 3079 0623 2A05     		.2byte	0x52a
 3080 0625 01       		.byte	0x1
 3081 0626 1A       		.uleb128 0x1a
 3082 0627 C5000000 		.4byte	.LASF72
 3083 062b 01       		.byte	0x1
 3084 062c 0207     		.2byte	0x702
 3085 062e 01       		.byte	0x1
 3086 062f 1A       		.uleb128 0x1a
 3087 0630 72020000 		.4byte	.LASF73
 3088 0634 01       		.byte	0x1
 3089 0635 8505     		.2byte	0x585
 3090 0637 01       		.byte	0x1
 3091 0638 1A       		.uleb128 0x1a
 3092 0639 22020000 		.4byte	.LASF74
 3093 063d 01       		.byte	0x1
 3094 063e 3A07     		.2byte	0x73a
 3095 0640 01       		.byte	0x1
 3096 0641 12       		.uleb128 0x12
 3097 0642 B3040000 		.4byte	.LASF75
 3098 0646 01       		.byte	0x1
 3099 0647 8404     		.2byte	0x484
 3100 0649 00000000 		.4byte	.LFB5
 3101 064d 98020000 		.4byte	.LFE5-.LFB5
 3102 0651 01       		.uleb128 0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 98


 3103 0652 9C       		.byte	0x9c
 3104 0653 54070000 		.4byte	0x754
 3105 0657 18       		.uleb128 0x18
 3106 0658 00050000 		.4byte	.LASF68
 3107 065c 01       		.byte	0x1
 3108 065d 8404     		.2byte	0x484
 3109 065f 77000000 		.4byte	0x77
 3110 0663 E2000000 		.4byte	.LLST7
 3111 0667 15       		.uleb128 0x15
 3112 0668 F6010000 		.4byte	.LASF70
 3113 066c 01       		.byte	0x1
 3114 066d 8604     		.2byte	0x486
 3115 066f 6B000000 		.4byte	0x6b
 3116 0673 03010000 		.4byte	.LLST8
 3117 0677 1B       		.uleb128 0x1b
 3118 0678 1D060000 		.4byte	0x61d
 3119 067c 16000000 		.4byte	.LBB10
 3120 0680 00000000 		.4byte	.Ldebug_ranges0+0
 3121 0684 01       		.byte	0x1
 3122 0685 A004     		.2byte	0x4a0
 3123 0687 D8060000 		.4byte	0x6d8
 3124 068b 1B       		.uleb128 0x1b
 3125 068c 26060000 		.4byte	0x626
 3126 0690 62000000 		.4byte	.LBB12
 3127 0694 60000000 		.4byte	.Ldebug_ranges0+0x60
 3128 0698 01       		.byte	0x1
 3129 0699 5F05     		.2byte	0x55f
 3130 069b BB060000 		.4byte	0x6bb
 3131 069f 10       		.uleb128 0x10
 3132 06a0 EC010000 		.4byte	.LVL61
 3133 06a4 73090000 		.4byte	0x973
 3134 06a8 10       		.uleb128 0x10
 3135 06a9 24020000 		.4byte	.LVL62
 3136 06ad 7E090000 		.4byte	0x97e
 3137 06b1 10       		.uleb128 0x10
 3138 06b2 30020000 		.4byte	.LVL63
 3139 06b6 89090000 		.4byte	0x989
 3140 06ba 00       		.byte	0
 3141 06bb 0E       		.uleb128 0xe
 3142 06bc 36000000 		.4byte	.LVL56
 3143 06c0 94090000 		.4byte	0x994
 3144 06c4 CE060000 		.4byte	0x6ce
 3145 06c8 0F       		.uleb128 0xf
 3146 06c9 01       		.uleb128 0x1
 3147 06ca 50       		.byte	0x50
 3148 06cb 01       		.uleb128 0x1
 3149 06cc 31       		.byte	0x31
 3150 06cd 00       		.byte	0
 3151 06ce 10       		.uleb128 0x10
 3152 06cf A2000000 		.4byte	.LVL57
 3153 06d3 E1020000 		.4byte	0x2e1
 3154 06d7 00       		.byte	0
 3155 06d8 1B       		.uleb128 0x1b
 3156 06d9 2F060000 		.4byte	0x62f
 3157 06dd 3E010000 		.4byte	.LBB36
 3158 06e1 80000000 		.4byte	.Ldebug_ranges0+0x80
 3159 06e5 01       		.byte	0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 99


 3160 06e6 DE04     		.2byte	0x4de
 3161 06e8 41070000 		.4byte	0x741
 3162 06ec 1B       		.uleb128 0x1b
 3163 06ed 38060000 		.4byte	0x638
 3164 06f1 3E010000 		.4byte	.LBB38
 3165 06f5 A8000000 		.4byte	.Ldebug_ranges0+0xa8
 3166 06f9 01       		.byte	0x1
 3167 06fa 8805     		.2byte	0x588
 3168 06fc 1C070000 		.4byte	0x71c
 3169 0700 10       		.uleb128 0x10
 3170 0701 36020000 		.4byte	.LVL64
 3171 0705 9F090000 		.4byte	0x99f
 3172 0709 10       		.uleb128 0x10
 3173 070a 50020000 		.4byte	.LVL67
 3174 070e AA090000 		.4byte	0x9aa
 3175 0712 10       		.uleb128 0x10
 3176 0713 5E020000 		.4byte	.LVL68
 3177 0717 B5090000 		.4byte	0x9b5
 3178 071b 00       		.byte	0
 3179 071c 10       		.uleb128 0x10
 3180 071d 60010000 		.4byte	.LVL58
 3181 0721 F3020000 		.4byte	0x2f3
 3182 0725 10       		.uleb128 0x10
 3183 0726 72010000 		.4byte	.LVL59
 3184 072a 94090000 		.4byte	0x994
 3185 072e 10       		.uleb128 0x10
 3186 072f 3C020000 		.4byte	.LVL65
 3187 0733 C0090000 		.4byte	0x9c0
 3188 0737 10       		.uleb128 0x10
 3189 0738 42020000 		.4byte	.LVL66
 3190 073c CB090000 		.4byte	0x9cb
 3191 0740 00       		.byte	0
 3192 0741 10       		.uleb128 0x10
 3193 0742 0A000000 		.4byte	.LVL54
 3194 0746 5D090000 		.4byte	0x95d
 3195 074a 19       		.uleb128 0x19
 3196 074b B4010000 		.4byte	.LVL60
 3197 074f 68090000 		.4byte	0x968
 3198 0753 00       		.byte	0
 3199 0754 12       		.uleb128 0x12
 3200 0755 3C060000 		.4byte	.LASF76
 3201 0759 01       		.byte	0x1
 3202 075a 4704     		.2byte	0x447
 3203 075c 00000000 		.4byte	.LFB4
 3204 0760 06000000 		.4byte	.LFE4-.LFB4
 3205 0764 01       		.uleb128 0x1
 3206 0765 9C       		.byte	0x9c
 3207 0766 7B070000 		.4byte	0x77b
 3208 076a 1C       		.uleb128 0x1c
 3209 076b 06000000 		.4byte	.LVL69
 3210 076f 41060000 		.4byte	0x641
 3211 0773 0F       		.uleb128 0xf
 3212 0774 01       		.uleb128 0x1
 3213 0775 50       		.byte	0x50
 3214 0776 02       		.uleb128 0x2
 3215 0777 08       		.byte	0x8
 3216 0778 40       		.byte	0x40
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 100


 3217 0779 00       		.byte	0
 3218 077a 00       		.byte	0
 3219 077b 1D       		.uleb128 0x1d
 3220 077c 7F060000 		.4byte	.LASF120
 3221 0780 01       		.byte	0x1
 3222 0781 0505     		.2byte	0x505
 3223 0783 6B000000 		.4byte	0x6b
 3224 0787 00000000 		.4byte	.LFB6
 3225 078b 30000000 		.4byte	.LFE6-.LFB6
 3226 078f 01       		.uleb128 0x1
 3227 0790 9C       		.byte	0x9c
 3228 0791 EA070000 		.4byte	0x7ea
 3229 0795 18       		.uleb128 0x18
 3230 0796 81020000 		.4byte	.LASF77
 3231 079a 01       		.byte	0x1
 3232 079b 0505     		.2byte	0x505
 3233 079d 6B000000 		.4byte	0x6b
 3234 07a1 16010000 		.4byte	.LLST9
 3235 07a5 16       		.uleb128 0x16
 3236 07a6 7D070000 		.4byte	.LASF78
 3237 07aa 01       		.byte	0x1
 3238 07ab 0705     		.2byte	0x507
 3239 07ad 6B000000 		.4byte	0x6b
 3240 07b1 05       		.uleb128 0x5
 3241 07b2 03       		.byte	0x3
 3242 07b3 42000000 		.4byte	interruptStatus.4985
 3243 07b7 15       		.uleb128 0x15
 3244 07b8 F6010000 		.4byte	.LASF70
 3245 07bc 01       		.byte	0x1
 3246 07bd 0805     		.2byte	0x508
 3247 07bf 6B000000 		.4byte	0x6b
 3248 07c3 37010000 		.4byte	.LLST10
 3249 07c7 15       		.uleb128 0x15
 3250 07c8 DB000000 		.4byte	.LASF79
 3251 07cc 01       		.byte	0x1
 3252 07cd 0905     		.2byte	0x509
 3253 07cf 6B000000 		.4byte	0x6b
 3254 07d3 4A010000 		.4byte	.LLST11
 3255 07d7 10       		.uleb128 0x10
 3256 07d8 08000000 		.4byte	.LVL71
 3257 07dc 5D090000 		.4byte	0x95d
 3258 07e0 10       		.uleb128 0x10
 3259 07e1 20000000 		.4byte	.LVL73
 3260 07e5 68090000 		.4byte	0x968
 3261 07e9 00       		.byte	0
 3262 07ea 12       		.uleb128 0x12
 3263 07eb AF060000 		.4byte	.LASF80
 3264 07ef 01       		.byte	0x1
 3265 07f0 C105     		.2byte	0x5c1
 3266 07f2 00000000 		.4byte	.LFB9
 3267 07f6 54000000 		.4byte	.LFE9-.LFB9
 3268 07fa 01       		.uleb128 0x1
 3269 07fb 9C       		.byte	0x9c
 3270 07fc 1A080000 		.4byte	0x81a
 3271 0800 18       		.uleb128 0x18
 3272 0801 61030000 		.4byte	.LASF81
 3273 0805 01       		.byte	0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 101


 3274 0806 C105     		.2byte	0x5c1
 3275 0808 6B000000 		.4byte	0x6b
 3276 080c 61010000 		.4byte	.LLST12
 3277 0810 10       		.uleb128 0x10
 3278 0811 12000000 		.4byte	.LVL76
 3279 0815 CB090000 		.4byte	0x9cb
 3280 0819 00       		.byte	0
 3281 081a 12       		.uleb128 0x12
 3282 081b 90050000 		.4byte	.LASF82
 3283 081f 01       		.byte	0x1
 3284 0820 EE05     		.2byte	0x5ee
 3285 0822 00000000 		.4byte	.LFB10
 3286 0826 2C000000 		.4byte	.LFE10-.LFB10
 3287 082a 01       		.uleb128 0x1
 3288 082b 9C       		.byte	0x9c
 3289 082c 3A080000 		.4byte	0x83a
 3290 0830 10       		.uleb128 0x10
 3291 0831 0E000000 		.4byte	.LVL77
 3292 0835 D6090000 		.4byte	0x9d6
 3293 0839 00       		.byte	0
 3294 083a 12       		.uleb128 0x12
 3295 083b F8000000 		.4byte	.LASF83
 3296 083f 01       		.byte	0x1
 3297 0840 0E06     		.2byte	0x60e
 3298 0842 00000000 		.4byte	.LFB11
 3299 0846 54000000 		.4byte	.LFE11-.LFB11
 3300 084a 01       		.uleb128 0x1
 3301 084b 9C       		.byte	0x9c
 3302 084c 6A080000 		.4byte	0x86a
 3303 0850 18       		.uleb128 0x18
 3304 0851 60060000 		.4byte	.LASF84
 3305 0855 01       		.byte	0x1
 3306 0856 0E06     		.2byte	0x60e
 3307 0858 6B000000 		.4byte	0x6b
 3308 085c 82010000 		.4byte	.LLST13
 3309 0860 10       		.uleb128 0x10
 3310 0861 12000000 		.4byte	.LVL79
 3311 0865 C0090000 		.4byte	0x9c0
 3312 0869 00       		.byte	0
 3313 086a 1E       		.uleb128 0x1e
 3314 086b 5F070000 		.4byte	.LASF85
 3315 086f 01       		.byte	0x1
 3316 0870 1F       		.byte	0x1f
 3317 0871 D5020000 		.4byte	0x2d5
 3318 0875 05       		.uleb128 0x5
 3319 0876 03       		.byte	0x3
 3320 0877 00000000 		.4byte	cyPmBackup
 3321 087b 1E       		.uleb128 0x1e
 3322 087c AA050000 		.4byte	.LASF86
 3323 0880 01       		.byte	0x1
 3324 0881 20       		.byte	0x20
 3325 0882 9A010000 		.4byte	0x19a
 3326 0886 05       		.uleb128 0x5
 3327 0887 03       		.byte	0x3
 3328 0888 30000000 		.4byte	cyPmClockBackup
 3329 088c 1E       		.uleb128 0x1e
 3330 088d 6C060000 		.4byte	.LASF87
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 102


 3331 0891 01       		.byte	0x1
 3332 0892 23       		.byte	0x23
 3333 0893 9D080000 		.4byte	0x89d
 3334 0897 05       		.uleb128 0x5
 3335 0898 03       		.byte	0x3
 3336 0899 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3337 089d 17       		.uleb128 0x17
 3338 089e 49050000 		.4byte	0x549
 3339 08a2 1F       		.uleb128 0x1f
 3340 08a3 4A060000 		.4byte	.LASF88
 3341 08a7 4A060000 		.4byte	.LASF88
 3342 08ab 04       		.byte	0x4
 3343 08ac 52       		.byte	0x52
 3344 08ad 1F       		.uleb128 0x1f
 3345 08ae D0060000 		.4byte	.LASF89
 3346 08b2 D0060000 		.4byte	.LASF89
 3347 08b6 05       		.byte	0x5
 3348 08b7 48       		.byte	0x48
 3349 08b8 1F       		.uleb128 0x1f
 3350 08b9 A7020000 		.4byte	.LASF90
 3351 08bd A7020000 		.4byte	.LASF90
 3352 08c1 05       		.byte	0x5
 3353 08c2 49       		.byte	0x49
 3354 08c3 1F       		.uleb128 0x1f
 3355 08c4 0D050000 		.4byte	.LASF91
 3356 08c8 0D050000 		.4byte	.LASF91
 3357 08cc 05       		.byte	0x5
 3358 08cd 42       		.byte	0x42
 3359 08ce 1F       		.uleb128 0x1f
 3360 08cf 53070000 		.4byte	.LASF92
 3361 08d3 53070000 		.4byte	.LASF92
 3362 08d7 05       		.byte	0x5
 3363 08d8 66       		.byte	0x66
 3364 08d9 1F       		.uleb128 0x1f
 3365 08da 8E060000 		.4byte	.LASF93
 3366 08de 8E060000 		.4byte	.LASF93
 3367 08e2 05       		.byte	0x5
 3368 08e3 4F       		.byte	0x4f
 3369 08e4 1F       		.uleb128 0x1f
 3370 08e5 81030000 		.4byte	.LASF94
 3371 08e9 81030000 		.4byte	.LASF94
 3372 08ed 05       		.byte	0x5
 3373 08ee 4D       		.byte	0x4d
 3374 08ef 1F       		.uleb128 0x1f
 3375 08f0 1C050000 		.4byte	.LASF95
 3376 08f4 1C050000 		.4byte	.LASF95
 3377 08f8 05       		.byte	0x5
 3378 08f9 4E       		.byte	0x4e
 3379 08fa 1F       		.uleb128 0x1f
 3380 08fb 04060000 		.4byte	.LASF96
 3381 08ff 04060000 		.4byte	.LASF96
 3382 0903 05       		.byte	0x5
 3383 0904 4B       		.byte	0x4b
 3384 0905 1F       		.uleb128 0x1f
 3385 0906 1B000000 		.4byte	.LASF97
 3386 090a 1B000000 		.4byte	.LASF97
 3387 090e 05       		.byte	0x5
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 103


 3388 090f 46       		.byte	0x46
 3389 0910 1F       		.uleb128 0x1f
 3390 0911 4A020000 		.4byte	.LASF98
 3391 0915 4A020000 		.4byte	.LASF98
 3392 0919 05       		.byte	0x5
 3393 091a 77       		.byte	0x77
 3394 091b 1F       		.uleb128 0x1f
 3395 091c 89050000 		.4byte	.LASF99
 3396 0920 89050000 		.4byte	.LASF99
 3397 0924 05       		.byte	0x5
 3398 0925 7F       		.byte	0x7f
 3399 0926 1F       		.uleb128 0x1f
 3400 0927 29030000 		.4byte	.LASF100
 3401 092b 29030000 		.4byte	.LASF100
 3402 092f 05       		.byte	0x5
 3403 0930 47       		.byte	0x47
 3404 0931 1F       		.uleb128 0x1f
 3405 0932 DE060000 		.4byte	.LASF101
 3406 0936 DE060000 		.4byte	.LASF101
 3407 093a 05       		.byte	0x5
 3408 093b 4A       		.byte	0x4a
 3409 093c 1F       		.uleb128 0x1f
 3410 093d 76050000 		.4byte	.LASF102
 3411 0941 76050000 		.4byte	.LASF102
 3412 0945 05       		.byte	0x5
 3413 0946 79       		.byte	0x79
 3414 0947 1F       		.uleb128 0x1f
 3415 0948 91040000 		.4byte	.LASF103
 3416 094c 91040000 		.4byte	.LASF103
 3417 0950 05       		.byte	0x5
 3418 0951 65       		.byte	0x65
 3419 0952 1F       		.uleb128 0x1f
 3420 0953 3A020000 		.4byte	.LASF104
 3421 0957 3A020000 		.4byte	.LASF104
 3422 095b 05       		.byte	0x5
 3423 095c 41       		.byte	0x41
 3424 095d 1F       		.uleb128 0x1f
 3425 095e EE020000 		.4byte	.LASF105
 3426 0962 EE020000 		.4byte	.LASF105
 3427 0966 05       		.byte	0x5
 3428 0967 7D       		.byte	0x7d
 3429 0968 1F       		.uleb128 0x1f
 3430 0969 43050000 		.4byte	.LASF106
 3431 096d 43050000 		.4byte	.LASF106
 3432 0971 05       		.byte	0x5
 3433 0972 7E       		.byte	0x7e
 3434 0973 1F       		.uleb128 0x1f
 3435 0974 19060000 		.4byte	.LASF107
 3436 0978 19060000 		.4byte	.LASF107
 3437 097c 05       		.byte	0x5
 3438 097d 9C       		.byte	0x9c
 3439 097e 1F       		.uleb128 0x1f
 3440 097f 00000000 		.4byte	.LASF108
 3441 0983 00000000 		.4byte	.LASF108
 3442 0987 05       		.byte	0x5
 3443 0988 9D       		.byte	0x9d
 3444 0989 1F       		.uleb128 0x1f
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 104


 3445 098a 6D030000 		.4byte	.LASF109
 3446 098e 6D030000 		.4byte	.LASF109
 3447 0992 05       		.byte	0x5
 3448 0993 9F       		.byte	0x9f
 3449 0994 1F       		.uleb128 0x1f
 3450 0995 16030000 		.4byte	.LASF110
 3451 0999 16030000 		.4byte	.LASF110
 3452 099d 05       		.byte	0x5
 3453 099e 5E       		.byte	0x5e
 3454 099f 1F       		.uleb128 0x1f
 3455 09a0 40070000 		.4byte	.LASF111
 3456 09a4 40070000 		.4byte	.LASF111
 3457 09a8 05       		.byte	0x5
 3458 09a9 9E       		.byte	0x9e
 3459 09aa 1F       		.uleb128 0x1f
 3460 09ab 0C070000 		.4byte	.LASF112
 3461 09af 0C070000 		.4byte	.LASF112
 3462 09b3 05       		.byte	0x5
 3463 09b4 9B       		.byte	0x9b
 3464 09b5 1F       		.uleb128 0x1f
 3465 09b6 12010000 		.4byte	.LASF113
 3466 09ba 12010000 		.4byte	.LASF113
 3467 09be 05       		.byte	0x5
 3468 09bf 9A       		.byte	0x9a
 3469 09c0 1F       		.uleb128 0x1f
 3470 09c1 F0040000 		.4byte	.LASF114
 3471 09c5 F0040000 		.4byte	.LASF114
 3472 09c9 05       		.byte	0x5
 3473 09ca 59       		.byte	0x59
 3474 09cb 1F       		.uleb128 0x1f
 3475 09cc 05020000 		.4byte	.LASF115
 3476 09d0 05020000 		.4byte	.LASF115
 3477 09d4 05       		.byte	0x5
 3478 09d5 57       		.byte	0x57
 3479 09d6 1F       		.uleb128 0x1f
 3480 09d7 7E000000 		.4byte	.LASF116
 3481 09db 7E000000 		.4byte	.LASF116
 3482 09df 05       		.byte	0x5
 3483 09e0 62       		.byte	0x62
 3484 09e1 00       		.byte	0
 3485              		.section	.debug_abbrev,"",%progbits
 3486              	.Ldebug_abbrev0:
 3487 0000 01       		.uleb128 0x1
 3488 0001 11       		.uleb128 0x11
 3489 0002 01       		.byte	0x1
 3490 0003 25       		.uleb128 0x25
 3491 0004 0E       		.uleb128 0xe
 3492 0005 13       		.uleb128 0x13
 3493 0006 0B       		.uleb128 0xb
 3494 0007 03       		.uleb128 0x3
 3495 0008 0E       		.uleb128 0xe
 3496 0009 1B       		.uleb128 0x1b
 3497 000a 0E       		.uleb128 0xe
 3498 000b 55       		.uleb128 0x55
 3499 000c 17       		.uleb128 0x17
 3500 000d 11       		.uleb128 0x11
 3501 000e 01       		.uleb128 0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 105


 3502 000f 10       		.uleb128 0x10
 3503 0010 17       		.uleb128 0x17
 3504 0011 00       		.byte	0
 3505 0012 00       		.byte	0
 3506 0013 02       		.uleb128 0x2
 3507 0014 24       		.uleb128 0x24
 3508 0015 00       		.byte	0
 3509 0016 0B       		.uleb128 0xb
 3510 0017 0B       		.uleb128 0xb
 3511 0018 3E       		.uleb128 0x3e
 3512 0019 0B       		.uleb128 0xb
 3513 001a 03       		.uleb128 0x3
 3514 001b 0E       		.uleb128 0xe
 3515 001c 00       		.byte	0
 3516 001d 00       		.byte	0
 3517 001e 03       		.uleb128 0x3
 3518 001f 24       		.uleb128 0x24
 3519 0020 00       		.byte	0
 3520 0021 0B       		.uleb128 0xb
 3521 0022 0B       		.uleb128 0xb
 3522 0023 3E       		.uleb128 0x3e
 3523 0024 0B       		.uleb128 0xb
 3524 0025 03       		.uleb128 0x3
 3525 0026 08       		.uleb128 0x8
 3526 0027 00       		.byte	0
 3527 0028 00       		.byte	0
 3528 0029 04       		.uleb128 0x4
 3529 002a 16       		.uleb128 0x16
 3530 002b 00       		.byte	0
 3531 002c 03       		.uleb128 0x3
 3532 002d 0E       		.uleb128 0xe
 3533 002e 3A       		.uleb128 0x3a
 3534 002f 0B       		.uleb128 0xb
 3535 0030 3B       		.uleb128 0x3b
 3536 0031 05       		.uleb128 0x5
 3537 0032 49       		.uleb128 0x49
 3538 0033 13       		.uleb128 0x13
 3539 0034 00       		.byte	0
 3540 0035 00       		.byte	0
 3541 0036 05       		.uleb128 0x5
 3542 0037 35       		.uleb128 0x35
 3543 0038 00       		.byte	0
 3544 0039 49       		.uleb128 0x49
 3545 003a 13       		.uleb128 0x13
 3546 003b 00       		.byte	0
 3547 003c 00       		.byte	0
 3548 003d 06       		.uleb128 0x6
 3549 003e 13       		.uleb128 0x13
 3550 003f 01       		.byte	0x1
 3551 0040 03       		.uleb128 0x3
 3552 0041 0E       		.uleb128 0xe
 3553 0042 0B       		.uleb128 0xb
 3554 0043 0B       		.uleb128 0xb
 3555 0044 3A       		.uleb128 0x3a
 3556 0045 0B       		.uleb128 0xb
 3557 0046 3B       		.uleb128 0x3b
 3558 0047 0B       		.uleb128 0xb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 106


 3559 0048 01       		.uleb128 0x1
 3560 0049 13       		.uleb128 0x13
 3561 004a 00       		.byte	0
 3562 004b 00       		.byte	0
 3563 004c 07       		.uleb128 0x7
 3564 004d 0D       		.uleb128 0xd
 3565 004e 00       		.byte	0
 3566 004f 03       		.uleb128 0x3
 3567 0050 0E       		.uleb128 0xe
 3568 0051 3A       		.uleb128 0x3a
 3569 0052 0B       		.uleb128 0xb
 3570 0053 3B       		.uleb128 0x3b
 3571 0054 0B       		.uleb128 0xb
 3572 0055 49       		.uleb128 0x49
 3573 0056 13       		.uleb128 0x13
 3574 0057 38       		.uleb128 0x38
 3575 0058 0B       		.uleb128 0xb
 3576 0059 00       		.byte	0
 3577 005a 00       		.byte	0
 3578 005b 08       		.uleb128 0x8
 3579 005c 0D       		.uleb128 0xd
 3580 005d 00       		.byte	0
 3581 005e 03       		.uleb128 0x3
 3582 005f 0E       		.uleb128 0xe
 3583 0060 3A       		.uleb128 0x3a
 3584 0061 0B       		.uleb128 0xb
 3585 0062 3B       		.uleb128 0x3b
 3586 0063 05       		.uleb128 0x5
 3587 0064 49       		.uleb128 0x49
 3588 0065 13       		.uleb128 0x13
 3589 0066 38       		.uleb128 0x38
 3590 0067 0B       		.uleb128 0xb
 3591 0068 00       		.byte	0
 3592 0069 00       		.byte	0
 3593 006a 09       		.uleb128 0x9
 3594 006b 13       		.uleb128 0x13
 3595 006c 01       		.byte	0x1
 3596 006d 03       		.uleb128 0x3
 3597 006e 0E       		.uleb128 0xe
 3598 006f 0B       		.uleb128 0xb
 3599 0070 0B       		.uleb128 0xb
 3600 0071 3A       		.uleb128 0x3a
 3601 0072 0B       		.uleb128 0xb
 3602 0073 3B       		.uleb128 0x3b
 3603 0074 05       		.uleb128 0x5
 3604 0075 01       		.uleb128 0x1
 3605 0076 13       		.uleb128 0x13
 3606 0077 00       		.byte	0
 3607 0078 00       		.byte	0
 3608 0079 0A       		.uleb128 0xa
 3609 007a 01       		.uleb128 0x1
 3610 007b 01       		.byte	0x1
 3611 007c 49       		.uleb128 0x49
 3612 007d 13       		.uleb128 0x13
 3613 007e 01       		.uleb128 0x1
 3614 007f 13       		.uleb128 0x13
 3615 0080 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 107


 3616 0081 00       		.byte	0
 3617 0082 0B       		.uleb128 0xb
 3618 0083 21       		.uleb128 0x21
 3619 0084 00       		.byte	0
 3620 0085 49       		.uleb128 0x49
 3621 0086 13       		.uleb128 0x13
 3622 0087 2F       		.uleb128 0x2f
 3623 0088 0B       		.uleb128 0xb
 3624 0089 00       		.byte	0
 3625 008a 00       		.byte	0
 3626 008b 0C       		.uleb128 0xc
 3627 008c 2E       		.uleb128 0x2e
 3628 008d 00       		.byte	0
 3629 008e 03       		.uleb128 0x3
 3630 008f 0E       		.uleb128 0xe
 3631 0090 3A       		.uleb128 0x3a
 3632 0091 0B       		.uleb128 0xb
 3633 0092 3B       		.uleb128 0x3b
 3634 0093 05       		.uleb128 0x5
 3635 0094 27       		.uleb128 0x27
 3636 0095 19       		.uleb128 0x19
 3637 0096 11       		.uleb128 0x11
 3638 0097 01       		.uleb128 0x1
 3639 0098 12       		.uleb128 0x12
 3640 0099 06       		.uleb128 0x6
 3641 009a 40       		.uleb128 0x40
 3642 009b 18       		.uleb128 0x18
 3643 009c 9742     		.uleb128 0x2117
 3644 009e 19       		.uleb128 0x19
 3645 009f 00       		.byte	0
 3646 00a0 00       		.byte	0
 3647 00a1 0D       		.uleb128 0xd
 3648 00a2 2E       		.uleb128 0x2e
 3649 00a3 01       		.byte	0x1
 3650 00a4 3F       		.uleb128 0x3f
 3651 00a5 19       		.uleb128 0x19
 3652 00a6 03       		.uleb128 0x3
 3653 00a7 0E       		.uleb128 0xe
 3654 00a8 3A       		.uleb128 0x3a
 3655 00a9 0B       		.uleb128 0xb
 3656 00aa 3B       		.uleb128 0x3b
 3657 00ab 0B       		.uleb128 0xb
 3658 00ac 27       		.uleb128 0x27
 3659 00ad 19       		.uleb128 0x19
 3660 00ae 11       		.uleb128 0x11
 3661 00af 01       		.uleb128 0x1
 3662 00b0 12       		.uleb128 0x12
 3663 00b1 06       		.uleb128 0x6
 3664 00b2 40       		.uleb128 0x40
 3665 00b3 18       		.uleb128 0x18
 3666 00b4 9742     		.uleb128 0x2117
 3667 00b6 19       		.uleb128 0x19
 3668 00b7 01       		.uleb128 0x1
 3669 00b8 13       		.uleb128 0x13
 3670 00b9 00       		.byte	0
 3671 00ba 00       		.byte	0
 3672 00bb 0E       		.uleb128 0xe
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 108


 3673 00bc 898201   		.uleb128 0x4109
 3674 00bf 01       		.byte	0x1
 3675 00c0 11       		.uleb128 0x11
 3676 00c1 01       		.uleb128 0x1
 3677 00c2 31       		.uleb128 0x31
 3678 00c3 13       		.uleb128 0x13
 3679 00c4 01       		.uleb128 0x1
 3680 00c5 13       		.uleb128 0x13
 3681 00c6 00       		.byte	0
 3682 00c7 00       		.byte	0
 3683 00c8 0F       		.uleb128 0xf
 3684 00c9 8A8201   		.uleb128 0x410a
 3685 00cc 00       		.byte	0
 3686 00cd 02       		.uleb128 0x2
 3687 00ce 18       		.uleb128 0x18
 3688 00cf 9142     		.uleb128 0x2111
 3689 00d1 18       		.uleb128 0x18
 3690 00d2 00       		.byte	0
 3691 00d3 00       		.byte	0
 3692 00d4 10       		.uleb128 0x10
 3693 00d5 898201   		.uleb128 0x4109
 3694 00d8 00       		.byte	0
 3695 00d9 11       		.uleb128 0x11
 3696 00da 01       		.uleb128 0x1
 3697 00db 31       		.uleb128 0x31
 3698 00dc 13       		.uleb128 0x13
 3699 00dd 00       		.byte	0
 3700 00de 00       		.byte	0
 3701 00df 11       		.uleb128 0x11
 3702 00e0 898201   		.uleb128 0x4109
 3703 00e3 01       		.byte	0x1
 3704 00e4 11       		.uleb128 0x11
 3705 00e5 01       		.uleb128 0x1
 3706 00e6 31       		.uleb128 0x31
 3707 00e7 13       		.uleb128 0x13
 3708 00e8 00       		.byte	0
 3709 00e9 00       		.byte	0
 3710 00ea 12       		.uleb128 0x12
 3711 00eb 2E       		.uleb128 0x2e
 3712 00ec 01       		.byte	0x1
 3713 00ed 3F       		.uleb128 0x3f
 3714 00ee 19       		.uleb128 0x19
 3715 00ef 03       		.uleb128 0x3
 3716 00f0 0E       		.uleb128 0xe
 3717 00f1 3A       		.uleb128 0x3a
 3718 00f2 0B       		.uleb128 0xb
 3719 00f3 3B       		.uleb128 0x3b
 3720 00f4 05       		.uleb128 0x5
 3721 00f5 27       		.uleb128 0x27
 3722 00f6 19       		.uleb128 0x19
 3723 00f7 11       		.uleb128 0x11
 3724 00f8 01       		.uleb128 0x1
 3725 00f9 12       		.uleb128 0x12
 3726 00fa 06       		.uleb128 0x6
 3727 00fb 40       		.uleb128 0x40
 3728 00fc 18       		.uleb128 0x18
 3729 00fd 9742     		.uleb128 0x2117
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 109


 3730 00ff 19       		.uleb128 0x19
 3731 0100 01       		.uleb128 0x1
 3732 0101 13       		.uleb128 0x13
 3733 0102 00       		.byte	0
 3734 0103 00       		.byte	0
 3735 0104 13       		.uleb128 0x13
 3736 0105 34       		.uleb128 0x34
 3737 0106 00       		.byte	0
 3738 0107 03       		.uleb128 0x3
 3739 0108 0E       		.uleb128 0xe
 3740 0109 3A       		.uleb128 0x3a
 3741 010a 0B       		.uleb128 0xb
 3742 010b 3B       		.uleb128 0x3b
 3743 010c 05       		.uleb128 0x5
 3744 010d 49       		.uleb128 0x49
 3745 010e 13       		.uleb128 0x13
 3746 010f 1C       		.uleb128 0x1c
 3747 0110 0B       		.uleb128 0xb
 3748 0111 00       		.byte	0
 3749 0112 00       		.byte	0
 3750 0113 14       		.uleb128 0x14
 3751 0114 34       		.uleb128 0x34
 3752 0115 00       		.byte	0
 3753 0116 03       		.uleb128 0x3
 3754 0117 08       		.uleb128 0x8
 3755 0118 3A       		.uleb128 0x3a
 3756 0119 0B       		.uleb128 0xb
 3757 011a 3B       		.uleb128 0x3b
 3758 011b 05       		.uleb128 0x5
 3759 011c 49       		.uleb128 0x49
 3760 011d 13       		.uleb128 0x13
 3761 011e 02       		.uleb128 0x2
 3762 011f 17       		.uleb128 0x17
 3763 0120 00       		.byte	0
 3764 0121 00       		.byte	0
 3765 0122 15       		.uleb128 0x15
 3766 0123 34       		.uleb128 0x34
 3767 0124 00       		.byte	0
 3768 0125 03       		.uleb128 0x3
 3769 0126 0E       		.uleb128 0xe
 3770 0127 3A       		.uleb128 0x3a
 3771 0128 0B       		.uleb128 0xb
 3772 0129 3B       		.uleb128 0x3b
 3773 012a 05       		.uleb128 0x5
 3774 012b 49       		.uleb128 0x49
 3775 012c 13       		.uleb128 0x13
 3776 012d 02       		.uleb128 0x2
 3777 012e 17       		.uleb128 0x17
 3778 012f 00       		.byte	0
 3779 0130 00       		.byte	0
 3780 0131 16       		.uleb128 0x16
 3781 0132 34       		.uleb128 0x34
 3782 0133 00       		.byte	0
 3783 0134 03       		.uleb128 0x3
 3784 0135 0E       		.uleb128 0xe
 3785 0136 3A       		.uleb128 0x3a
 3786 0137 0B       		.uleb128 0xb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 110


 3787 0138 3B       		.uleb128 0x3b
 3788 0139 05       		.uleb128 0x5
 3789 013a 49       		.uleb128 0x49
 3790 013b 13       		.uleb128 0x13
 3791 013c 02       		.uleb128 0x2
 3792 013d 18       		.uleb128 0x18
 3793 013e 00       		.byte	0
 3794 013f 00       		.byte	0
 3795 0140 17       		.uleb128 0x17
 3796 0141 26       		.uleb128 0x26
 3797 0142 00       		.byte	0
 3798 0143 49       		.uleb128 0x49
 3799 0144 13       		.uleb128 0x13
 3800 0145 00       		.byte	0
 3801 0146 00       		.byte	0
 3802 0147 18       		.uleb128 0x18
 3803 0148 05       		.uleb128 0x5
 3804 0149 00       		.byte	0
 3805 014a 03       		.uleb128 0x3
 3806 014b 0E       		.uleb128 0xe
 3807 014c 3A       		.uleb128 0x3a
 3808 014d 0B       		.uleb128 0xb
 3809 014e 3B       		.uleb128 0x3b
 3810 014f 05       		.uleb128 0x5
 3811 0150 49       		.uleb128 0x49
 3812 0151 13       		.uleb128 0x13
 3813 0152 02       		.uleb128 0x2
 3814 0153 17       		.uleb128 0x17
 3815 0154 00       		.byte	0
 3816 0155 00       		.byte	0
 3817 0156 19       		.uleb128 0x19
 3818 0157 898201   		.uleb128 0x4109
 3819 015a 00       		.byte	0
 3820 015b 11       		.uleb128 0x11
 3821 015c 01       		.uleb128 0x1
 3822 015d 9542     		.uleb128 0x2115
 3823 015f 19       		.uleb128 0x19
 3824 0160 31       		.uleb128 0x31
 3825 0161 13       		.uleb128 0x13
 3826 0162 00       		.byte	0
 3827 0163 00       		.byte	0
 3828 0164 1A       		.uleb128 0x1a
 3829 0165 2E       		.uleb128 0x2e
 3830 0166 00       		.byte	0
 3831 0167 03       		.uleb128 0x3
 3832 0168 0E       		.uleb128 0xe
 3833 0169 3A       		.uleb128 0x3a
 3834 016a 0B       		.uleb128 0xb
 3835 016b 3B       		.uleb128 0x3b
 3836 016c 05       		.uleb128 0x5
 3837 016d 27       		.uleb128 0x27
 3838 016e 19       		.uleb128 0x19
 3839 016f 20       		.uleb128 0x20
 3840 0170 0B       		.uleb128 0xb
 3841 0171 00       		.byte	0
 3842 0172 00       		.byte	0
 3843 0173 1B       		.uleb128 0x1b
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 111


 3844 0174 1D       		.uleb128 0x1d
 3845 0175 01       		.byte	0x1
 3846 0176 31       		.uleb128 0x31
 3847 0177 13       		.uleb128 0x13
 3848 0178 52       		.uleb128 0x52
 3849 0179 01       		.uleb128 0x1
 3850 017a 55       		.uleb128 0x55
 3851 017b 17       		.uleb128 0x17
 3852 017c 58       		.uleb128 0x58
 3853 017d 0B       		.uleb128 0xb
 3854 017e 59       		.uleb128 0x59
 3855 017f 05       		.uleb128 0x5
 3856 0180 01       		.uleb128 0x1
 3857 0181 13       		.uleb128 0x13
 3858 0182 00       		.byte	0
 3859 0183 00       		.byte	0
 3860 0184 1C       		.uleb128 0x1c
 3861 0185 898201   		.uleb128 0x4109
 3862 0188 01       		.byte	0x1
 3863 0189 11       		.uleb128 0x11
 3864 018a 01       		.uleb128 0x1
 3865 018b 9542     		.uleb128 0x2115
 3866 018d 19       		.uleb128 0x19
 3867 018e 31       		.uleb128 0x31
 3868 018f 13       		.uleb128 0x13
 3869 0190 00       		.byte	0
 3870 0191 00       		.byte	0
 3871 0192 1D       		.uleb128 0x1d
 3872 0193 2E       		.uleb128 0x2e
 3873 0194 01       		.byte	0x1
 3874 0195 3F       		.uleb128 0x3f
 3875 0196 19       		.uleb128 0x19
 3876 0197 03       		.uleb128 0x3
 3877 0198 0E       		.uleb128 0xe
 3878 0199 3A       		.uleb128 0x3a
 3879 019a 0B       		.uleb128 0xb
 3880 019b 3B       		.uleb128 0x3b
 3881 019c 05       		.uleb128 0x5
 3882 019d 27       		.uleb128 0x27
 3883 019e 19       		.uleb128 0x19
 3884 019f 49       		.uleb128 0x49
 3885 01a0 13       		.uleb128 0x13
 3886 01a1 11       		.uleb128 0x11
 3887 01a2 01       		.uleb128 0x1
 3888 01a3 12       		.uleb128 0x12
 3889 01a4 06       		.uleb128 0x6
 3890 01a5 40       		.uleb128 0x40
 3891 01a6 18       		.uleb128 0x18
 3892 01a7 9742     		.uleb128 0x2117
 3893 01a9 19       		.uleb128 0x19
 3894 01aa 01       		.uleb128 0x1
 3895 01ab 13       		.uleb128 0x13
 3896 01ac 00       		.byte	0
 3897 01ad 00       		.byte	0
 3898 01ae 1E       		.uleb128 0x1e
 3899 01af 34       		.uleb128 0x34
 3900 01b0 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 112


 3901 01b1 03       		.uleb128 0x3
 3902 01b2 0E       		.uleb128 0xe
 3903 01b3 3A       		.uleb128 0x3a
 3904 01b4 0B       		.uleb128 0xb
 3905 01b5 3B       		.uleb128 0x3b
 3906 01b6 0B       		.uleb128 0xb
 3907 01b7 49       		.uleb128 0x49
 3908 01b8 13       		.uleb128 0x13
 3909 01b9 02       		.uleb128 0x2
 3910 01ba 18       		.uleb128 0x18
 3911 01bb 00       		.byte	0
 3912 01bc 00       		.byte	0
 3913 01bd 1F       		.uleb128 0x1f
 3914 01be 2E       		.uleb128 0x2e
 3915 01bf 00       		.byte	0
 3916 01c0 3F       		.uleb128 0x3f
 3917 01c1 19       		.uleb128 0x19
 3918 01c2 3C       		.uleb128 0x3c
 3919 01c3 19       		.uleb128 0x19
 3920 01c4 6E       		.uleb128 0x6e
 3921 01c5 0E       		.uleb128 0xe
 3922 01c6 03       		.uleb128 0x3
 3923 01c7 0E       		.uleb128 0xe
 3924 01c8 3A       		.uleb128 0x3a
 3925 01c9 0B       		.uleb128 0xb
 3926 01ca 3B       		.uleb128 0x3b
 3927 01cb 0B       		.uleb128 0xb
 3928 01cc 00       		.byte	0
 3929 01cd 00       		.byte	0
 3930 01ce 00       		.byte	0
 3931              		.section	.debug_loc,"",%progbits
 3932              	.Ldebug_loc0:
 3933              	.LLST0:
 3934 0000 A4010000 		.4byte	.LVL33
 3935 0004 A8010000 		.4byte	.LVL34
 3936 0008 0200     		.2byte	0x2
 3937 000a 35       		.byte	0x35
 3938 000b 9F       		.byte	0x9f
 3939 000c 00000000 		.4byte	0
 3940 0010 00000000 		.4byte	0
 3941              	.LLST1:
 3942 0014 DA000000 		.4byte	.LVL20
 3943 0018 DC000000 		.4byte	.LVL21
 3944 001c 0500     		.2byte	0x5
 3945 001e 72       		.byte	0x72
 3946 001f 00       		.sleb128 0
 3947 0020 38       		.byte	0x38
 3948 0021 24       		.byte	0x24
 3949 0022 9F       		.byte	0x9f
 3950 0023 DC000000 		.4byte	.LVL21
 3951 0027 E2000000 		.4byte	.LVL22
 3952 002b 0B00     		.2byte	0xb
 3953 002d 72       		.byte	0x72
 3954 002e 00       		.sleb128 0
 3955 002f 38       		.byte	0x38
 3956 0030 24       		.byte	0x24
 3957 0031 73       		.byte	0x73
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 113


 3958 0032 00       		.sleb128 0
 3959 0033 08       		.byte	0x8
 3960 0034 FF       		.byte	0xff
 3961 0035 1A       		.byte	0x1a
 3962 0036 21       		.byte	0x21
 3963 0037 9F       		.byte	0x9f
 3964 0038 00000000 		.4byte	0
 3965 003c 00000000 		.4byte	0
 3966              	.LLST2:
 3967 0040 00000000 		.4byte	.LVL41
 3968 0044 08000000 		.4byte	.LVL42
 3969 0048 0100     		.2byte	0x1
 3970 004a 50       		.byte	0x50
 3971 004b 08000000 		.4byte	.LVL42
 3972 004f 78000000 		.4byte	.LFE2
 3973 0053 0400     		.2byte	0x4
 3974 0055 F3       		.byte	0xf3
 3975 0056 01       		.uleb128 0x1
 3976 0057 50       		.byte	0x50
 3977 0058 9F       		.byte	0x9f
 3978 0059 00000000 		.4byte	0
 3979 005d 00000000 		.4byte	0
 3980              	.LLST3:
 3981 0061 00000000 		.4byte	.LVL41
 3982 0065 0B000000 		.4byte	.LVL43-1
 3983 0069 0100     		.2byte	0x1
 3984 006b 51       		.byte	0x51
 3985 006c 0B000000 		.4byte	.LVL43-1
 3986 0070 78000000 		.4byte	.LFE2
 3987 0074 0400     		.2byte	0x4
 3988 0076 F3       		.byte	0xf3
 3989 0077 01       		.uleb128 0x1
 3990 0078 51       		.byte	0x51
 3991 0079 9F       		.byte	0x9f
 3992 007a 00000000 		.4byte	0
 3993 007e 00000000 		.4byte	0
 3994              	.LLST4:
 3995 0082 00000000 		.4byte	.LVL44
 3996 0086 09000000 		.4byte	.LVL45-1
 3997 008a 0100     		.2byte	0x1
 3998 008c 50       		.byte	0x50
 3999 008d 09000000 		.4byte	.LVL45-1
 4000 0091 F8000000 		.4byte	.LFE3
 4001 0095 0400     		.2byte	0x4
 4002 0097 F3       		.byte	0xf3
 4003 0098 01       		.uleb128 0x1
 4004 0099 50       		.byte	0x50
 4005 009a 9F       		.byte	0x9f
 4006 009b 00000000 		.4byte	0
 4007 009f 00000000 		.4byte	0
 4008              	.LLST5:
 4009 00a3 00000000 		.4byte	.LVL44
 4010 00a7 09000000 		.4byte	.LVL45-1
 4011 00ab 0100     		.2byte	0x1
 4012 00ad 51       		.byte	0x51
 4013 00ae 09000000 		.4byte	.LVL45-1
 4014 00b2 F8000000 		.4byte	.LFE3
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 114


 4015 00b6 0400     		.2byte	0x4
 4016 00b8 F3       		.byte	0xf3
 4017 00b9 01       		.uleb128 0x1
 4018 00ba 51       		.byte	0x51
 4019 00bb 9F       		.byte	0x9f
 4020 00bc 00000000 		.4byte	0
 4021 00c0 00000000 		.4byte	0
 4022              	.LLST6:
 4023 00c4 0A000000 		.4byte	.LVL45
 4024 00c8 2A000000 		.4byte	.LVL46
 4025 00cc 0100     		.2byte	0x1
 4026 00ce 50       		.byte	0x50
 4027 00cf D2000000 		.4byte	.LVL50
 4028 00d3 D4000000 		.4byte	.LVL51
 4029 00d7 0100     		.2byte	0x1
 4030 00d9 50       		.byte	0x50
 4031 00da 00000000 		.4byte	0
 4032 00de 00000000 		.4byte	0
 4033              	.LLST7:
 4034 00e2 00000000 		.4byte	.LVL53
 4035 00e6 09000000 		.4byte	.LVL54-1
 4036 00ea 0100     		.2byte	0x1
 4037 00ec 50       		.byte	0x50
 4038 00ed 09000000 		.4byte	.LVL54-1
 4039 00f1 98020000 		.4byte	.LFE5
 4040 00f5 0400     		.2byte	0x4
 4041 00f7 F3       		.byte	0xf3
 4042 00f8 01       		.uleb128 0x1
 4043 00f9 50       		.byte	0x50
 4044 00fa 9F       		.byte	0x9f
 4045 00fb 00000000 		.4byte	0
 4046 00ff 00000000 		.4byte	0
 4047              	.LLST8:
 4048 0103 0A000000 		.4byte	.LVL54
 4049 0107 32000000 		.4byte	.LVL55
 4050 010b 0100     		.2byte	0x1
 4051 010d 50       		.byte	0x50
 4052 010e 00000000 		.4byte	0
 4053 0112 00000000 		.4byte	0
 4054              	.LLST9:
 4055 0116 00000000 		.4byte	.LVL70
 4056 011a 07000000 		.4byte	.LVL71-1
 4057 011e 0100     		.2byte	0x1
 4058 0120 50       		.byte	0x50
 4059 0121 07000000 		.4byte	.LVL71-1
 4060 0125 30000000 		.4byte	.LFE6
 4061 0129 0400     		.2byte	0x4
 4062 012b F3       		.byte	0xf3
 4063 012c 01       		.uleb128 0x1
 4064 012d 50       		.byte	0x50
 4065 012e 9F       		.byte	0x9f
 4066 012f 00000000 		.4byte	0
 4067 0133 00000000 		.4byte	0
 4068              	.LLST10:
 4069 0137 08000000 		.4byte	.LVL71
 4070 013b 1F000000 		.4byte	.LVL73-1
 4071 013f 0100     		.2byte	0x1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 115


 4072 0141 50       		.byte	0x50
 4073 0142 00000000 		.4byte	0
 4074 0146 00000000 		.4byte	0
 4075              	.LLST11:
 4076 014a 14000000 		.4byte	.LVL72
 4077 014e 26000000 		.4byte	.LVL74
 4078 0152 0500     		.2byte	0x5
 4079 0154 74       		.byte	0x74
 4080 0155 00       		.sleb128 0
 4081 0156 37       		.byte	0x37
 4082 0157 1A       		.byte	0x1a
 4083 0158 9F       		.byte	0x9f
 4084 0159 00000000 		.4byte	0
 4085 015d 00000000 		.4byte	0
 4086              	.LLST12:
 4087 0161 00000000 		.4byte	.LVL75
 4088 0165 11000000 		.4byte	.LVL76-1
 4089 0169 0100     		.2byte	0x1
 4090 016b 50       		.byte	0x50
 4091 016c 11000000 		.4byte	.LVL76-1
 4092 0170 54000000 		.4byte	.LFE9
 4093 0174 0400     		.2byte	0x4
 4094 0176 F3       		.byte	0xf3
 4095 0177 01       		.uleb128 0x1
 4096 0178 50       		.byte	0x50
 4097 0179 9F       		.byte	0x9f
 4098 017a 00000000 		.4byte	0
 4099 017e 00000000 		.4byte	0
 4100              	.LLST13:
 4101 0182 00000000 		.4byte	.LVL78
 4102 0186 11000000 		.4byte	.LVL79-1
 4103 018a 0100     		.2byte	0x1
 4104 018c 50       		.byte	0x50
 4105 018d 11000000 		.4byte	.LVL79-1
 4106 0191 54000000 		.4byte	.LFE11
 4107 0195 0400     		.2byte	0x4
 4108 0197 F3       		.byte	0xf3
 4109 0198 01       		.uleb128 0x1
 4110 0199 50       		.byte	0x50
 4111 019a 9F       		.byte	0x9f
 4112 019b 00000000 		.4byte	0
 4113 019f 00000000 		.4byte	0
 4114              		.section	.debug_aranges,"",%progbits
 4115 0000 74000000 		.4byte	0x74
 4116 0004 0200     		.2byte	0x2
 4117 0006 00000000 		.4byte	.Ldebug_info0
 4118 000a 04       		.byte	0x4
 4119 000b 00       		.byte	0
 4120 000c 0000     		.2byte	0
 4121 000e 0000     		.2byte	0
 4122 0010 00000000 		.4byte	.LFB12
 4123 0014 DC010000 		.4byte	.LFE12-.LFB12
 4124 0018 00000000 		.4byte	.LFB13
 4125 001c E0000000 		.4byte	.LFE13-.LFB13
 4126 0020 00000000 		.4byte	.LFB0
 4127 0024 E4010000 		.4byte	.LFE0-.LFB0
 4128 0028 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 116


 4129 002c 40020000 		.4byte	.LFE1-.LFB1
 4130 0030 00000000 		.4byte	.LFB2
 4131 0034 78000000 		.4byte	.LFE2-.LFB2
 4132 0038 00000000 		.4byte	.LFB3
 4133 003c F8000000 		.4byte	.LFE3-.LFB3
 4134 0040 00000000 		.4byte	.LFB5
 4135 0044 98020000 		.4byte	.LFE5-.LFB5
 4136 0048 00000000 		.4byte	.LFB4
 4137 004c 06000000 		.4byte	.LFE4-.LFB4
 4138 0050 00000000 		.4byte	.LFB6
 4139 0054 30000000 		.4byte	.LFE6-.LFB6
 4140 0058 00000000 		.4byte	.LFB9
 4141 005c 54000000 		.4byte	.LFE9-.LFB9
 4142 0060 00000000 		.4byte	.LFB10
 4143 0064 2C000000 		.4byte	.LFE10-.LFB10
 4144 0068 00000000 		.4byte	.LFB11
 4145 006c 54000000 		.4byte	.LFE11-.LFB11
 4146 0070 00000000 		.4byte	0
 4147 0074 00000000 		.4byte	0
 4148              		.section	.debug_ranges,"",%progbits
 4149              	.Ldebug_ranges0:
 4150 0000 16000000 		.4byte	.LBB10
 4151 0004 18000000 		.4byte	.LBE10
 4152 0008 22000000 		.4byte	.LBB28
 4153 000c AE000000 		.4byte	.LBE28
 4154 0010 B0000000 		.4byte	.LBB29
 4155 0014 B4000000 		.4byte	.LBE29
 4156 0018 B6000000 		.4byte	.LBB30
 4157 001c BC000000 		.4byte	.LBE30
 4158 0020 C0000000 		.4byte	.LBB31
 4159 0024 C8000000 		.4byte	.LBE31
 4160 0028 CA000000 		.4byte	.LBB32
 4161 002c D4000000 		.4byte	.LBE32
 4162 0030 EA000000 		.4byte	.LBB33
 4163 0034 EE000000 		.4byte	.LBE33
 4164 0038 F4000000 		.4byte	.LBB34
 4165 003c F8000000 		.4byte	.LBE34
 4166 0040 04010000 		.4byte	.LBB35
 4167 0044 06010000 		.4byte	.LBE35
 4168 0048 B4010000 		.4byte	.LBB49
 4169 004c EE010000 		.4byte	.LBE49
 4170 0050 06020000 		.4byte	.LBB50
 4171 0054 32020000 		.4byte	.LBE50
 4172 0058 00000000 		.4byte	0
 4173 005c 00000000 		.4byte	0
 4174 0060 62000000 		.4byte	.LBB12
 4175 0064 9E000000 		.4byte	.LBE12
 4176 0068 BE010000 		.4byte	.LBB16
 4177 006c EE010000 		.4byte	.LBE16
 4178 0070 06020000 		.4byte	.LBB17
 4179 0074 32020000 		.4byte	.LBE17
 4180 0078 00000000 		.4byte	0
 4181 007c 00000000 		.4byte	0
 4182 0080 3E010000 		.4byte	.LBB36
 4183 0084 8E010000 		.4byte	.LBE36
 4184 0088 90010000 		.4byte	.LBB47
 4185 008c 94010000 		.4byte	.LBE47
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 117


 4186 0090 9E010000 		.4byte	.LBB48
 4187 0094 A2010000 		.4byte	.LBE48
 4188 0098 32020000 		.4byte	.LBB51
 4189 009c 98020000 		.4byte	.LBE51
 4190 00a0 00000000 		.4byte	0
 4191 00a4 00000000 		.4byte	0
 4192 00a8 3E010000 		.4byte	.LBB38
 4193 00ac 5C010000 		.4byte	.LBE38
 4194 00b0 32020000 		.4byte	.LBB42
 4195 00b4 38020000 		.4byte	.LBE42
 4196 00b8 44020000 		.4byte	.LBB43
 4197 00bc 98020000 		.4byte	.LBE43
 4198 00c0 00000000 		.4byte	0
 4199 00c4 00000000 		.4byte	0
 4200 00c8 00000000 		.4byte	.LFB12
 4201 00cc DC010000 		.4byte	.LFE12
 4202 00d0 00000000 		.4byte	.LFB13
 4203 00d4 E0000000 		.4byte	.LFE13
 4204 00d8 00000000 		.4byte	.LFB0
 4205 00dc E4010000 		.4byte	.LFE0
 4206 00e0 00000000 		.4byte	.LFB1
 4207 00e4 40020000 		.4byte	.LFE1
 4208 00e8 00000000 		.4byte	.LFB2
 4209 00ec 78000000 		.4byte	.LFE2
 4210 00f0 00000000 		.4byte	.LFB3
 4211 00f4 F8000000 		.4byte	.LFE3
 4212 00f8 00000000 		.4byte	.LFB5
 4213 00fc 98020000 		.4byte	.LFE5
 4214 0100 00000000 		.4byte	.LFB4
 4215 0104 06000000 		.4byte	.LFE4
 4216 0108 00000000 		.4byte	.LFB6
 4217 010c 30000000 		.4byte	.LFE6
 4218 0110 00000000 		.4byte	.LFB9
 4219 0114 54000000 		.4byte	.LFE9
 4220 0118 00000000 		.4byte	.LFB10
 4221 011c 2C000000 		.4byte	.LFE10
 4222 0120 00000000 		.4byte	.LFB11
 4223 0124 54000000 		.4byte	.LFE11
 4224 0128 00000000 		.4byte	0
 4225 012c 00000000 		.4byte	0
 4226              		.section	.debug_line,"",%progbits
 4227              	.Ldebug_line0:
 4228 0000 26050000 		.section	.debug_str,"MS",%progbits,1
 4228      02006300 
 4228      00000201 
 4228      FB0E0D00 
 4228      01010101 
 4229              	.LASF108:
 4230 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 4230      4C76416E 
 4230      616C6F67 
 4230      44697361 
 4230      626C6500 
 4231              	.LASF10:
 4232 0014 75696E74 		.ascii	"uint16\000"
 4232      313600
 4233              	.LASF97:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 118


 4234 001b 4379494D 		.ascii	"CyIMO_Start\000"
 4234      4F5F5374 
 4234      61727400 
 4235              	.LASF60:
 4236 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 4236      48696253 
 4236      6C705265 
 4236      73746F72 
 4236      6500
 4237              	.LASF44:
 4238 0039 77616B65 		.ascii	"wakeupTrim0\000"
 4238      75705472 
 4238      696D3000 
 4239              	.LASF45:
 4240 0045 77616B65 		.ascii	"wakeupTrim1\000"
 4240      75705472 
 4240      696D3100 
 4241              	.LASF46:
 4242 0051 77616B65 		.ascii	"wakeupTrim3\000"
 4242      75705472 
 4242      696D3300 
 4243              	.LASF21:
 4244 005d 6D617374 		.ascii	"masterClkSrc\000"
 4244      6572436C 
 4244      6B537263 
 4244      00
 4245              	.LASF58:
 4246 006a 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 4246      4D5F4241 
 4246      434B5550 
 4246      5F535452 
 4246      55435400 
 4247              	.LASF116:
 4248 007e 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 4248      414C5F33 
 4248      324B485A 
 4248      5F537461 
 4248      727400
 4249              	.LASF29:
 4250 0091 636C6B53 		.ascii	"clkSyncDiv\000"
 4250      796E6344 
 4250      697600
 4251              	.LASF62:
 4252 009c 4379506D 		.ascii	"CyPmRestoreClocks\000"
 4252      52657374 
 4252      6F726543 
 4252      6C6F636B 
 4252      7300
 4253              	.LASF7:
 4254 00ae 6C6F6E67 		.ascii	"long long unsigned int\000"
 4254      206C6F6E 
 4254      6720756E 
 4254      7369676E 
 4254      65642069 
 4255              	.LASF72:
 4256 00c5 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 4256      4876694C 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 119


 4256      76695361 
 4256      76654469 
 4256      7361626C 
 4257              	.LASF79:
 4258 00db 746D7053 		.ascii	"tmpStatus\000"
 4258      74617475 
 4258      7300
 4259              	.LASF51:
 4260 00e5 6C766961 		.ascii	"lviaTrip\000"
 4260      54726970 
 4260      00
 4261              	.LASF23:
 4262 00ee 696D6F55 		.ascii	"imoUsbClk\000"
 4262      7362436C 
 4262      6B00
 4263              	.LASF83:
 4264 00f8 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 4264      46747753 
 4264      6574496E 
 4264      74657276 
 4264      616C00
 4265              	.LASF52:
 4266 010b 68766961 		.ascii	"hviaEn\000"
 4266      456E00
 4267              	.LASF113:
 4268 0112 43795664 		.ascii	"CyVdLvDigitEnable\000"
 4268      4C764469 
 4268      67697445 
 4268      6E61626C 
 4268      6500
 4269              	.LASF37:
 4270 0124 696C6F50 		.ascii	"iloPowerMode\000"
 4270      6F776572 
 4270      4D6F6465 
 4270      00
 4271              	.LASF117:
 4272 0131 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4272      43313120 
 4272      352E342E 
 4272      31203230 
 4272      31363036 
 4273 0164 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 4273      20726576 
 4273      6973696F 
 4273      6E203233 
 4273      37373135 
 4274 0197 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects -finline-fu"
 4274      66756E63 
 4274      74696F6E 
 4274      2D736563 
 4274      74696F6E 
 4275 01ca 6E637469 		.ascii	"nctions\000"
 4275      6F6E7300 
 4276              	.LASF6:
 4277 01d2 6C6F6E67 		.ascii	"long long int\000"
 4277      206C6F6E 
 4277      6720696E 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 120


 4277      7400
 4278              	.LASF0:
 4279 01e0 7369676E 		.ascii	"signed char\000"
 4279      65642063 
 4279      68617200 
 4280              	.LASF30:
 4281 01ec 636C6B42 		.ascii	"clkBusDiv\000"
 4281      75734469 
 4281      7600
 4282              	.LASF70:
 4283 01f6 696E7465 		.ascii	"interruptState\000"
 4283      72727570 
 4283      74537461 
 4283      746500
 4284              	.LASF115:
 4285 0205 4379494C 		.ascii	"CyILO_Start1K\000"
 4285      4F5F5374 
 4285      61727431 
 4285      4B00
 4286              	.LASF28:
 4287 0213 696D6F32 		.ascii	"imo2x\000"
 4287      7800
 4288              	.LASF4:
 4289 0219 6C6F6E67 		.ascii	"long int\000"
 4289      20696E74 
 4289      00
 4290              	.LASF74:
 4291 0222 4379506D 		.ascii	"CyPmHviLviRestore\000"
 4291      4876694C 
 4291      76695265 
 4291      73746F72 
 4291      6500
 4292              	.LASF9:
 4293 0234 75696E74 		.ascii	"uint8\000"
 4293      3800
 4294              	.LASF104:
 4295 023a 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 4295      4C5F4F55 
 4295      545F5374 
 4295      61727400 
 4296              	.LASF98:
 4297 024a 43794465 		.ascii	"CyDelayUs\000"
 4297      6C617955 
 4297      7300
 4298              	.LASF13:
 4299 0254 646F7562 		.ascii	"double\000"
 4299      6C6500
 4300              	.LASF11:
 4301 025b 75696E74 		.ascii	"uint32\000"
 4301      333200
 4302              	.LASF32:
 4303 0262 786D687A 		.ascii	"xmhzEnableState\000"
 4303      456E6162 
 4303      6C655374 
 4303      61746500 
 4304              	.LASF73:
 4305 0272 4379506D 		.ascii	"CyPmHibRestore\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 121


 4305      48696252 
 4305      6573746F 
 4305      726500
 4306              	.LASF77:
 4307 0281 6D61736B 		.ascii	"mask\000"
 4307      00
 4308              	.LASF55:
 4309 0286 696D6F41 		.ascii	"imoActFreq\000"
 4309      63744672 
 4309      657100
 4310              	.LASF8:
 4311 0291 756E7369 		.ascii	"unsigned int\000"
 4311      676E6564 
 4311      20696E74 
 4311      00
 4312              	.LASF47:
 4313 029e 73636374 		.ascii	"scctData\000"
 4313      44617461 
 4313      00
 4314              	.LASF90:
 4315 02a7 4379494D 		.ascii	"CyIMO_SetSource\000"
 4315      4F5F5365 
 4315      74536F75 
 4315      72636500 
 4316              	.LASF22:
 4317 02b7 696D6F46 		.ascii	"imoFreq\000"
 4317      72657100 
 4318              	.LASF5:
 4319 02bf 6C6F6E67 		.ascii	"long unsigned int\000"
 4319      20756E73 
 4319      69676E65 
 4319      6420696E 
 4319      7400
 4320              	.LASF48:
 4321 02d1 6C766964 		.ascii	"lvidEn\000"
 4321      456E00
 4322              	.LASF35:
 4323 02d8 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 4323      436C6F63 
 4323      6B426163 
 4323      6B757053 
 4323      74727563 
 4324              	.LASF105:
 4325 02ee 4379456E 		.ascii	"CyEnterCriticalSection\000"
 4325      74657243 
 4325      72697469 
 4325      63616C53 
 4325      65637469 
 4326              	.LASF36:
 4327 0305 6379506D 		.ascii	"cyPmBackupStruct\000"
 4327      4261636B 
 4327      75705374 
 4327      72756374 
 4327      00
 4328              	.LASF110:
 4329 0316 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 4329      4F5F5365 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 122


 4329      74506F77 
 4329      65724D6F 
 4329      646500
 4330              	.LASF100:
 4331 0329 4379494D 		.ascii	"CyIMO_Stop\000"
 4331      4F5F5374 
 4331      6F7000
 4332              	.LASF34:
 4333 0334 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4333      4D5F434C 
 4333      4F434B5F 
 4333      4241434B 
 4333      55505F53 
 4334              	.LASF3:
 4335 034e 73686F72 		.ascii	"short unsigned int\000"
 4335      7420756E 
 4335      7369676E 
 4335      65642069 
 4335      6E7400
 4336              	.LASF81:
 4337 0361 63747749 		.ascii	"ctwInterval\000"
 4337      6E746572 
 4337      76616C00 
 4338              	.LASF109:
 4339 036d 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 4339      4876416E 
 4339      616C6F67 
 4339      44697361 
 4339      626C6500 
 4340              	.LASF94:
 4341 0381 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 4341      73746572 
 4341      436C6B5F 
 4341      53657453 
 4341      6F757263 
 4342              	.LASF118:
 4343 0397 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4343      72617465 
 4343      645F536F 
 4343      75726365 
 4343      5C50536F 
 4344              	.LASF41:
 4345 03b5 77616B65 		.ascii	"wakeupCfg0\000"
 4345      75704366 
 4345      673000
 4346              	.LASF42:
 4347 03c0 77616B65 		.ascii	"wakeupCfg1\000"
 4347      75704366 
 4347      673100
 4348              	.LASF43:
 4349 03cb 77616B65 		.ascii	"wakeupCfg2\000"
 4349      75704366 
 4349      673200
 4350              	.LASF64:
 4351 03d6 636C6B42 		.ascii	"clkBusDivTmp\000"
 4351      75734469 
 4351      76546D70 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 123


 4351      00
 4352              	.LASF57:
 4353 03e3 626F6F73 		.ascii	"boostRefExt\000"
 4353      74526566 
 4353      45787400 
 4354              	.LASF27:
 4355 03ef 636C6B49 		.ascii	"clkImoSrc\000"
 4355      6D6F5372 
 4355      6300
 4356              	.LASF61:
 4357 03f9 4379506D 		.ascii	"CyPmSaveClocks\000"
 4357      53617665 
 4357      436C6F63 
 4357      6B7300
 4358              	.LASF119:
 4359 0408 443A5C44 		.ascii	"D:\\Dropbox\\DEVELOPMENT\\Audio visualizations\\Aud"
 4359      726F7062 
 4359      6F785C44 
 4359      4556454C 
 4359      4F504D45 
 4360 0437 696F2073 		.ascii	"io spectrum analyzer zebrawood\\Firmware\\audioSpec"
 4360      70656374 
 4360      72756D20 
 4360      616E616C 
 4360      797A6572 
 4361 0468 7472756D 		.ascii	"trumAnalyzer\\audioSpectrumAnalyzer.cydsn\000"
 4361      416E616C 
 4361      797A6572 
 4361      5C617564 
 4361      696F5370 
 4362              	.LASF103:
 4363 0491 43795854 		.ascii	"CyXTAL_Start\000"
 4363      414C5F53 
 4363      74617274 
 4363      00
 4364              	.LASF40:
 4365 049e 736C7054 		.ascii	"slpTrBypass\000"
 4365      72427970 
 4365      61737300 
 4366              	.LASF18:
 4367 04aa 73697A65 		.ascii	"sizetype\000"
 4367      74797065 
 4367      00
 4368              	.LASF75:
 4369 04b3 4379506D 		.ascii	"CyPmHibernateEx\000"
 4369      48696265 
 4369      726E6174 
 4369      65457800 
 4370              	.LASF17:
 4371 04c3 6C6F6E67 		.ascii	"long double\000"
 4371      20646F75 
 4371      626C6500 
 4372              	.LASF65:
 4373 04cf 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4373      496D6F46 
 4373      7265714D 
 4373      687A3252 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 124


 4373      656700
 4374              	.LASF19:
 4375 04e2 656E436C 		.ascii	"enClkA\000"
 4375      6B4100
 4376              	.LASF20:
 4377 04e9 656E436C 		.ascii	"enClkD\000"
 4377      6B4400
 4378              	.LASF114:
 4379 04f0 4379494C 		.ascii	"CyILO_Start100K\000"
 4379      4F5F5374 
 4379      61727431 
 4379      30304B00 
 4380              	.LASF68:
 4381 0500 77616B65 		.ascii	"wakeupSource\000"
 4381      7570536F 
 4381      75726365 
 4381      00
 4382              	.LASF91:
 4383 050d 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 4383      4C5F4F55 
 4383      545F5374 
 4383      6F7000
 4384              	.LASF95:
 4385 051c 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 4385      73746572 
 4385      436C6B5F 
 4385      53657444 
 4385      69766964 
 4386              	.LASF26:
 4387 0533 696D6F43 		.ascii	"imoClkSrc\000"
 4387      6C6B5372 
 4387      6300
 4388              	.LASF12:
 4389 053d 666C6F61 		.ascii	"float\000"
 4389      7400
 4390              	.LASF106:
 4391 0543 43794578 		.ascii	"CyExitCriticalSection\000"
 4391      69744372 
 4391      69746963 
 4391      616C5365 
 4391      6374696F 
 4392              	.LASF69:
 4393 0559 4379506D 		.ascii	"CyPmSleep\000"
 4393      536C6565 
 4393      7000
 4394              	.LASF53:
 4395 0563 6C766964 		.ascii	"lvidRst\000"
 4395      52737400 
 4396              	.LASF66:
 4397 056b 4379506D 		.ascii	"CyPmAltAct\000"
 4397      416C7441 
 4397      637400
 4398              	.LASF102:
 4399 0576 43794465 		.ascii	"CyDelayCycles\000"
 4399      6C617943 
 4399      79636C65 
 4399      7300
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 125


 4400              	.LASF16:
 4401 0584 72656738 		.ascii	"reg8\000"
 4401      00
 4402              	.LASF99:
 4403 0589 43794861 		.ascii	"CyHalt\000"
 4403      6C7400
 4404              	.LASF82:
 4405 0590 4379506D 		.ascii	"CyPmOppsSet\000"
 4405      4F707073 
 4405      53657400 
 4406              	.LASF1:
 4407 059c 756E7369 		.ascii	"unsigned char\000"
 4407      676E6564 
 4407      20636861 
 4407      7200
 4408              	.LASF86:
 4409 05aa 6379506D 		.ascii	"cyPmClockBackup\000"
 4409      436C6F63 
 4409      6B426163 
 4409      6B757000 
 4410              	.LASF31:
 4411 05ba 706C6C45 		.ascii	"pllEnableState\000"
 4411      6E61626C 
 4411      65537461 
 4411      746500
 4412              	.LASF38:
 4413 05c9 696C6F31 		.ascii	"ilo1kEnable\000"
 4413      6B456E61 
 4413      626C6500 
 4414              	.LASF2:
 4415 05d5 73686F72 		.ascii	"short int\000"
 4415      7420696E 
 4415      7400
 4416              	.LASF59:
 4417 05df 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4417      48696253 
 4417      6C705361 
 4417      76655365 
 4417      7400
 4418              	.LASF39:
 4419 05f1 696C6F31 		.ascii	"ilo100kEnable\000"
 4419      30306B45 
 4419      6E61626C 
 4419      6500
 4420              	.LASF14:
 4421 05ff 63686172 		.ascii	"char\000"
 4421      00
 4422              	.LASF96:
 4423 0604 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4423      4F5F4469 
 4423      7361626C 
 4423      65446F75 
 4423      626C6572 
 4424              	.LASF107:
 4425 0619 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4425      4C764469 
 4425      67697444 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 126


 4425      69736162 
 4425      6C6500
 4426              	.LASF56:
 4427 062c 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4427      63744672 
 4427      65713132 
 4427      4D687A00 
 4428              	.LASF76:
 4429 063c 4379506D 		.ascii	"CyPmHibernate\000"
 4429      48696265 
 4429      726E6174 
 4429      6500
 4430              	.LASF88:
 4431 064a 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4431      6173685F 
 4431      53657457 
 4431      61697443 
 4431      79636C65 
 4432              	.LASF84:
 4433 0660 66747749 		.ascii	"ftwInterval\000"
 4433      6E746572 
 4433      76616C00 
 4434              	.LASF87:
 4435 066c 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4435      496D6F46 
 4435      72657152 
 4435      6567324D 
 4435      687A00
 4436              	.LASF120:
 4437 067f 4379506D 		.ascii	"CyPmReadStatus\000"
 4437      52656164 
 4437      53746174 
 4437      757300
 4438              	.LASF93:
 4439 068e 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4439      73436C6B 
 4439      5F536574 
 4439      44697669 
 4439      64657200 
 4440              	.LASF33:
 4441 06a2 636C6B44 		.ascii	"clkDistDelay\000"
 4441      69737444 
 4441      656C6179 
 4441      00
 4442              	.LASF80:
 4443 06af 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4443      43747753 
 4443      6574496E 
 4443      74657276 
 4443      616C00
 4444              	.LASF63:
 4445 06c2 73746174 		.ascii	"status\000"
 4445      757300
 4446              	.LASF50:
 4447 06c9 6C766961 		.ascii	"lviaEn\000"
 4447      456E00
 4448              	.LASF89:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 127


 4449 06d0 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4449      4F5F5365 
 4449      74467265 
 4449      7100
 4450              	.LASF101:
 4451 06de 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4451      4F5F456E 
 4451      61626C65 
 4451      446F7562 
 4451      6C657200 
 4452              	.LASF71:
 4453 06f2 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4453      48696253 
 4453      61766553 
 4453      657400
 4454              	.LASF67:
 4455 0701 77616B65 		.ascii	"wakeupTime\000"
 4455      75705469 
 4455      6D6500
 4456              	.LASF112:
 4457 070c 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4457      4C76416E 
 4457      616C6F67 
 4457      456E6162 
 4457      6C6500
 4458              	.LASF15:
 4459 071f 63797374 		.ascii	"cystatus\000"
 4459      61747573 
 4459      00
 4460              	.LASF24:
 4461 0728 666C6173 		.ascii	"flashWaitCycles\000"
 4461      68576169 
 4461      74437963 
 4461      6C657300 
 4462              	.LASF54:
 4463 0738 6C766961 		.ascii	"lviaRst\000"
 4463      52737400 
 4464              	.LASF111:
 4465 0740 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4465      4876416E 
 4465      616C6F67 
 4465      456E6162 
 4465      6C6500
 4466              	.LASF92:
 4467 0753 43795854 		.ascii	"CyXTAL_Stop\000"
 4467      414C5F53 
 4467      746F7000 
 4468              	.LASF85:
 4469 075f 6379506D 		.ascii	"cyPmBackup\000"
 4469      4261636B 
 4469      757000
 4470              	.LASF49:
 4471 076a 6C766964 		.ascii	"lvidTrip\000"
 4471      54726970 
 4471      00
 4472              	.LASF25:
 4473 0773 696D6F45 		.ascii	"imoEnable\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccMU3rPh.s 			page 128


 4473      6E61626C 
 4473      6500
 4474              	.LASF78:
 4475 077d 696E7465 		.ascii	"interruptStatus\000"
 4475      72727570 
 4475      74537461 
 4475      74757300 
 4476              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
