library ieee;
use ieee.std_logic_1164.all;


entity Chen_Kevin_Multiplexer_tb is
end Chen_Kevin_Multiplexer_tb;

architecture Chen_Kevin_tb of Chen_Kevin_Multiplexer_tb is
    signal Chen_Kevin_X, Chen_Kevin_Y, Chen_Kevin_S : std_logic;  -- inputs 
    signal CChen_Kevin_M : std_logic;  -- outputs
begin

    UUT : entity work.Chen_Kevin_Half_Adder port map (Chen_Kevin_X => Chen_Kevin_X, Chen_Kevin_Y => Chen_Kevin_Y, Chen_Kevin_S => Chen_Kevin_S, Chen_Kevin_M => Chen_Kevin_M);

    Chen_Kevin_S <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns,'1' after 100 ns, '0' after 120 ns,'1' after 140 ns;
    Chen_Kevin_X <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;
    Chen_Kevin_Y <= '0', '1' after 80 ns;
end Chen_Kevin_tb ;