{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637815174508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637815174509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 22:39:34 2021 " "Processing started: Wed Nov 24 22:39:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637815174509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815174509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815174510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637815175923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637815175923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTest " "Found entity 1: decoderTest" {  } { { "decoderTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199888 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(41) " "Verilog HDL Expression warning at controllerTest.sv(41): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(42) " "Verilog HDL Expression warning at controllerTest.sv(42): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(43) " "Verilog HDL Expression warning at controllerTest.sv(43): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(44) " "Verilog HDL Expression warning at controllerTest.sv(44): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(45) " "Verilog HDL Expression warning at controllerTest.sv(45): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(46) " "Verilog HDL Expression warning at controllerTest.sv(46): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(47) " "Verilog HDL Expression warning at controllerTest.sv(47): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(48) " "Verilog HDL Expression warning at controllerTest.sv(48): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(49) " "Verilog HDL Expression warning at controllerTest.sv(49): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(50) " "Verilog HDL Expression warning at controllerTest.sv(50): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(51) " "Verilog HDL Expression warning at controllerTest.sv(51): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(52) " "Verilog HDL Expression warning at controllerTest.sv(52): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(53) " "Verilog HDL Expression warning at controllerTest.sv(53): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199893 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(54) " "Verilog HDL Expression warning at controllerTest.sv(54): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(55) " "Verilog HDL Expression warning at controllerTest.sv(55): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(56) " "Verilog HDL Expression warning at controllerTest.sv(56): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(57) " "Verilog HDL Expression warning at controllerTest.sv(57): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(58) " "Verilog HDL Expression warning at controllerTest.sv(58): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(59) " "Verilog HDL Expression warning at controllerTest.sv(59): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(60) " "Verilog HDL Expression warning at controllerTest.sv(60): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(61) " "Verilog HDL Expression warning at controllerTest.sv(61): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(62) " "Verilog HDL Expression warning at controllerTest.sv(62): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(63) " "Verilog HDL Expression warning at controllerTest.sv(63): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199894 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(64) " "Verilog HDL Expression warning at controllerTest.sv(64): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(67) " "Verilog HDL Expression warning at controllerTest.sv(67): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(68) " "Verilog HDL Expression warning at controllerTest.sv(68): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(69) " "Verilog HDL Expression warning at controllerTest.sv(69): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(70) " "Verilog HDL Expression warning at controllerTest.sv(70): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(71) " "Verilog HDL Expression warning at controllerTest.sv(71): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(72) " "Verilog HDL Expression warning at controllerTest.sv(72): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(73) " "Verilog HDL Expression warning at controllerTest.sv(73): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199895 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(74) " "Verilog HDL Expression warning at controllerTest.sv(74): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(75) " "Verilog HDL Expression warning at controllerTest.sv(75): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(76) " "Verilog HDL Expression warning at controllerTest.sv(76): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(77) " "Verilog HDL Expression warning at controllerTest.sv(77): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(78) " "Verilog HDL Expression warning at controllerTest.sv(78): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(79) " "Verilog HDL Expression warning at controllerTest.sv(79): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(80) " "Verilog HDL Expression warning at controllerTest.sv(80): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199896 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(81) " "Verilog HDL Expression warning at controllerTest.sv(81): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(82) " "Verilog HDL Expression warning at controllerTest.sv(82): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(83) " "Verilog HDL Expression warning at controllerTest.sv(83): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(84) " "Verilog HDL Expression warning at controllerTest.sv(84): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(85) " "Verilog HDL Expression warning at controllerTest.sv(85): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(86) " "Verilog HDL Expression warning at controllerTest.sv(86): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(87) " "Verilog HDL Expression warning at controllerTest.sv(87): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(88) " "Verilog HDL Expression warning at controllerTest.sv(88): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637815199897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTest " "Found entity 1: controllerTest" {  } { { "controllerTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controllerTest.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogictest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogictest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogicTest " "Found entity 1: conditionalLogicTest" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(31) " "Verilog HDL warning at decoder.sv(31): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637815199904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637815199905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogic " "Found entity 1: conditionalLogic" {  } { { "conditionalLogic.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheck " "Found entity 1: conditionCheck" {  } { { "conditionCheck.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/instructionMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637815199951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALUConFlags.sv(11) " "Verilog HDL Declaration information at ALUConFlags.sv(11): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637815199955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluconflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluconflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUConFlags " "Found entity 1: ALUConFlags" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusinflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alusinflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSinFlags " "Found entity 1: ALUSinFlags" {  } { { "ALUSinFlags.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderwithcarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderwithcarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderWithCarry " "Found entity 1: adderWithCarry" {  } { { "adderWithCarry.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/adderWithCarry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.sv 1 1 " "Found 1 design units, including 1 entities, in source file inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/inv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/dataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorTest " "Found entity 1: procesadorTest" {  } { { "procesadorTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/procesadorTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815199994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815199994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_datos.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_datos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_datos " "Found entity 1: deco_datos" {  } { { "deco_datos.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/deco_datos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815200000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815200000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815200007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815200007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815200015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815200015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionchecktest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionchecktest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheckTest " "Found entity 1: conditionCheckTest" {  } { { "conditionCheckTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionCheckTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815200021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815200021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathTest " "Found entity 1: datapathTest" {  } { { "datapathTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapathTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637815200027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815200027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw decoderTest.sv(15) " "Verilog HDL Implicit Net warning at decoderTest.sv(15): created implicit net for \"Flagw\"" {  } { { "decoderTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/decoderTest.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw conditionalLogicTest.sv(13) " "Verilog HDL Implicit Net warning at conditionalLogicTest.sv(13): created implicit net for \"Flagw\"" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637815200148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionalLogic controller:c\|conditionalLogic:cl " "Elaborating entity \"conditionalLogic\" for hierarchy \"controller:c\|conditionalLogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:c\|conditionalLogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:c\|conditionalLogic:cl\|flopenr:flagreg1\"" {  } { { "conditionalLogic.sv" "flagreg1" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionCheck controller:c\|conditionalLogic:cl\|conditionCheck:condCheck " "Elaborating entity \"conditionCheck\" for hierarchy \"controller:c\|conditionalLogic:cl\|conditionCheck:condCheck\"" {  } { { "conditionalLogic.sv" "condCheck" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/conditionalLogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200173 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdataForVga datapath.sv(11) " "Output port \"rdataForVga\" at datapath.sv(11) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637815200177 "|arm|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory datapath:dp\|instructionMemory:instMem " "Elaborating entity \"instructionMemory\" for hierarchy \"datapath:dp\|instructionMemory:instMem\"" {  } { { "datapath.sv" "instMem" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUConFlags datapath:dp\|ALUConFlags:alu " "Elaborating entity \"ALUConFlags\" for hierarchy \"datapath:dp\|ALUConFlags:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSinFlags datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags " "Elaborating entity \"ALUSinFlags\" for hierarchy \"datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\"" {  } { { "ALUConFlags.sv" "aluSinFlags" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUConFlags.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderWithCarry datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|adderWithCarry:adderALU " "Elaborating entity \"adderWithCarry\" for hierarchy \"datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|adderWithCarry:adderALU\"" {  } { { "ALUSinFlags.sv" "adderALU" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|xorGate:xorAlu " "Elaborating entity \"xorGate\" for hierarchy \"datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|xorGate:xorAlu\"" {  } { { "ALUSinFlags.sv" "xorAlu" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|inv:invAlu " "Elaborating entity \"inv\" for hierarchy \"datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|inv:invAlu\"" {  } { { "ALUSinFlags.sv" "invAlu" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|mux4a1:mux4 " "Elaborating entity \"mux4a1\" for hierarchy \"datapath:dp\|ALUConFlags:alu\|ALUSinFlags:aluSinFlags\|mux4a1:mux4\"" {  } { { "ALUSinFlags.sv" "mux4" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory datapath:dp\|dataMemory:outDataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"datapath:dp\|dataMemory:outDataMemory\"" {  } { { "datapath.sv" "outDataMemory" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 dataMemory.sv(24) " "Verilog HDL assignment warning at dataMemory.sv(24): truncated value with size 32 to match size of target (31)" {  } { { "dataMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/dataMemory.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637815200303 "|arm|datapath:dp|dataMemory:outDataMemory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "contadoReadD dataMemory.sv(11) " "Output port \"contadoReadD\" at dataMemory.sv(11) has no driver" {  } { { "dataMemory.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/dataMemory.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637815200303 "|arm|datapath:dp|dataMemory:outDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_datos deco_datos:mostrarDatos " "Elaborating entity \"deco_datos\" for hierarchy \"deco_datos:mostrarDatos\"" {  } { { "arm.sv" "mostrarDatos" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815200307 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "deco_datos.sv(19) " "Verilog HDL Case Statement warning at deco_datos.sv(19): can't check case statement for completeness because the case expression has too many possible states" {  } { { "deco_datos.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/deco_datos.sv" 19 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1637815200309 "|arm|deco_datos:mostrarDatos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 deco_datos.sv(30) " "Verilog HDL assignment warning at deco_datos.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "deco_datos.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/deco_datos.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637815200309 "|arm|deco_datos:mostrarDatos"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[31\] " "Net \"datapath:dp\|ReadOutData\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[31\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[30\] " "Net \"datapath:dp\|ReadOutData\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[30\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[29\] " "Net \"datapath:dp\|ReadOutData\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[29\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[28\] " "Net \"datapath:dp\|ReadOutData\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[28\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[27\] " "Net \"datapath:dp\|ReadOutData\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[27\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[26\] " "Net \"datapath:dp\|ReadOutData\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[26\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[25\] " "Net \"datapath:dp\|ReadOutData\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[25\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[24\] " "Net \"datapath:dp\|ReadOutData\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[24\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[23\] " "Net \"datapath:dp\|ReadOutData\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[23\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[22\] " "Net \"datapath:dp\|ReadOutData\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[22\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[21\] " "Net \"datapath:dp\|ReadOutData\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[21\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[20\] " "Net \"datapath:dp\|ReadOutData\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[20\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[19\] " "Net \"datapath:dp\|ReadOutData\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[19\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[18\] " "Net \"datapath:dp\|ReadOutData\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[18\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[17\] " "Net \"datapath:dp\|ReadOutData\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[17\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[16\] " "Net \"datapath:dp\|ReadOutData\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[16\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[15\] " "Net \"datapath:dp\|ReadOutData\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[15\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[14\] " "Net \"datapath:dp\|ReadOutData\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[14\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[13\] " "Net \"datapath:dp\|ReadOutData\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[13\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[12\] " "Net \"datapath:dp\|ReadOutData\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[12\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[11\] " "Net \"datapath:dp\|ReadOutData\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[11\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[10\] " "Net \"datapath:dp\|ReadOutData\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[10\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[9\] " "Net \"datapath:dp\|ReadOutData\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[9\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[8\] " "Net \"datapath:dp\|ReadOutData\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[8\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[7\] " "Net \"datapath:dp\|ReadOutData\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[7\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[6\] " "Net \"datapath:dp\|ReadOutData\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[6\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[5\] " "Net \"datapath:dp\|ReadOutData\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[5\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[4\] " "Net \"datapath:dp\|ReadOutData\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[4\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[3\] " "Net \"datapath:dp\|ReadOutData\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[3\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[2\] " "Net \"datapath:dp\|ReadOutData\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[2\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[1\] " "Net \"datapath:dp\|ReadOutData\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[1\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|ReadOutData\[0\] " "Net \"datapath:dp\|ReadOutData\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ReadOutData\[0\]" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637815200665 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1637815200665 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637815201565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] GND " "Pin \"segments\[0\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[1\] GND " "Pin \"segments\[1\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[2\] GND " "Pin \"segments\[2\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[3\] GND " "Pin \"segments\[3\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[4\] GND " "Pin \"segments\[4\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[5\] GND " "Pin \"segments\[5\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[6\] VCC " "Pin \"segments\[6\]\" is stuck at VCC" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637815201607 "|arm|segments[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637815201607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637815201618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg " "Generated suppressed messages file C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815201715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637815202011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637815202011 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637815202103 "|arm|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637815202103 "|arm|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mostrarLetra " "No output dependent on input pin \"mostrarLetra\"" {  } { { "arm.sv" "" { Text "C:/Users/abiga/OneDrive/Escritorio/Microprocesador/Processor/Procesador/arm.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637815202103 "|arm|mostrarLetra"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637815202103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637815202104 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637815202104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637815202104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637815202168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 22:40:02 2021 " "Processing ended: Wed Nov 24 22:40:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637815202168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637815202168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637815202168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637815202168 ""}
