   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_rcc.c"
  23              	.Ltext0:
  24              		.file 1 "../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
 24669              		.align	2
 24672              	APBAHBPrescTable:
 24673 0000 00       		.byte	0
 24674 0001 00       		.byte	0
 24675 0002 00       		.byte	0
 24676 0003 00       		.byte	0
 24677 0004 01       		.byte	1
 24678 0005 02       		.byte	2
 24679 0006 03       		.byte	3
 24680 0007 04       		.byte	4
 24681 0008 01       		.byte	1
 24682 0009 02       		.byte	2
 24683 000a 03       		.byte	3
 24684 000b 04       		.byte	4
 24685 000c 06       		.byte	6
 24686 000d 07       		.byte	7
 24687 000e 08       		.byte	8
 24688 000f 09       		.byte	9
 24689              		.section	.text.RCC_DeInit,"ax",%progbits
 24690              		.align	2
 24691              		.global	RCC_DeInit
 24692              		.thumb
 24693              		.thumb_func
 24695              	RCC_DeInit:
 24696              	.LFB110:
   1:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  51:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  53:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  54:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  55:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  60:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  61:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  62:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  65:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  66:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  67:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 110:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 113:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 134:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 135:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 136:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 139:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 140:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 141:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 143:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 147:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 151:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 152:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 153:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 158:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 163:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 180:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 181:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 183:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 194:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 195:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 196:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24697              		.loc 1 197 0
 24698              		.cfi_startproc
 24699              		@ args = 0, pretend = 0, frame = 0
 24700              		@ frame_needed = 1, uses_anonymous_args = 0
 24701              		@ link register save eliminated.
 24702 0000 80B4     		push	{r7}
 24703              	.LCFI0:
 24704              		.cfi_def_cfa_offset 4
 24705 0002 00AF     		add	r7, sp, #0
 24706              		.cfi_offset 7, -4
 24707              	.LCFI1:
 24708              		.cfi_def_cfa_register 7
 198:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 24709              		.loc 1 199 0
 24710 0004 104B     		ldr	r3, .L2
 24711 0006 104A     		ldr	r2, .L2
 24712 0008 1268     		ldr	r2, [r2, #0]
 24713 000a 42F00102 		orr	r2, r2, #1
 24714 000e 1A60     		str	r2, [r3, #0]
 200:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 201:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
 24715              		.loc 1 202 0
 24716 0010 0D4B     		ldr	r3, .L2
 24717 0012 4FF00002 		mov	r2, #0
 24718 0016 9A60     		str	r2, [r3, #8]
 203:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 24719              		.loc 1 205 0
 24720 0018 0B4A     		ldr	r2, .L2
 24721 001a 0B4B     		ldr	r3, .L2
 24722 001c 1B68     		ldr	r3, [r3, #0]
 24723 001e 23F08473 		bic	r3, r3, #17301504
 24724 0022 23F48033 		bic	r3, r3, #65536
 24725 0026 1360     		str	r3, [r2, #0]
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
 24726              		.loc 1 208 0
 24727 0028 074B     		ldr	r3, .L2
 24728 002a 084A     		ldr	r2, .L2+4
 24729 002c 5A60     		str	r2, [r3, #4]
 209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 24730              		.loc 1 211 0
 24731 002e 064B     		ldr	r3, .L2
 24732 0030 054A     		ldr	r2, .L2
 24733 0032 1268     		ldr	r2, [r2, #0]
 24734 0034 22F48022 		bic	r2, r2, #262144
 24735 0038 1A60     		str	r2, [r3, #0]
 212:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
 24736              		.loc 1 214 0
 24737 003a 034B     		ldr	r3, .L2
 24738 003c 4FF00002 		mov	r2, #0
 24739 0040 DA60     		str	r2, [r3, #12]
 215:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24740              		.loc 1 215 0
 24741 0042 BD46     		mov	sp, r7
 24742 0044 80BC     		pop	{r7}
 24743 0046 7047     		bx	lr
 24744              	.L3:
 24745              		.align	2
 24746              	.L2:
 24747 0048 00380240 		.word	1073887232
 24748 004c 10300024 		.word	603992080
 24749              		.cfi_endproc
 24750              	.LFE110:
 24752              		.section	.text.RCC_HSEConfig,"ax",%progbits
 24753              		.align	2
 24754              		.global	RCC_HSEConfig
 24755              		.thumb
 24756              		.thumb_func
 24758              	RCC_HSEConfig:
 24759              	.LFB111:
 216:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 217:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 218:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 229:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 236:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 237:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24760              		.loc 1 238 0
 24761              		.cfi_startproc
 24762              		@ args = 0, pretend = 0, frame = 8
 24763              		@ frame_needed = 1, uses_anonymous_args = 0
 24764              		@ link register save eliminated.
 24765 0000 80B4     		push	{r7}
 24766              	.LCFI2:
 24767              		.cfi_def_cfa_offset 4
 24768 0002 83B0     		sub	sp, sp, #12
 24769              	.LCFI3:
 24770              		.cfi_def_cfa_offset 16
 24771 0004 00AF     		add	r7, sp, #0
 24772              		.cfi_offset 7, -4
 24773              	.LCFI4:
 24774              		.cfi_def_cfa_register 7
 24775 0006 0346     		mov	r3, r0
 24776 0008 FB71     		strb	r3, [r7, #7]
 239:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 241:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 242:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 24777              		.loc 1 243 0
 24778 000a 064B     		ldr	r3, .L5
 24779 000c 4FF00002 		mov	r2, #0
 24780 0010 1A70     		strb	r2, [r3, #0]
 244:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 24781              		.loc 1 246 0
 24782 0012 044B     		ldr	r3, .L5
 24783 0014 FA79     		ldrb	r2, [r7, #7]
 24784 0016 1A70     		strb	r2, [r3, #0]
 247:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24785              		.loc 1 247 0
 24786 0018 07F10C07 		add	r7, r7, #12
 24787 001c BD46     		mov	sp, r7
 24788 001e 80BC     		pop	{r7}
 24789 0020 7047     		bx	lr
 24790              	.L6:
 24791 0022 00BF     		.align	2
 24792              	.L5:
 24793 0024 02380240 		.word	1073887234
 24794              		.cfi_endproc
 24795              	.LFE111:
 24797              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 24798              		.align	2
 24799              		.global	RCC_WaitForHSEStartUp
 24800              		.thumb
 24801              		.thumb_func
 24803              	RCC_WaitForHSEStartUp:
 24804              	.LFB112:
 248:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 249:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 250:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 257:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 261:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24805              		.loc 1 262 0
 24806              		.cfi_startproc
 24807              		@ args = 0, pretend = 0, frame = 8
 24808              		@ frame_needed = 1, uses_anonymous_args = 0
 24809 0000 80B5     		push	{r7, lr}
 24810              	.LCFI5:
 24811              		.cfi_def_cfa_offset 8
 24812 0002 82B0     		sub	sp, sp, #8
 24813              	.LCFI6:
 24814              		.cfi_def_cfa_offset 16
 24815 0004 00AF     		add	r7, sp, #0
 24816              		.cfi_offset 14, -4
 24817              		.cfi_offset 7, -8
 24818              	.LCFI7:
 24819              		.cfi_def_cfa_register 7
 263:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 24820              		.loc 1 263 0
 24821 0006 4FF00003 		mov	r3, #0
 24822 000a 3B60     		str	r3, [r7, #0]
 264:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 24823              		.loc 1 264 0
 24824 000c 4FF00003 		mov	r3, #0
 24825 0010 FB71     		strb	r3, [r7, #7]
 265:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 24826              		.loc 1 265 0
 24827 0012 4FF00003 		mov	r3, #0
 24828 0016 BB71     		strb	r3, [r7, #6]
 24829              	.L9:
 266:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 268:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 269:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 24830              		.loc 1 269 0 discriminator 1
 24831 0018 4FF03100 		mov	r0, #49
 24832 001c FFF7FEFF 		bl	RCC_GetFlagStatus
 24833 0020 0346     		mov	r3, r0
 24834 0022 BB71     		strb	r3, [r7, #6]
 270:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 24835              		.loc 1 270 0 discriminator 1
 24836 0024 3B68     		ldr	r3, [r7, #0]
 24837 0026 03F10103 		add	r3, r3, #1
 24838 002a 3B60     		str	r3, [r7, #0]
 271:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 24839              		.loc 1 271 0 discriminator 1
 24840 002c 3B68     		ldr	r3, [r7, #0]
 24841 002e B3F5A06F 		cmp	r3, #1280
 24842 0032 02D0     		beq	.L8
 24843 0034 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 24844 0036 002B     		cmp	r3, #0
 24845 0038 EED0     		beq	.L9
 24846              	.L8:
 272:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 273:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 24847              		.loc 1 273 0
 24848 003a 4FF03100 		mov	r0, #49
 24849 003e FFF7FEFF 		bl	RCC_GetFlagStatus
 24850 0042 0346     		mov	r3, r0
 24851 0044 002B     		cmp	r3, #0
 24852 0046 03D0     		beq	.L10
 274:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 24853              		.loc 1 275 0
 24854 0048 4FF00103 		mov	r3, #1
 24855 004c FB71     		strb	r3, [r7, #7]
 24856 004e 02E0     		b	.L11
 24857              	.L10:
 276:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 277:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 278:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 279:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 24858              		.loc 1 279 0
 24859 0050 4FF00003 		mov	r3, #0
 24860 0054 FB71     		strb	r3, [r7, #7]
 24861              	.L11:
 280:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 281:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 24862              		.loc 1 281 0
 24863 0056 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 282:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24864              		.loc 1 282 0
 24865 0058 1846     		mov	r0, r3
 24866 005a 07F10807 		add	r7, r7, #8
 24867 005e BD46     		mov	sp, r7
 24868 0060 80BD     		pop	{r7, pc}
 24869              		.cfi_endproc
 24870              	.LFE112:
 24872 0062 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 24873              		.align	2
 24874              		.global	RCC_AdjustHSICalibrationValue
 24875              		.thumb
 24876              		.thumb_func
 24878              	RCC_AdjustHSICalibrationValue:
 24879              	.LFB113:
 283:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 284:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 285:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 291:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 292:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24880              		.loc 1 293 0
 24881              		.cfi_startproc
 24882              		@ args = 0, pretend = 0, frame = 16
 24883              		@ frame_needed = 1, uses_anonymous_args = 0
 24884              		@ link register save eliminated.
 24885 0000 80B4     		push	{r7}
 24886              	.LCFI8:
 24887              		.cfi_def_cfa_offset 4
 24888 0002 85B0     		sub	sp, sp, #20
 24889              	.LCFI9:
 24890              		.cfi_def_cfa_offset 24
 24891 0004 00AF     		add	r7, sp, #0
 24892              		.cfi_offset 7, -4
 24893              	.LCFI10:
 24894              		.cfi_def_cfa_register 7
 24895 0006 0346     		mov	r3, r0
 24896 0008 FB71     		strb	r3, [r7, #7]
 294:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 24897              		.loc 1 294 0
 24898 000a 4FF00003 		mov	r3, #0
 24899 000e FB60     		str	r3, [r7, #12]
 295:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 297:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 298:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 24900              		.loc 1 298 0
 24901 0010 0A4B     		ldr	r3, .L13
 24902 0012 1B68     		ldr	r3, [r3, #0]
 24903 0014 FB60     		str	r3, [r7, #12]
 299:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 300:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 24904              		.loc 1 301 0
 24905 0016 FB68     		ldr	r3, [r7, #12]
 24906 0018 23F0F803 		bic	r3, r3, #248
 24907 001c FB60     		str	r3, [r7, #12]
 302:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 303:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 24908              		.loc 1 304 0
 24909 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24910 0020 4FEAC303 		lsl	r3, r3, #3
 24911 0024 FA68     		ldr	r2, [r7, #12]
 24912 0026 42EA0303 		orr	r3, r2, r3
 24913 002a FB60     		str	r3, [r7, #12]
 305:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 307:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 24914              		.loc 1 307 0
 24915 002c 034B     		ldr	r3, .L13
 24916 002e FA68     		ldr	r2, [r7, #12]
 24917 0030 1A60     		str	r2, [r3, #0]
 308:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24918              		.loc 1 308 0
 24919 0032 07F11407 		add	r7, r7, #20
 24920 0036 BD46     		mov	sp, r7
 24921 0038 80BC     		pop	{r7}
 24922 003a 7047     		bx	lr
 24923              	.L14:
 24924              		.align	2
 24925              	.L13:
 24926 003c 00380240 		.word	1073887232
 24927              		.cfi_endproc
 24928              	.LFE113:
 24930              		.section	.text.RCC_HSICmd,"ax",%progbits
 24931              		.align	2
 24932              		.global	RCC_HSICmd
 24933              		.thumb
 24934              		.thumb_func
 24936              	RCC_HSICmd:
 24937              	.LFB114:
 309:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 310:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 311:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 322:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 327:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 328:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24938              		.loc 1 329 0
 24939              		.cfi_startproc
 24940              		@ args = 0, pretend = 0, frame = 8
 24941              		@ frame_needed = 1, uses_anonymous_args = 0
 24942              		@ link register save eliminated.
 24943 0000 80B4     		push	{r7}
 24944              	.LCFI11:
 24945              		.cfi_def_cfa_offset 4
 24946 0002 83B0     		sub	sp, sp, #12
 24947              	.LCFI12:
 24948              		.cfi_def_cfa_offset 16
 24949 0004 00AF     		add	r7, sp, #0
 24950              		.cfi_offset 7, -4
 24951              	.LCFI13:
 24952              		.cfi_def_cfa_register 7
 24953 0006 0346     		mov	r3, r0
 24954 0008 FB71     		strb	r3, [r7, #7]
 330:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 333:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 24955              		.loc 1 333 0
 24956 000a 044B     		ldr	r3, .L16
 24957 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 24958 000e 1A60     		str	r2, [r3, #0]
 334:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24959              		.loc 1 334 0
 24960 0010 07F10C07 		add	r7, r7, #12
 24961 0014 BD46     		mov	sp, r7
 24962 0016 80BC     		pop	{r7}
 24963 0018 7047     		bx	lr
 24964              	.L17:
 24965 001a 00BF     		.align	2
 24966              	.L16:
 24967 001c 00004742 		.word	1111949312
 24968              		.cfi_endproc
 24969              	.LFE114:
 24971              		.section	.text.RCC_LSEConfig,"ax",%progbits
 24972              		.align	2
 24973              		.global	RCC_LSEConfig
 24974              		.thumb
 24975              		.thumb_func
 24977              	RCC_LSEConfig:
 24978              	.LFB115:
 335:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 336:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 337:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 351:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 352:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 353:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24979              		.loc 1 354 0
 24980              		.cfi_startproc
 24981              		@ args = 0, pretend = 0, frame = 8
 24982              		@ frame_needed = 1, uses_anonymous_args = 0
 24983              		@ link register save eliminated.
 24984 0000 80B4     		push	{r7}
 24985              	.LCFI14:
 24986              		.cfi_def_cfa_offset 4
 24987 0002 83B0     		sub	sp, sp, #12
 24988              	.LCFI15:
 24989              		.cfi_def_cfa_offset 16
 24990 0004 00AF     		add	r7, sp, #0
 24991              		.cfi_offset 7, -4
 24992              	.LCFI16:
 24993              		.cfi_def_cfa_register 7
 24994 0006 0346     		mov	r3, r0
 24995 0008 FB71     		strb	r3, [r7, #7]
 355:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 357:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 358:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 24996              		.loc 1 360 0
 24997 000a 0E4B     		ldr	r3, .L23
 24998 000c 4FF00002 		mov	r2, #0
 24999 0010 1A70     		strb	r2, [r3, #0]
 361:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 362:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 25000              		.loc 1 363 0
 25001 0012 0C4B     		ldr	r3, .L23
 25002 0014 4FF00002 		mov	r2, #0
 25003 0018 1A70     		strb	r2, [r3, #0]
 364:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 365:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 25004              		.loc 1 366 0
 25005 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 25006 001c 012B     		cmp	r3, #1
 25007 001e 02D0     		beq	.L20
 25008 0020 042B     		cmp	r3, #4
 25009 0022 05D0     		beq	.L21
 367:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 368:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 371:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 372:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 375:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 376:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 377:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25010              		.loc 1 377 0
 25011 0024 09E0     		b	.L18
 25012              	.L20:
 370:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 25013              		.loc 1 370 0
 25014 0026 074B     		ldr	r3, .L23
 25015 0028 4FF00102 		mov	r2, #1
 25016 002c 1A70     		strb	r2, [r3, #0]
 371:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25017              		.loc 1 371 0
 25018 002e 04E0     		b	.L18
 25019              	.L21:
 374:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 25020              		.loc 1 374 0
 25021 0030 044B     		ldr	r3, .L23
 25022 0032 4FF00502 		mov	r2, #5
 25023 0036 1A70     		strb	r2, [r3, #0]
 375:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25024              		.loc 1 375 0
 25025 0038 00BF     		nop
 25026              	.L18:
 378:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 379:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25027              		.loc 1 379 0
 25028 003a 07F10C07 		add	r7, r7, #12
 25029 003e BD46     		mov	sp, r7
 25030 0040 80BC     		pop	{r7}
 25031 0042 7047     		bx	lr
 25032              	.L24:
 25033              		.align	2
 25034              	.L23:
 25035 0044 70380240 		.word	1073887344
 25036              		.cfi_endproc
 25037              	.LFE115:
 25039              		.section	.text.RCC_LSICmd,"ax",%progbits
 25040              		.align	2
 25041              		.global	RCC_LSICmd
 25042              		.thumb
 25043              		.thumb_func
 25045              	RCC_LSICmd:
 25046              	.LFB116:
 380:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 381:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 382:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25047              		.loc 1 394 0
 25048              		.cfi_startproc
 25049              		@ args = 0, pretend = 0, frame = 8
 25050              		@ frame_needed = 1, uses_anonymous_args = 0
 25051              		@ link register save eliminated.
 25052 0000 80B4     		push	{r7}
 25053              	.LCFI17:
 25054              		.cfi_def_cfa_offset 4
 25055 0002 83B0     		sub	sp, sp, #12
 25056              	.LCFI18:
 25057              		.cfi_def_cfa_offset 16
 25058 0004 00AF     		add	r7, sp, #0
 25059              		.cfi_offset 7, -4
 25060              	.LCFI19:
 25061              		.cfi_def_cfa_register 7
 25062 0006 0346     		mov	r3, r0
 25063 0008 FB71     		strb	r3, [r7, #7]
 395:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 25064              		.loc 1 398 0
 25065 000a 044B     		ldr	r3, .L26
 25066 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25067 000e 1A60     		str	r2, [r3, #0]
 399:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25068              		.loc 1 399 0
 25069 0010 07F10C07 		add	r7, r7, #12
 25070 0014 BD46     		mov	sp, r7
 25071 0016 80BC     		pop	{r7}
 25072 0018 7047     		bx	lr
 25073              	.L27:
 25074 001a 00BF     		.align	2
 25075              	.L26:
 25076 001c 800E4742 		.word	1111953024
 25077              		.cfi_endproc
 25078              	.LFE116:
 25080              		.section	.text.RCC_PLLConfig,"ax",%progbits
 25081              		.align	2
 25082              		.global	RCC_PLLConfig
 25083              		.thumb
 25084              		.thumb_func
 25086              	RCC_PLLConfig:
 25087              	.LFB117:
 400:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 402:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 405:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 408:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 422:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 427:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 433:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 434:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 435:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 436:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25088              		.loc 1 437 0
 25089              		.cfi_startproc
 25090              		@ args = 4, pretend = 0, frame = 16
 25091              		@ frame_needed = 1, uses_anonymous_args = 0
 25092              		@ link register save eliminated.
 25093 0000 80B4     		push	{r7}
 25094              	.LCFI20:
 25095              		.cfi_def_cfa_offset 4
 25096 0002 85B0     		sub	sp, sp, #20
 25097              	.LCFI21:
 25098              		.cfi_def_cfa_offset 24
 25099 0004 00AF     		add	r7, sp, #0
 25100              		.cfi_offset 7, -4
 25101              	.LCFI22:
 25102              		.cfi_def_cfa_register 7
 25103 0006 F860     		str	r0, [r7, #12]
 25104 0008 B960     		str	r1, [r7, #8]
 25105 000a 7A60     		str	r2, [r7, #4]
 25106 000c 3B60     		str	r3, [r7, #0]
 438:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 440:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 441:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 442:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 443:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 444:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 445:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 25107              		.loc 1 445 0
 25108 000e 0D4B     		ldr	r3, .L29
 25109 0010 7A68     		ldr	r2, [r7, #4]
 25110 0012 4FEA8211 		lsl	r1, r2, #6
 25111 0016 BA68     		ldr	r2, [r7, #8]
 25112 0018 1143     		orrs	r1, r1, r2
 25113 001a 3A68     		ldr	r2, [r7, #0]
 25114 001c 4FEA5202 		lsr	r2, r2, #1
 25115 0020 02F1FF32 		add	r2, r2, #-1
 25116 0024 4FEA0242 		lsl	r2, r2, #16
 25117 0028 1143     		orrs	r1, r1, r2
 25118 002a FA68     		ldr	r2, [r7, #12]
 25119 002c 1143     		orrs	r1, r1, r2
 446:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 25120              		.loc 1 446 0
 25121 002e BA69     		ldr	r2, [r7, #24]
 25122 0030 4FEA0262 		lsl	r2, r2, #24
 445:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 25123              		.loc 1 445 0
 25124 0034 41EA0202 		orr	r2, r1, r2
 25125 0038 5A60     		str	r2, [r3, #4]
 447:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25126              		.loc 1 447 0
 25127 003a 07F11407 		add	r7, r7, #20
 25128 003e BD46     		mov	sp, r7
 25129 0040 80BC     		pop	{r7}
 25130 0042 7047     		bx	lr
 25131              	.L30:
 25132              		.align	2
 25133              	.L29:
 25134 0044 00380240 		.word	1073887232
 25135              		.cfi_endproc
 25136              	.LFE117:
 25138              		.section	.text.RCC_PLLCmd,"ax",%progbits
 25139              		.align	2
 25140              		.global	RCC_PLLCmd
 25141              		.thumb
 25142              		.thumb_func
 25144              	RCC_PLLCmd:
 25145              	.LFB118:
 448:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 449:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 450:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 458:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 459:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25146              		.loc 1 460 0
 25147              		.cfi_startproc
 25148              		@ args = 0, pretend = 0, frame = 8
 25149              		@ frame_needed = 1, uses_anonymous_args = 0
 25150              		@ link register save eliminated.
 25151 0000 80B4     		push	{r7}
 25152              	.LCFI23:
 25153              		.cfi_def_cfa_offset 4
 25154 0002 83B0     		sub	sp, sp, #12
 25155              	.LCFI24:
 25156              		.cfi_def_cfa_offset 16
 25157 0004 00AF     		add	r7, sp, #0
 25158              		.cfi_offset 7, -4
 25159              	.LCFI25:
 25160              		.cfi_def_cfa_register 7
 25161 0006 0346     		mov	r3, r0
 25162 0008 FB71     		strb	r3, [r7, #7]
 461:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 463:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 25163              		.loc 1 463 0
 25164 000a 044B     		ldr	r3, .L32
 25165 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25166 000e 1A60     		str	r2, [r3, #0]
 464:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25167              		.loc 1 464 0
 25168 0010 07F10C07 		add	r7, r7, #12
 25169 0014 BD46     		mov	sp, r7
 25170 0016 80BC     		pop	{r7}
 25171 0018 7047     		bx	lr
 25172              	.L33:
 25173 001a 00BF     		.align	2
 25174              	.L32:
 25175 001c 60004742 		.word	1111949408
 25176              		.cfi_endproc
 25177              	.LFE118:
 25179              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 25180              		.align	2
 25181              		.global	RCC_PLLI2SConfig
 25182              		.thumb
 25183              		.thumb_func
 25185              	RCC_PLLI2SConfig:
 25186              	.LFB119:
 465:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 466:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 467:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 469:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 473:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 478:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 483:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 484:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 485:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25187              		.loc 1 486 0
 25188              		.cfi_startproc
 25189              		@ args = 0, pretend = 0, frame = 8
 25190              		@ frame_needed = 1, uses_anonymous_args = 0
 25191              		@ link register save eliminated.
 25192 0000 80B4     		push	{r7}
 25193              	.LCFI26:
 25194              		.cfi_def_cfa_offset 4
 25195 0002 83B0     		sub	sp, sp, #12
 25196              	.LCFI27:
 25197              		.cfi_def_cfa_offset 16
 25198 0004 00AF     		add	r7, sp, #0
 25199              		.cfi_offset 7, -4
 25200              	.LCFI28:
 25201              		.cfi_def_cfa_register 7
 25202 0006 7860     		str	r0, [r7, #4]
 25203 0008 3960     		str	r1, [r7, #0]
 487:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 489:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 490:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 491:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 25204              		.loc 1 491 0
 25205 000a 084B     		ldr	r3, .L35
 25206 000c 7A68     		ldr	r2, [r7, #4]
 25207 000e 4FEA8211 		lsl	r1, r2, #6
 25208 0012 3A68     		ldr	r2, [r7, #0]
 25209 0014 4FEA0272 		lsl	r2, r2, #28
 25210 0018 41EA0202 		orr	r2, r1, r2
 25211 001c C3F88420 		str	r2, [r3, #132]
 492:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25212              		.loc 1 492 0
 25213 0020 07F10C07 		add	r7, r7, #12
 25214 0024 BD46     		mov	sp, r7
 25215 0026 80BC     		pop	{r7}
 25216 0028 7047     		bx	lr
 25217              	.L36:
 25218 002a 00BF     		.align	2
 25219              	.L35:
 25220 002c 00380240 		.word	1073887232
 25221              		.cfi_endproc
 25222              	.LFE119:
 25224              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 25225              		.align	2
 25226              		.global	RCC_PLLI2SCmd
 25227              		.thumb
 25228              		.thumb_func
 25230              	RCC_PLLI2SCmd:
 25231              	.LFB120:
 493:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 494:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 495:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 499:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 500:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25232              		.loc 1 501 0
 25233              		.cfi_startproc
 25234              		@ args = 0, pretend = 0, frame = 8
 25235              		@ frame_needed = 1, uses_anonymous_args = 0
 25236              		@ link register save eliminated.
 25237 0000 80B4     		push	{r7}
 25238              	.LCFI29:
 25239              		.cfi_def_cfa_offset 4
 25240 0002 83B0     		sub	sp, sp, #12
 25241              	.LCFI30:
 25242              		.cfi_def_cfa_offset 16
 25243 0004 00AF     		add	r7, sp, #0
 25244              		.cfi_offset 7, -4
 25245              	.LCFI31:
 25246              		.cfi_def_cfa_register 7
 25247 0006 0346     		mov	r3, r0
 25248 0008 FB71     		strb	r3, [r7, #7]
 502:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 25249              		.loc 1 504 0
 25250 000a 044B     		ldr	r3, .L38
 25251 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25252 000e 1A60     		str	r2, [r3, #0]
 505:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25253              		.loc 1 505 0
 25254 0010 07F10C07 		add	r7, r7, #12
 25255 0014 BD46     		mov	sp, r7
 25256 0016 80BC     		pop	{r7}
 25257 0018 7047     		bx	lr
 25258              	.L39:
 25259 001a 00BF     		.align	2
 25260              	.L38:
 25261 001c 68004742 		.word	1111949416
 25262              		.cfi_endproc
 25263              	.LFE120:
 25265              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 25266              		.align	2
 25267              		.global	RCC_ClockSecuritySystemCmd
 25268              		.thumb
 25269              		.thumb_func
 25271              	RCC_ClockSecuritySystemCmd:
 25272              	.LFB121:
 506:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 507:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 508:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 517:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 518:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25273              		.loc 1 519 0
 25274              		.cfi_startproc
 25275              		@ args = 0, pretend = 0, frame = 8
 25276              		@ frame_needed = 1, uses_anonymous_args = 0
 25277              		@ link register save eliminated.
 25278 0000 80B4     		push	{r7}
 25279              	.LCFI32:
 25280              		.cfi_def_cfa_offset 4
 25281 0002 83B0     		sub	sp, sp, #12
 25282              	.LCFI33:
 25283              		.cfi_def_cfa_offset 16
 25284 0004 00AF     		add	r7, sp, #0
 25285              		.cfi_offset 7, -4
 25286              	.LCFI34:
 25287              		.cfi_def_cfa_register 7
 25288 0006 0346     		mov	r3, r0
 25289 0008 FB71     		strb	r3, [r7, #7]
 520:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 522:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 25290              		.loc 1 522 0
 25291 000a 044B     		ldr	r3, .L41
 25292 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25293 000e 1A60     		str	r2, [r3, #0]
 523:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25294              		.loc 1 523 0
 25295 0010 07F10C07 		add	r7, r7, #12
 25296 0014 BD46     		mov	sp, r7
 25297 0016 80BC     		pop	{r7}
 25298 0018 7047     		bx	lr
 25299              	.L42:
 25300 001a 00BF     		.align	2
 25301              	.L41:
 25302 001c 4C004742 		.word	1111949388
 25303              		.cfi_endproc
 25304              	.LFE121:
 25306              		.section	.text.RCC_MCO1Config,"ax",%progbits
 25307              		.align	2
 25308              		.global	RCC_MCO1Config
 25309              		.thumb
 25310              		.thumb_func
 25312              	RCC_MCO1Config:
 25313              	.LFB122:
 524:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 525:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 526:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 542:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 543:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25314              		.loc 1 544 0
 25315              		.cfi_startproc
 25316              		@ args = 0, pretend = 0, frame = 16
 25317              		@ frame_needed = 1, uses_anonymous_args = 0
 25318              		@ link register save eliminated.
 25319 0000 80B4     		push	{r7}
 25320              	.LCFI35:
 25321              		.cfi_def_cfa_offset 4
 25322 0002 85B0     		sub	sp, sp, #20
 25323              	.LCFI36:
 25324              		.cfi_def_cfa_offset 24
 25325 0004 00AF     		add	r7, sp, #0
 25326              		.cfi_offset 7, -4
 25327              	.LCFI37:
 25328              		.cfi_def_cfa_register 7
 25329 0006 7860     		str	r0, [r7, #4]
 25330 0008 3960     		str	r1, [r7, #0]
 545:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25331              		.loc 1 545 0
 25332 000a 4FF00003 		mov	r3, #0
 25333 000e FB60     		str	r3, [r7, #12]
 546:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 547:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 549:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 550:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 551:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25334              		.loc 1 551 0
 25335 0010 0B4B     		ldr	r3, .L44
 25336 0012 9B68     		ldr	r3, [r3, #8]
 25337 0014 FB60     		str	r3, [r7, #12]
 552:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 553:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 25338              		.loc 1 554 0
 25339 0016 FB68     		ldr	r3, [r7, #12]
 25340 0018 23F0EC63 		bic	r3, r3, #123731968
 25341 001c FB60     		str	r3, [r7, #12]
 555:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 556:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 25342              		.loc 1 557 0
 25343 001e 7A68     		ldr	r2, [r7, #4]
 25344 0020 3B68     		ldr	r3, [r7, #0]
 25345 0022 42EA0303 		orr	r3, r2, r3
 25346 0026 FA68     		ldr	r2, [r7, #12]
 25347 0028 42EA0303 		orr	r3, r2, r3
 25348 002c FB60     		str	r3, [r7, #12]
 558:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 560:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 25349              		.loc 1 560 0
 25350 002e 044B     		ldr	r3, .L44
 25351 0030 FA68     		ldr	r2, [r7, #12]
 25352 0032 9A60     		str	r2, [r3, #8]
 561:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25353              		.loc 1 561 0
 25354 0034 07F11407 		add	r7, r7, #20
 25355 0038 BD46     		mov	sp, r7
 25356 003a 80BC     		pop	{r7}
 25357 003c 7047     		bx	lr
 25358              	.L45:
 25359 003e 00BF     		.align	2
 25360              	.L44:
 25361 0040 00380240 		.word	1073887232
 25362              		.cfi_endproc
 25363              	.LFE122:
 25365              		.section	.text.RCC_MCO2Config,"ax",%progbits
 25366              		.align	2
 25367              		.global	RCC_MCO2Config
 25368              		.thumb
 25369              		.thumb_func
 25371              	RCC_MCO2Config:
 25372              	.LFB123:
 562:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 564:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 579:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 580:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 581:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25373              		.loc 1 582 0
 25374              		.cfi_startproc
 25375              		@ args = 0, pretend = 0, frame = 16
 25376              		@ frame_needed = 1, uses_anonymous_args = 0
 25377              		@ link register save eliminated.
 25378 0000 80B4     		push	{r7}
 25379              	.LCFI38:
 25380              		.cfi_def_cfa_offset 4
 25381 0002 85B0     		sub	sp, sp, #20
 25382              	.LCFI39:
 25383              		.cfi_def_cfa_offset 24
 25384 0004 00AF     		add	r7, sp, #0
 25385              		.cfi_offset 7, -4
 25386              	.LCFI40:
 25387              		.cfi_def_cfa_register 7
 25388 0006 7860     		str	r0, [r7, #4]
 25389 0008 3960     		str	r1, [r7, #0]
 583:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25390              		.loc 1 583 0
 25391 000a 4FF00003 		mov	r3, #0
 25392 000e FB60     		str	r3, [r7, #12]
 584:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 585:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 587:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 588:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 589:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25393              		.loc 1 589 0
 25394 0010 0B4B     		ldr	r3, .L47
 25395 0012 9B68     		ldr	r3, [r3, #8]
 25396 0014 FB60     		str	r3, [r7, #12]
 590:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 25397              		.loc 1 592 0
 25398 0016 FB68     		ldr	r3, [r7, #12]
 25399 0018 23F07843 		bic	r3, r3, #-134217728
 25400 001c FB60     		str	r3, [r7, #12]
 593:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 594:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 25401              		.loc 1 595 0
 25402 001e 7A68     		ldr	r2, [r7, #4]
 25403 0020 3B68     		ldr	r3, [r7, #0]
 25404 0022 42EA0303 		orr	r3, r2, r3
 25405 0026 FA68     		ldr	r2, [r7, #12]
 25406 0028 42EA0303 		orr	r3, r2, r3
 25407 002c FB60     		str	r3, [r7, #12]
 596:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 597:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 598:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 25408              		.loc 1 598 0
 25409 002e 044B     		ldr	r3, .L47
 25410 0030 FA68     		ldr	r2, [r7, #12]
 25411 0032 9A60     		str	r2, [r3, #8]
 599:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25412              		.loc 1 599 0
 25413 0034 07F11407 		add	r7, r7, #20
 25414 0038 BD46     		mov	sp, r7
 25415 003a 80BC     		pop	{r7}
 25416 003c 7047     		bx	lr
 25417              	.L48:
 25418 003e 00BF     		.align	2
 25419              	.L47:
 25420 0040 00380240 		.word	1073887232
 25421              		.cfi_endproc
 25422              	.LFE123:
 25424              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 25425              		.align	2
 25426              		.global	RCC_SYSCLKConfig
 25427              		.thumb
 25428              		.thumb_func
 25430              	RCC_SYSCLKConfig:
 25431              	.LFB124:
 600:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 601:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 602:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 603:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 604:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 605:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 608:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 609:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 610:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 612:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 613:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 616:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 618:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 624:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 636:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 639:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 665:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 666:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 667:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 668:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 669:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 686:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 687:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25432              		.loc 1 688 0
 25433              		.cfi_startproc
 25434              		@ args = 0, pretend = 0, frame = 16
 25435              		@ frame_needed = 1, uses_anonymous_args = 0
 25436              		@ link register save eliminated.
 25437 0000 80B4     		push	{r7}
 25438              	.LCFI41:
 25439              		.cfi_def_cfa_offset 4
 25440 0002 85B0     		sub	sp, sp, #20
 25441              	.LCFI42:
 25442              		.cfi_def_cfa_offset 24
 25443 0004 00AF     		add	r7, sp, #0
 25444              		.cfi_offset 7, -4
 25445              	.LCFI43:
 25446              		.cfi_def_cfa_register 7
 25447 0006 7860     		str	r0, [r7, #4]
 689:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25448              		.loc 1 689 0
 25449 0008 4FF00003 		mov	r3, #0
 25450 000c FB60     		str	r3, [r7, #12]
 690:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 691:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 693:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 694:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25451              		.loc 1 694 0
 25452 000e 0A4B     		ldr	r3, .L50
 25453 0010 9B68     		ldr	r3, [r3, #8]
 25454 0012 FB60     		str	r3, [r7, #12]
 695:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 696:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 25455              		.loc 1 697 0
 25456 0014 FB68     		ldr	r3, [r7, #12]
 25457 0016 23F00303 		bic	r3, r3, #3
 25458 001a FB60     		str	r3, [r7, #12]
 698:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 699:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 25459              		.loc 1 700 0
 25460 001c FA68     		ldr	r2, [r7, #12]
 25461 001e 7B68     		ldr	r3, [r7, #4]
 25462 0020 42EA0303 		orr	r3, r2, r3
 25463 0024 FB60     		str	r3, [r7, #12]
 701:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 703:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25464              		.loc 1 703 0
 25465 0026 044B     		ldr	r3, .L50
 25466 0028 FA68     		ldr	r2, [r7, #12]
 25467 002a 9A60     		str	r2, [r3, #8]
 704:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25468              		.loc 1 704 0
 25469 002c 07F11407 		add	r7, r7, #20
 25470 0030 BD46     		mov	sp, r7
 25471 0032 80BC     		pop	{r7}
 25472 0034 7047     		bx	lr
 25473              	.L51:
 25474 0036 00BF     		.align	2
 25475              	.L50:
 25476 0038 00380240 		.word	1073887232
 25477              		.cfi_endproc
 25478              	.LFE124:
 25480              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 25481              		.align	2
 25482              		.global	RCC_GetSYSCLKSource
 25483              		.thumb
 25484              		.thumb_func
 25486              	RCC_GetSYSCLKSource:
 25487              	.LFB125:
 705:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 706:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 707:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 709:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 711:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 715:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25488              		.loc 1 716 0
 25489              		.cfi_startproc
 25490              		@ args = 0, pretend = 0, frame = 0
 25491              		@ frame_needed = 1, uses_anonymous_args = 0
 25492              		@ link register save eliminated.
 25493 0000 80B4     		push	{r7}
 25494              	.LCFI44:
 25495              		.cfi_def_cfa_offset 4
 25496 0002 00AF     		add	r7, sp, #0
 25497              		.cfi_offset 7, -4
 25498              	.LCFI45:
 25499              		.cfi_def_cfa_register 7
 717:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 25500              		.loc 1 717 0
 25501 0004 044B     		ldr	r3, .L53
 25502 0006 9B68     		ldr	r3, [r3, #8]
 25503 0008 DBB2     		uxtb	r3, r3
 25504 000a 03F00C03 		and	r3, r3, #12
 25505 000e DBB2     		uxtb	r3, r3
 718:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25506              		.loc 1 718 0
 25507 0010 1846     		mov	r0, r3
 25508 0012 BD46     		mov	sp, r7
 25509 0014 80BC     		pop	{r7}
 25510 0016 7047     		bx	lr
 25511              	.L54:
 25512              		.align	2
 25513              	.L53:
 25514 0018 00380240 		.word	1073887232
 25515              		.cfi_endproc
 25516              	.LFE125:
 25518              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 25519              		.align	2
 25520              		.global	RCC_HCLKConfig
 25521              		.thumb
 25522              		.thumb_func
 25524              	RCC_HCLKConfig:
 25525              	.LFB126:
 719:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 720:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 721:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 739:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 740:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25526              		.loc 1 741 0
 25527              		.cfi_startproc
 25528              		@ args = 0, pretend = 0, frame = 16
 25529              		@ frame_needed = 1, uses_anonymous_args = 0
 25530              		@ link register save eliminated.
 25531 0000 80B4     		push	{r7}
 25532              	.LCFI46:
 25533              		.cfi_def_cfa_offset 4
 25534 0002 85B0     		sub	sp, sp, #20
 25535              	.LCFI47:
 25536              		.cfi_def_cfa_offset 24
 25537 0004 00AF     		add	r7, sp, #0
 25538              		.cfi_offset 7, -4
 25539              	.LCFI48:
 25540              		.cfi_def_cfa_register 7
 25541 0006 7860     		str	r0, [r7, #4]
 742:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25542              		.loc 1 742 0
 25543 0008 4FF00003 		mov	r3, #0
 25544 000c FB60     		str	r3, [r7, #12]
 743:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 744:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 746:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 747:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25545              		.loc 1 747 0
 25546 000e 0A4B     		ldr	r3, .L56
 25547 0010 9B68     		ldr	r3, [r3, #8]
 25548 0012 FB60     		str	r3, [r7, #12]
 748:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 749:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 750:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 25549              		.loc 1 750 0
 25550 0014 FB68     		ldr	r3, [r7, #12]
 25551 0016 23F0F003 		bic	r3, r3, #240
 25552 001a FB60     		str	r3, [r7, #12]
 751:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 752:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 25553              		.loc 1 753 0
 25554 001c FA68     		ldr	r2, [r7, #12]
 25555 001e 7B68     		ldr	r3, [r7, #4]
 25556 0020 42EA0303 		orr	r3, r2, r3
 25557 0024 FB60     		str	r3, [r7, #12]
 754:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 756:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25558              		.loc 1 756 0
 25559 0026 044B     		ldr	r3, .L56
 25560 0028 FA68     		ldr	r2, [r7, #12]
 25561 002a 9A60     		str	r2, [r3, #8]
 757:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25562              		.loc 1 757 0
 25563 002c 07F11407 		add	r7, r7, #20
 25564 0030 BD46     		mov	sp, r7
 25565 0032 80BC     		pop	{r7}
 25566 0034 7047     		bx	lr
 25567              	.L57:
 25568 0036 00BF     		.align	2
 25569              	.L56:
 25570 0038 00380240 		.word	1073887232
 25571              		.cfi_endproc
 25572              	.LFE126:
 25574              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 25575              		.align	2
 25576              		.global	RCC_PCLK1Config
 25577              		.thumb
 25578              		.thumb_func
 25580              	RCC_PCLK1Config:
 25581              	.LFB127:
 758:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 759:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 760:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 761:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 771:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 772:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25582              		.loc 1 773 0
 25583              		.cfi_startproc
 25584              		@ args = 0, pretend = 0, frame = 16
 25585              		@ frame_needed = 1, uses_anonymous_args = 0
 25586              		@ link register save eliminated.
 25587 0000 80B4     		push	{r7}
 25588              	.LCFI49:
 25589              		.cfi_def_cfa_offset 4
 25590 0002 85B0     		sub	sp, sp, #20
 25591              	.LCFI50:
 25592              		.cfi_def_cfa_offset 24
 25593 0004 00AF     		add	r7, sp, #0
 25594              		.cfi_offset 7, -4
 25595              	.LCFI51:
 25596              		.cfi_def_cfa_register 7
 25597 0006 7860     		str	r0, [r7, #4]
 774:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25598              		.loc 1 774 0
 25599 0008 4FF00003 		mov	r3, #0
 25600 000c FB60     		str	r3, [r7, #12]
 775:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 776:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 778:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 779:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25601              		.loc 1 779 0
 25602 000e 0A4B     		ldr	r3, .L59
 25603 0010 9B68     		ldr	r3, [r3, #8]
 25604 0012 FB60     		str	r3, [r7, #12]
 780:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 781:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 25605              		.loc 1 782 0
 25606 0014 FB68     		ldr	r3, [r7, #12]
 25607 0016 23F4E053 		bic	r3, r3, #7168
 25608 001a FB60     		str	r3, [r7, #12]
 783:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 784:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 25609              		.loc 1 785 0
 25610 001c FA68     		ldr	r2, [r7, #12]
 25611 001e 7B68     		ldr	r3, [r7, #4]
 25612 0020 42EA0303 		orr	r3, r2, r3
 25613 0024 FB60     		str	r3, [r7, #12]
 786:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 788:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25614              		.loc 1 788 0
 25615 0026 044B     		ldr	r3, .L59
 25616 0028 FA68     		ldr	r2, [r7, #12]
 25617 002a 9A60     		str	r2, [r3, #8]
 789:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25618              		.loc 1 789 0
 25619 002c 07F11407 		add	r7, r7, #20
 25620 0030 BD46     		mov	sp, r7
 25621 0032 80BC     		pop	{r7}
 25622 0034 7047     		bx	lr
 25623              	.L60:
 25624 0036 00BF     		.align	2
 25625              	.L59:
 25626 0038 00380240 		.word	1073887232
 25627              		.cfi_endproc
 25628              	.LFE127:
 25630              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 25631              		.align	2
 25632              		.global	RCC_PCLK2Config
 25633              		.thumb
 25634              		.thumb_func
 25636              	RCC_PCLK2Config:
 25637              	.LFB128:
 790:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 791:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 792:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 802:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 803:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25638              		.loc 1 804 0
 25639              		.cfi_startproc
 25640              		@ args = 0, pretend = 0, frame = 16
 25641              		@ frame_needed = 1, uses_anonymous_args = 0
 25642              		@ link register save eliminated.
 25643 0000 80B4     		push	{r7}
 25644              	.LCFI52:
 25645              		.cfi_def_cfa_offset 4
 25646 0002 85B0     		sub	sp, sp, #20
 25647              	.LCFI53:
 25648              		.cfi_def_cfa_offset 24
 25649 0004 00AF     		add	r7, sp, #0
 25650              		.cfi_offset 7, -4
 25651              	.LCFI54:
 25652              		.cfi_def_cfa_register 7
 25653 0006 7860     		str	r0, [r7, #4]
 805:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25654              		.loc 1 805 0
 25655 0008 4FF00003 		mov	r3, #0
 25656 000c FB60     		str	r3, [r7, #12]
 806:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 809:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 810:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25657              		.loc 1 810 0
 25658 000e 0B4B     		ldr	r3, .L62
 25659 0010 9B68     		ldr	r3, [r3, #8]
 25660 0012 FB60     		str	r3, [r7, #12]
 811:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 812:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 25661              		.loc 1 813 0
 25662 0014 FB68     		ldr	r3, [r7, #12]
 25663 0016 23F46043 		bic	r3, r3, #57344
 25664 001a FB60     		str	r3, [r7, #12]
 814:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 815:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 25665              		.loc 1 816 0
 25666 001c 7B68     		ldr	r3, [r7, #4]
 25667 001e 4FEAC303 		lsl	r3, r3, #3
 25668 0022 FA68     		ldr	r2, [r7, #12]
 25669 0024 42EA0303 		orr	r3, r2, r3
 25670 0028 FB60     		str	r3, [r7, #12]
 817:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 819:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25671              		.loc 1 819 0
 25672 002a 044B     		ldr	r3, .L62
 25673 002c FA68     		ldr	r2, [r7, #12]
 25674 002e 9A60     		str	r2, [r3, #8]
 820:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25675              		.loc 1 820 0
 25676 0030 07F11407 		add	r7, r7, #20
 25677 0034 BD46     		mov	sp, r7
 25678 0036 80BC     		pop	{r7}
 25679 0038 7047     		bx	lr
 25680              	.L63:
 25681 003a 00BF     		.align	2
 25682              	.L62:
 25683 003c 00380240 		.word	1073887232
 25684              		.cfi_endproc
 25685              	.LFE128:
 25687              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 25688              		.align	2
 25689              		.global	RCC_GetClocksFreq
 25690              		.thumb
 25691              		.thumb_func
 25693              	RCC_GetClocksFreq:
 25694              	.LFB129:
 821:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 822:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 823:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 826:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 840:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 841:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 844:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 847:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 853:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 854:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 855:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25695              		.loc 1 856 0
 25696              		.cfi_startproc
 25697              		@ args = 0, pretend = 0, frame = 32
 25698              		@ frame_needed = 1, uses_anonymous_args = 0
 25699              		@ link register save eliminated.
 25700 0000 80B4     		push	{r7}
 25701              	.LCFI55:
 25702              		.cfi_def_cfa_offset 4
 25703 0002 89B0     		sub	sp, sp, #36
 25704              	.LCFI56:
 25705              		.cfi_def_cfa_offset 40
 25706 0004 00AF     		add	r7, sp, #0
 25707              		.cfi_offset 7, -4
 25708              	.LCFI57:
 25709              		.cfi_def_cfa_register 7
 25710 0006 7860     		str	r0, [r7, #4]
 857:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 25711              		.loc 1 857 0
 25712 0008 4FF00003 		mov	r3, #0
 25713 000c BB61     		str	r3, [r7, #24]
 25714 000e 4FF00003 		mov	r3, #0
 25715 0012 7B61     		str	r3, [r7, #20]
 25716 0014 4FF00003 		mov	r3, #0
 25717 0018 FB61     		str	r3, [r7, #28]
 25718 001a 4FF00203 		mov	r3, #2
 25719 001e 3B61     		str	r3, [r7, #16]
 25720 0020 4FF00003 		mov	r3, #0
 25721 0024 FB60     		str	r3, [r7, #12]
 25722 0026 4FF00203 		mov	r3, #2
 25723 002a BB60     		str	r3, [r7, #8]
 858:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 859:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 25724              		.loc 1 860 0
 25725 002c 4F4B     		ldr	r3, .L73
 25726 002e 9B68     		ldr	r3, [r3, #8]
 25727 0030 03F00C03 		and	r3, r3, #12
 25728 0034 BB61     		str	r3, [r7, #24]
 861:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 862:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 25729              		.loc 1 862 0
 25730 0036 BB69     		ldr	r3, [r7, #24]
 25731 0038 042B     		cmp	r3, #4
 25732 003a 07D0     		beq	.L67
 25733 003c 082B     		cmp	r3, #8
 25734 003e 09D0     		beq	.L68
 25735 0040 002B     		cmp	r3, #0
 25736 0042 47D1     		bne	.L72
 25737              	.L66:
 863:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 864:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 25738              		.loc 1 865 0
 25739 0044 7B68     		ldr	r3, [r7, #4]
 25740 0046 4A4A     		ldr	r2, .L73+4
 25741 0048 1A60     		str	r2, [r3, #0]
 866:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25742              		.loc 1 866 0
 25743 004a 47E0     		b	.L69
 25744              	.L67:
 867:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 25745              		.loc 1 868 0
 25746 004c 7B68     		ldr	r3, [r7, #4]
 25747 004e 494A     		ldr	r2, .L73+8
 25748 0050 1A60     		str	r2, [r3, #0]
 869:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25749              		.loc 1 869 0
 25750 0052 43E0     		b	.L69
 25751              	.L68:
 870:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 872:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 875:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 25752              		.loc 1 875 0
 25753 0054 454B     		ldr	r3, .L73
 25754 0056 5B68     		ldr	r3, [r3, #4]
 25755 0058 03F48003 		and	r3, r3, #4194304
 25756 005c 4FEA9353 		lsr	r3, r3, #22
 25757 0060 FB60     		str	r3, [r7, #12]
 876:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 25758              		.loc 1 876 0
 25759 0062 424B     		ldr	r3, .L73
 25760 0064 5B68     		ldr	r3, [r3, #4]
 25761 0066 03F03F03 		and	r3, r3, #63
 25762 006a BB60     		str	r3, [r7, #8]
 877:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 878:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 25763              		.loc 1 878 0
 25764 006c FB68     		ldr	r3, [r7, #12]
 25765 006e 002B     		cmp	r3, #0
 25766 0070 0FD0     		beq	.L70
 879:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 880:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 25767              		.loc 1 881 0
 25768 0072 404A     		ldr	r2, .L73+8
 25769 0074 BB68     		ldr	r3, [r7, #8]
 25770 0076 B2FBF3F2 		udiv	r2, r2, r3
 25771 007a 3C4B     		ldr	r3, .L73
 25772 007c 5968     		ldr	r1, [r3, #4]
 25773 007e 47F6C073 		movw	r3, #32704
 25774 0082 01EA0303 		and	r3, r1, r3
 25775 0086 4FEA9313 		lsr	r3, r3, #6
 25776 008a 03FB02F3 		mul	r3, r3, r2
 25777 008e FB61     		str	r3, [r7, #28]
 25778 0090 0EE0     		b	.L71
 25779              	.L70:
 882:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 883:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 884:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 885:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 25780              		.loc 1 886 0
 25781 0092 374A     		ldr	r2, .L73+4
 25782 0094 BB68     		ldr	r3, [r7, #8]
 25783 0096 B2FBF3F2 		udiv	r2, r2, r3
 25784 009a 344B     		ldr	r3, .L73
 25785 009c 5968     		ldr	r1, [r3, #4]
 25786 009e 47F6C073 		movw	r3, #32704
 25787 00a2 01EA0303 		and	r3, r1, r3
 25788 00a6 4FEA9313 		lsr	r3, r3, #6
 25789 00aa 03FB02F3 		mul	r3, r3, r2
 25790 00ae FB61     		str	r3, [r7, #28]
 25791              	.L71:
 887:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 888:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 889:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 25792              		.loc 1 889 0
 25793 00b0 2E4B     		ldr	r3, .L73
 25794 00b2 5B68     		ldr	r3, [r3, #4]
 25795 00b4 03F44033 		and	r3, r3, #196608
 25796 00b8 4FEA1343 		lsr	r3, r3, #16
 25797 00bc 03F10103 		add	r3, r3, #1
 25798 00c0 4FEA4303 		lsl	r3, r3, #1
 25799 00c4 3B61     		str	r3, [r7, #16]
 890:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 25800              		.loc 1 890 0
 25801 00c6 FA69     		ldr	r2, [r7, #28]
 25802 00c8 3B69     		ldr	r3, [r7, #16]
 25803 00ca B2FBF3F2 		udiv	r2, r2, r3
 25804 00ce 7B68     		ldr	r3, [r7, #4]
 25805 00d0 1A60     		str	r2, [r3, #0]
 891:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25806              		.loc 1 891 0
 25807 00d2 03E0     		b	.L69
 25808              	.L72:
 892:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 893:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 25809              		.loc 1 893 0
 25810 00d4 7B68     		ldr	r3, [r7, #4]
 25811 00d6 264A     		ldr	r2, .L73+4
 25812 00d8 1A60     		str	r2, [r3, #0]
 894:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25813              		.loc 1 894 0
 25814 00da 00BF     		nop
 25815              	.L69:
 895:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 896:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 898:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 25816              		.loc 1 899 0
 25817 00dc 234B     		ldr	r3, .L73
 25818 00de 9B68     		ldr	r3, [r3, #8]
 25819 00e0 03F0F003 		and	r3, r3, #240
 25820 00e4 BB61     		str	r3, [r7, #24]
 900:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 25821              		.loc 1 900 0
 25822 00e6 BB69     		ldr	r3, [r7, #24]
 25823 00e8 4FEA1313 		lsr	r3, r3, #4
 25824 00ec BB61     		str	r3, [r7, #24]
 901:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25825              		.loc 1 901 0
 25826 00ee 224A     		ldr	r2, .L73+12
 25827 00f0 BB69     		ldr	r3, [r7, #24]
 25828 00f2 D318     		adds	r3, r2, r3
 25829 00f4 1B78     		ldrb	r3, [r3, #0]
 25830 00f6 DBB2     		uxtb	r3, r3
 25831 00f8 7B61     		str	r3, [r7, #20]
 902:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 25832              		.loc 1 903 0
 25833 00fa 7B68     		ldr	r3, [r7, #4]
 25834 00fc 1A68     		ldr	r2, [r3, #0]
 25835 00fe 7B69     		ldr	r3, [r7, #20]
 25836 0100 22FA03F2 		lsr	r2, r2, r3
 25837 0104 7B68     		ldr	r3, [r7, #4]
 25838 0106 5A60     		str	r2, [r3, #4]
 904:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 25839              		.loc 1 906 0
 25840 0108 184B     		ldr	r3, .L73
 25841 010a 9B68     		ldr	r3, [r3, #8]
 25842 010c 03F4E053 		and	r3, r3, #7168
 25843 0110 BB61     		str	r3, [r7, #24]
 907:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 25844              		.loc 1 907 0
 25845 0112 BB69     		ldr	r3, [r7, #24]
 25846 0114 4FEA9323 		lsr	r3, r3, #10
 25847 0118 BB61     		str	r3, [r7, #24]
 908:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25848              		.loc 1 908 0
 25849 011a 174A     		ldr	r2, .L73+12
 25850 011c BB69     		ldr	r3, [r7, #24]
 25851 011e D318     		adds	r3, r2, r3
 25852 0120 1B78     		ldrb	r3, [r3, #0]
 25853 0122 DBB2     		uxtb	r3, r3
 25854 0124 7B61     		str	r3, [r7, #20]
 909:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 25855              		.loc 1 910 0
 25856 0126 7B68     		ldr	r3, [r7, #4]
 25857 0128 5A68     		ldr	r2, [r3, #4]
 25858 012a 7B69     		ldr	r3, [r7, #20]
 25859 012c 22FA03F2 		lsr	r2, r2, r3
 25860 0130 7B68     		ldr	r3, [r7, #4]
 25861 0132 9A60     		str	r2, [r3, #8]
 911:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 912:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 25862              		.loc 1 913 0
 25863 0134 0D4B     		ldr	r3, .L73
 25864 0136 9B68     		ldr	r3, [r3, #8]
 25865 0138 03F46043 		and	r3, r3, #57344
 25866 013c BB61     		str	r3, [r7, #24]
 914:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 25867              		.loc 1 914 0
 25868 013e BB69     		ldr	r3, [r7, #24]
 25869 0140 4FEA5333 		lsr	r3, r3, #13
 25870 0144 BB61     		str	r3, [r7, #24]
 915:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25871              		.loc 1 915 0
 25872 0146 0C4A     		ldr	r2, .L73+12
 25873 0148 BB69     		ldr	r3, [r7, #24]
 25874 014a D318     		adds	r3, r2, r3
 25875 014c 1B78     		ldrb	r3, [r3, #0]
 25876 014e DBB2     		uxtb	r3, r3
 25877 0150 7B61     		str	r3, [r7, #20]
 916:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 25878              		.loc 1 917 0
 25879 0152 7B68     		ldr	r3, [r7, #4]
 25880 0154 5A68     		ldr	r2, [r3, #4]
 25881 0156 7B69     		ldr	r3, [r7, #20]
 25882 0158 22FA03F2 		lsr	r2, r2, r3
 25883 015c 7B68     		ldr	r3, [r7, #4]
 25884 015e DA60     		str	r2, [r3, #12]
 918:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25885              		.loc 1 918 0
 25886 0160 07F12407 		add	r7, r7, #36
 25887 0164 BD46     		mov	sp, r7
 25888 0166 80BC     		pop	{r7}
 25889 0168 7047     		bx	lr
 25890              	.L74:
 25891 016a 00BF     		.align	2
 25892              	.L73:
 25893 016c 00380240 		.word	1073887232
 25894 0170 0024F400 		.word	16000000
 25895 0174 00127A00 		.word	8000000
 25896 0178 00000000 		.word	APBAHBPrescTable
 25897              		.cfi_endproc
 25898              	.LFE129:
 25900              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 25901              		.align	2
 25902              		.global	RCC_RTCCLKConfig
 25903              		.thumb
 25904              		.thumb_func
 25906              	RCC_RTCCLKConfig:
 25907              	.LFB130:
 919:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 920:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 921:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 922:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 923:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 924:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 927:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 928:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 929:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 931:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 932:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 934:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 936:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 941:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 945:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 950:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 951:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 952:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 953:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 954:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 955:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 964:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 971:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 978:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 979:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 980:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25908              		.loc 1 981 0
 25909              		.cfi_startproc
 25910              		@ args = 0, pretend = 0, frame = 16
 25911              		@ frame_needed = 1, uses_anonymous_args = 0
 25912              		@ link register save eliminated.
 25913 0000 80B4     		push	{r7}
 25914              	.LCFI58:
 25915              		.cfi_def_cfa_offset 4
 25916 0002 85B0     		sub	sp, sp, #20
 25917              	.LCFI59:
 25918              		.cfi_def_cfa_offset 24
 25919 0004 00AF     		add	r7, sp, #0
 25920              		.cfi_offset 7, -4
 25921              	.LCFI60:
 25922              		.cfi_def_cfa_register 7
 25923 0006 7860     		str	r0, [r7, #4]
 982:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25924              		.loc 1 982 0
 25925 0008 4FF00003 		mov	r3, #0
 25926 000c FB60     		str	r3, [r7, #12]
 983:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 984:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 986:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 987:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 25927              		.loc 1 987 0
 25928 000e 7B68     		ldr	r3, [r7, #4]
 25929 0010 03F44073 		and	r3, r3, #768
 25930 0014 B3F5407F 		cmp	r3, #768
 25931 0018 12D1     		bne	.L76
 988:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 25932              		.loc 1 989 0
 25933 001a 114B     		ldr	r3, .L77
 25934 001c 9B68     		ldr	r3, [r3, #8]
 25935 001e FB60     		str	r3, [r7, #12]
 990:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 991:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 25936              		.loc 1 992 0
 25937 0020 FB68     		ldr	r3, [r7, #12]
 25938 0022 23F4F813 		bic	r3, r3, #2031616
 25939 0026 FB60     		str	r3, [r7, #12]
 993:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 994:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 25940              		.loc 1 995 0
 25941 0028 7B68     		ldr	r3, [r7, #4]
 25942 002a 23F07043 		bic	r3, r3, #-268435456
 25943 002e 23F44073 		bic	r3, r3, #768
 25944 0032 FA68     		ldr	r2, [r7, #12]
 25945 0034 42EA0303 		orr	r3, r2, r3
 25946 0038 FB60     		str	r3, [r7, #12]
 996:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
 998:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 25947              		.loc 1 998 0
 25948 003a 094B     		ldr	r3, .L77
 25949 003c FA68     		ldr	r2, [r7, #12]
 25950 003e 9A60     		str	r2, [r3, #8]
 25951              	.L76:
 999:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1000:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1001:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 25952              		.loc 1 1002 0
 25953 0040 074A     		ldr	r2, .L77
 25954 0042 074B     		ldr	r3, .L77
 25955 0044 196F     		ldr	r1, [r3, #112]
 25956 0046 7B68     		ldr	r3, [r7, #4]
 25957 0048 4FEA0353 		lsl	r3, r3, #20
 25958 004c 4FEA1353 		lsr	r3, r3, #20
 25959 0050 41EA0303 		orr	r3, r1, r3
 25960 0054 1367     		str	r3, [r2, #112]
1003:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25961              		.loc 1 1003 0
 25962 0056 07F11407 		add	r7, r7, #20
 25963 005a BD46     		mov	sp, r7
 25964 005c 80BC     		pop	{r7}
 25965 005e 7047     		bx	lr
 25966              	.L78:
 25967              		.align	2
 25968              	.L77:
 25969 0060 00380240 		.word	1073887232
 25970              		.cfi_endproc
 25971              	.LFE130:
 25973              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 25974              		.align	2
 25975              		.global	RCC_RTCCLKCmd
 25976              		.thumb
 25977              		.thumb_func
 25979              	RCC_RTCCLKCmd:
 25980              	.LFB131:
1004:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1005:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1006:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1011:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1012:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25981              		.loc 1 1013 0
 25982              		.cfi_startproc
 25983              		@ args = 0, pretend = 0, frame = 8
 25984              		@ frame_needed = 1, uses_anonymous_args = 0
 25985              		@ link register save eliminated.
 25986 0000 80B4     		push	{r7}
 25987              	.LCFI61:
 25988              		.cfi_def_cfa_offset 4
 25989 0002 83B0     		sub	sp, sp, #12
 25990              	.LCFI62:
 25991              		.cfi_def_cfa_offset 16
 25992 0004 00AF     		add	r7, sp, #0
 25993              		.cfi_offset 7, -4
 25994              	.LCFI63:
 25995              		.cfi_def_cfa_register 7
 25996 0006 0346     		mov	r3, r0
 25997 0008 FB71     		strb	r3, [r7, #7]
1014:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1016:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1017:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 25998              		.loc 1 1017 0
 25999 000a 044B     		ldr	r3, .L80
 26000 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 26001 000e 1A60     		str	r2, [r3, #0]
1018:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26002              		.loc 1 1018 0
 26003 0010 07F10C07 		add	r7, r7, #12
 26004 0014 BD46     		mov	sp, r7
 26005 0016 80BC     		pop	{r7}
 26006 0018 7047     		bx	lr
 26007              	.L81:
 26008 001a 00BF     		.align	2
 26009              	.L80:
 26010 001c 3C0E4742 		.word	1111952956
 26011              		.cfi_endproc
 26012              	.LFE131:
 26014              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 26015              		.align	2
 26016              		.global	RCC_BackupResetCmd
 26017              		.thumb
 26018              		.thumb_func
 26020              	RCC_BackupResetCmd:
 26021              	.LFB132:
1019:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1020:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1021:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1028:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1029:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26022              		.loc 1 1030 0
 26023              		.cfi_startproc
 26024              		@ args = 0, pretend = 0, frame = 8
 26025              		@ frame_needed = 1, uses_anonymous_args = 0
 26026              		@ link register save eliminated.
 26027 0000 80B4     		push	{r7}
 26028              	.LCFI64:
 26029              		.cfi_def_cfa_offset 4
 26030 0002 83B0     		sub	sp, sp, #12
 26031              	.LCFI65:
 26032              		.cfi_def_cfa_offset 16
 26033 0004 00AF     		add	r7, sp, #0
 26034              		.cfi_offset 7, -4
 26035              	.LCFI66:
 26036              		.cfi_def_cfa_register 7
 26037 0006 0346     		mov	r3, r0
 26038 0008 FB71     		strb	r3, [r7, #7]
1031:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1033:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 26039              		.loc 1 1033 0
 26040 000a 044B     		ldr	r3, .L83
 26041 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 26042 000e 1A60     		str	r2, [r3, #0]
1034:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26043              		.loc 1 1034 0
 26044 0010 07F10C07 		add	r7, r7, #12
 26045 0014 BD46     		mov	sp, r7
 26046 0016 80BC     		pop	{r7}
 26047 0018 7047     		bx	lr
 26048              	.L84:
 26049 001a 00BF     		.align	2
 26050              	.L83:
 26051 001c 400E4742 		.word	1111952960
 26052              		.cfi_endproc
 26053              	.LFE132:
 26055              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 26056              		.align	2
 26057              		.global	RCC_I2SCLKConfig
 26058              		.thumb
 26059              		.thumb_func
 26061              	RCC_I2SCLKConfig:
 26062              	.LFB133:
1035:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1036:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1037:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1045:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1046:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26063              		.loc 1 1047 0
 26064              		.cfi_startproc
 26065              		@ args = 0, pretend = 0, frame = 8
 26066              		@ frame_needed = 1, uses_anonymous_args = 0
 26067              		@ link register save eliminated.
 26068 0000 80B4     		push	{r7}
 26069              	.LCFI67:
 26070              		.cfi_def_cfa_offset 4
 26071 0002 83B0     		sub	sp, sp, #12
 26072              	.LCFI68:
 26073              		.cfi_def_cfa_offset 16
 26074 0004 00AF     		add	r7, sp, #0
 26075              		.cfi_offset 7, -4
 26076              	.LCFI69:
 26077              		.cfi_def_cfa_register 7
 26078 0006 7860     		str	r0, [r7, #4]
1048:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1050:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1051:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 26079              		.loc 1 1051 0
 26080 0008 034B     		ldr	r3, .L86
 26081 000a 7A68     		ldr	r2, [r7, #4]
 26082 000c 1A60     		str	r2, [r3, #0]
1052:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26083              		.loc 1 1052 0
 26084 000e 07F10C07 		add	r7, r7, #12
 26085 0012 BD46     		mov	sp, r7
 26086 0014 80BC     		pop	{r7}
 26087 0016 7047     		bx	lr
 26088              	.L87:
 26089              		.align	2
 26090              	.L86:
 26091 0018 5C014742 		.word	1111949660
 26092              		.cfi_endproc
 26093              	.LFE133:
 26095              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 26096              		.align	2
 26097              		.global	RCC_AHB1PeriphClockCmd
 26098              		.thumb
 26099              		.thumb_func
 26101              	RCC_AHB1PeriphClockCmd:
 26102              	.LFB134:
1053:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1054:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1055:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1059:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1084:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1085:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26103              		.loc 1 1086 0
 26104              		.cfi_startproc
 26105              		@ args = 0, pretend = 0, frame = 8
 26106              		@ frame_needed = 1, uses_anonymous_args = 0
 26107              		@ link register save eliminated.
 26108 0000 80B4     		push	{r7}
 26109              	.LCFI70:
 26110              		.cfi_def_cfa_offset 4
 26111 0002 83B0     		sub	sp, sp, #12
 26112              	.LCFI71:
 26113              		.cfi_def_cfa_offset 16
 26114 0004 00AF     		add	r7, sp, #0
 26115              		.cfi_offset 7, -4
 26116              	.LCFI72:
 26117              		.cfi_def_cfa_register 7
 26118 0006 7860     		str	r0, [r7, #4]
 26119 0008 0B46     		mov	r3, r1
 26120 000a FB70     		strb	r3, [r7, #3]
1087:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1089:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1090:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1091:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26121              		.loc 1 1091 0
 26122 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26123 000e 002B     		cmp	r3, #0
 26124 0010 07D0     		beq	.L89
1092:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1093:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 26125              		.loc 1 1093 0
 26126 0012 0B4B     		ldr	r3, .L91
 26127 0014 0A4A     		ldr	r2, .L91
 26128 0016 116B     		ldr	r1, [r2, #48]
 26129 0018 7A68     		ldr	r2, [r7, #4]
 26130 001a 41EA0202 		orr	r2, r1, r2
 26131 001e 1A63     		str	r2, [r3, #48]
 26132 0020 08E0     		b	.L88
 26133              	.L89:
1094:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1095:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1096:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1097:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 26134              		.loc 1 1097 0
 26135 0022 074B     		ldr	r3, .L91
 26136 0024 064A     		ldr	r2, .L91
 26137 0026 116B     		ldr	r1, [r2, #48]
 26138 0028 7A68     		ldr	r2, [r7, #4]
 26139 002a 6FEA0202 		mvn	r2, r2
 26140 002e 01EA0202 		and	r2, r1, r2
 26141 0032 1A63     		str	r2, [r3, #48]
 26142              	.L88:
1098:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1099:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26143              		.loc 1 1099 0
 26144 0034 07F10C07 		add	r7, r7, #12
 26145 0038 BD46     		mov	sp, r7
 26146 003a 80BC     		pop	{r7}
 26147 003c 7047     		bx	lr
 26148              	.L92:
 26149 003e 00BF     		.align	2
 26150              	.L91:
 26151 0040 00380240 		.word	1073887232
 26152              		.cfi_endproc
 26153              	.LFE134:
 26155              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 26156              		.align	2
 26157              		.global	RCC_AHB2PeriphClockCmd
 26158              		.thumb
 26159              		.thumb_func
 26161              	RCC_AHB2PeriphClockCmd:
 26162              	.LFB135:
1100:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1101:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1102:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1106:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1117:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26163              		.loc 1 1118 0
 26164              		.cfi_startproc
 26165              		@ args = 0, pretend = 0, frame = 8
 26166              		@ frame_needed = 1, uses_anonymous_args = 0
 26167              		@ link register save eliminated.
 26168 0000 80B4     		push	{r7}
 26169              	.LCFI73:
 26170              		.cfi_def_cfa_offset 4
 26171 0002 83B0     		sub	sp, sp, #12
 26172              	.LCFI74:
 26173              		.cfi_def_cfa_offset 16
 26174 0004 00AF     		add	r7, sp, #0
 26175              		.cfi_offset 7, -4
 26176              	.LCFI75:
 26177              		.cfi_def_cfa_register 7
 26178 0006 7860     		str	r0, [r7, #4]
 26179 0008 0B46     		mov	r3, r1
 26180 000a FB70     		strb	r3, [r7, #3]
1119:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1121:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1122:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1123:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26181              		.loc 1 1123 0
 26182 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26183 000e 002B     		cmp	r3, #0
 26184 0010 07D0     		beq	.L94
1124:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1125:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 26185              		.loc 1 1125 0
 26186 0012 0B4B     		ldr	r3, .L96
 26187 0014 0A4A     		ldr	r2, .L96
 26188 0016 516B     		ldr	r1, [r2, #52]
 26189 0018 7A68     		ldr	r2, [r7, #4]
 26190 001a 41EA0202 		orr	r2, r1, r2
 26191 001e 5A63     		str	r2, [r3, #52]
 26192 0020 08E0     		b	.L93
 26193              	.L94:
1126:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1127:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1128:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1129:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 26194              		.loc 1 1129 0
 26195 0022 074B     		ldr	r3, .L96
 26196 0024 064A     		ldr	r2, .L96
 26197 0026 516B     		ldr	r1, [r2, #52]
 26198 0028 7A68     		ldr	r2, [r7, #4]
 26199 002a 6FEA0202 		mvn	r2, r2
 26200 002e 01EA0202 		and	r2, r1, r2
 26201 0032 5A63     		str	r2, [r3, #52]
 26202              	.L93:
1130:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1131:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26203              		.loc 1 1131 0
 26204 0034 07F10C07 		add	r7, r7, #12
 26205 0038 BD46     		mov	sp, r7
 26206 003a 80BC     		pop	{r7}
 26207 003c 7047     		bx	lr
 26208              	.L97:
 26209 003e 00BF     		.align	2
 26210              	.L96:
 26211 0040 00380240 		.word	1073887232
 26212              		.cfi_endproc
 26213              	.LFE135:
 26215              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 26216              		.align	2
 26217              		.global	RCC_AHB3PeriphClockCmd
 26218              		.thumb
 26219              		.thumb_func
 26221              	RCC_AHB3PeriphClockCmd:
 26222              	.LFB136:
1132:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1133:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1134:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1138:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1143:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1144:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26223              		.loc 1 1145 0
 26224              		.cfi_startproc
 26225              		@ args = 0, pretend = 0, frame = 8
 26226              		@ frame_needed = 1, uses_anonymous_args = 0
 26227              		@ link register save eliminated.
 26228 0000 80B4     		push	{r7}
 26229              	.LCFI76:
 26230              		.cfi_def_cfa_offset 4
 26231 0002 83B0     		sub	sp, sp, #12
 26232              	.LCFI77:
 26233              		.cfi_def_cfa_offset 16
 26234 0004 00AF     		add	r7, sp, #0
 26235              		.cfi_offset 7, -4
 26236              	.LCFI78:
 26237              		.cfi_def_cfa_register 7
 26238 0006 7860     		str	r0, [r7, #4]
 26239 0008 0B46     		mov	r3, r1
 26240 000a FB70     		strb	r3, [r7, #3]
1146:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1148:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1149:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1150:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26241              		.loc 1 1150 0
 26242 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26243 000e 002B     		cmp	r3, #0
 26244 0010 07D0     		beq	.L99
1151:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1152:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 26245              		.loc 1 1152 0
 26246 0012 0B4B     		ldr	r3, .L101
 26247 0014 0A4A     		ldr	r2, .L101
 26248 0016 916B     		ldr	r1, [r2, #56]
 26249 0018 7A68     		ldr	r2, [r7, #4]
 26250 001a 41EA0202 		orr	r2, r1, r2
 26251 001e 9A63     		str	r2, [r3, #56]
 26252 0020 08E0     		b	.L98
 26253              	.L99:
1153:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1154:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1155:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1156:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 26254              		.loc 1 1156 0
 26255 0022 074B     		ldr	r3, .L101
 26256 0024 064A     		ldr	r2, .L101
 26257 0026 916B     		ldr	r1, [r2, #56]
 26258 0028 7A68     		ldr	r2, [r7, #4]
 26259 002a 6FEA0202 		mvn	r2, r2
 26260 002e 01EA0202 		and	r2, r1, r2
 26261 0032 9A63     		str	r2, [r3, #56]
 26262              	.L98:
1157:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1158:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26263              		.loc 1 1158 0
 26264 0034 07F10C07 		add	r7, r7, #12
 26265 0038 BD46     		mov	sp, r7
 26266 003a 80BC     		pop	{r7}
 26267 003c 7047     		bx	lr
 26268              	.L102:
 26269 003e 00BF     		.align	2
 26270              	.L101:
 26271 0040 00380240 		.word	1073887232
 26272              		.cfi_endproc
 26273              	.LFE136:
 26275              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 26276              		.align	2
 26277              		.global	RCC_APB1PeriphClockCmd
 26278              		.thumb
 26279              		.thumb_func
 26281              	RCC_APB1PeriphClockCmd:
 26282              	.LFB137:
1159:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1160:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1161:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1165:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1193:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1194:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26283              		.loc 1 1195 0
 26284              		.cfi_startproc
 26285              		@ args = 0, pretend = 0, frame = 8
 26286              		@ frame_needed = 1, uses_anonymous_args = 0
 26287              		@ link register save eliminated.
 26288 0000 80B4     		push	{r7}
 26289              	.LCFI79:
 26290              		.cfi_def_cfa_offset 4
 26291 0002 83B0     		sub	sp, sp, #12
 26292              	.LCFI80:
 26293              		.cfi_def_cfa_offset 16
 26294 0004 00AF     		add	r7, sp, #0
 26295              		.cfi_offset 7, -4
 26296              	.LCFI81:
 26297              		.cfi_def_cfa_register 7
 26298 0006 7860     		str	r0, [r7, #4]
 26299 0008 0B46     		mov	r3, r1
 26300 000a FB70     		strb	r3, [r7, #3]
1196:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1198:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1199:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1200:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26301              		.loc 1 1200 0
 26302 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26303 000e 002B     		cmp	r3, #0
 26304 0010 07D0     		beq	.L104
1201:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1202:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 26305              		.loc 1 1202 0
 26306 0012 0B4B     		ldr	r3, .L106
 26307 0014 0A4A     		ldr	r2, .L106
 26308 0016 116C     		ldr	r1, [r2, #64]
 26309 0018 7A68     		ldr	r2, [r7, #4]
 26310 001a 41EA0202 		orr	r2, r1, r2
 26311 001e 1A64     		str	r2, [r3, #64]
 26312 0020 08E0     		b	.L103
 26313              	.L104:
1203:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1204:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 26314              		.loc 1 1206 0
 26315 0022 074B     		ldr	r3, .L106
 26316 0024 064A     		ldr	r2, .L106
 26317 0026 116C     		ldr	r1, [r2, #64]
 26318 0028 7A68     		ldr	r2, [r7, #4]
 26319 002a 6FEA0202 		mvn	r2, r2
 26320 002e 01EA0202 		and	r2, r1, r2
 26321 0032 1A64     		str	r2, [r3, #64]
 26322              	.L103:
1207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26323              		.loc 1 1208 0
 26324 0034 07F10C07 		add	r7, r7, #12
 26325 0038 BD46     		mov	sp, r7
 26326 003a 80BC     		pop	{r7}
 26327 003c 7047     		bx	lr
 26328              	.L107:
 26329 003e 00BF     		.align	2
 26330              	.L106:
 26331 0040 00380240 		.word	1073887232
 26332              		.cfi_endproc
 26333              	.LFE137:
 26335              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 26336              		.align	2
 26337              		.global	RCC_APB2PeriphClockCmd
 26338              		.thumb
 26339              		.thumb_func
 26341              	RCC_APB2PeriphClockCmd:
 26342              	.LFB138:
1209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1211:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1215:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1233:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1234:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26343              		.loc 1 1235 0
 26344              		.cfi_startproc
 26345              		@ args = 0, pretend = 0, frame = 8
 26346              		@ frame_needed = 1, uses_anonymous_args = 0
 26347              		@ link register save eliminated.
 26348 0000 80B4     		push	{r7}
 26349              	.LCFI82:
 26350              		.cfi_def_cfa_offset 4
 26351 0002 83B0     		sub	sp, sp, #12
 26352              	.LCFI83:
 26353              		.cfi_def_cfa_offset 16
 26354 0004 00AF     		add	r7, sp, #0
 26355              		.cfi_offset 7, -4
 26356              	.LCFI84:
 26357              		.cfi_def_cfa_register 7
 26358 0006 7860     		str	r0, [r7, #4]
 26359 0008 0B46     		mov	r3, r1
 26360 000a FB70     		strb	r3, [r7, #3]
1236:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1238:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1239:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1240:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26361              		.loc 1 1240 0
 26362 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26363 000e 002B     		cmp	r3, #0
 26364 0010 07D0     		beq	.L109
1241:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1242:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 26365              		.loc 1 1242 0
 26366 0012 0B4B     		ldr	r3, .L111
 26367 0014 0A4A     		ldr	r2, .L111
 26368 0016 516C     		ldr	r1, [r2, #68]
 26369 0018 7A68     		ldr	r2, [r7, #4]
 26370 001a 41EA0202 		orr	r2, r1, r2
 26371 001e 5A64     		str	r2, [r3, #68]
 26372 0020 08E0     		b	.L108
 26373              	.L109:
1243:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1244:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1245:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1246:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 26374              		.loc 1 1246 0
 26375 0022 074B     		ldr	r3, .L111
 26376 0024 064A     		ldr	r2, .L111
 26377 0026 516C     		ldr	r1, [r2, #68]
 26378 0028 7A68     		ldr	r2, [r7, #4]
 26379 002a 6FEA0202 		mvn	r2, r2
 26380 002e 01EA0202 		and	r2, r1, r2
 26381 0032 5A64     		str	r2, [r3, #68]
 26382              	.L108:
1247:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1248:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26383              		.loc 1 1248 0
 26384 0034 07F10C07 		add	r7, r7, #12
 26385 0038 BD46     		mov	sp, r7
 26386 003a 80BC     		pop	{r7}
 26387 003c 7047     		bx	lr
 26388              	.L112:
 26389 003e 00BF     		.align	2
 26390              	.L111:
 26391 0040 00380240 		.word	1073887232
 26392              		.cfi_endproc
 26393              	.LFE138:
 26395              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 26396              		.align	2
 26397              		.global	RCC_AHB1PeriphResetCmd
 26398              		.thumb
 26399              		.thumb_func
 26401              	RCC_AHB1PeriphResetCmd:
 26402              	.LFB139:
1249:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1250:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1251:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1263:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1269:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1272:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1273:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26403              		.loc 1 1274 0
 26404              		.cfi_startproc
 26405              		@ args = 0, pretend = 0, frame = 8
 26406              		@ frame_needed = 1, uses_anonymous_args = 0
 26407              		@ link register save eliminated.
 26408 0000 80B4     		push	{r7}
 26409              	.LCFI85:
 26410              		.cfi_def_cfa_offset 4
 26411 0002 83B0     		sub	sp, sp, #12
 26412              	.LCFI86:
 26413              		.cfi_def_cfa_offset 16
 26414 0004 00AF     		add	r7, sp, #0
 26415              		.cfi_offset 7, -4
 26416              	.LCFI87:
 26417              		.cfi_def_cfa_register 7
 26418 0006 7860     		str	r0, [r7, #4]
 26419 0008 0B46     		mov	r3, r1
 26420 000a FB70     		strb	r3, [r7, #3]
1275:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1277:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1278:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1279:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26421              		.loc 1 1279 0
 26422 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26423 000e 002B     		cmp	r3, #0
 26424 0010 07D0     		beq	.L114
1280:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1281:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 26425              		.loc 1 1281 0
 26426 0012 0B4B     		ldr	r3, .L116
 26427 0014 0A4A     		ldr	r2, .L116
 26428 0016 1169     		ldr	r1, [r2, #16]
 26429 0018 7A68     		ldr	r2, [r7, #4]
 26430 001a 41EA0202 		orr	r2, r1, r2
 26431 001e 1A61     		str	r2, [r3, #16]
 26432 0020 08E0     		b	.L113
 26433              	.L114:
1282:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1283:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1284:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1285:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 26434              		.loc 1 1285 0
 26435 0022 074B     		ldr	r3, .L116
 26436 0024 064A     		ldr	r2, .L116
 26437 0026 1169     		ldr	r1, [r2, #16]
 26438 0028 7A68     		ldr	r2, [r7, #4]
 26439 002a 6FEA0202 		mvn	r2, r2
 26440 002e 01EA0202 		and	r2, r1, r2
 26441 0032 1A61     		str	r2, [r3, #16]
 26442              	.L113:
1286:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1287:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26443              		.loc 1 1287 0
 26444 0034 07F10C07 		add	r7, r7, #12
 26445 0038 BD46     		mov	sp, r7
 26446 003a 80BC     		pop	{r7}
 26447 003c 7047     		bx	lr
 26448              	.L117:
 26449 003e 00BF     		.align	2
 26450              	.L116:
 26451 0040 00380240 		.word	1073887232
 26452              		.cfi_endproc
 26453              	.LFE139:
 26455              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 26456              		.align	2
 26457              		.global	RCC_AHB2PeriphResetCmd
 26458              		.thumb
 26459              		.thumb_func
 26461              	RCC_AHB2PeriphResetCmd:
 26462              	.LFB140:
1288:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1289:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1290:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1301:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1302:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26463              		.loc 1 1303 0
 26464              		.cfi_startproc
 26465              		@ args = 0, pretend = 0, frame = 8
 26466              		@ frame_needed = 1, uses_anonymous_args = 0
 26467              		@ link register save eliminated.
 26468 0000 80B4     		push	{r7}
 26469              	.LCFI88:
 26470              		.cfi_def_cfa_offset 4
 26471 0002 83B0     		sub	sp, sp, #12
 26472              	.LCFI89:
 26473              		.cfi_def_cfa_offset 16
 26474 0004 00AF     		add	r7, sp, #0
 26475              		.cfi_offset 7, -4
 26476              	.LCFI90:
 26477              		.cfi_def_cfa_register 7
 26478 0006 7860     		str	r0, [r7, #4]
 26479 0008 0B46     		mov	r3, r1
 26480 000a FB70     		strb	r3, [r7, #3]
1304:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1306:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1307:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1308:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26481              		.loc 1 1308 0
 26482 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26483 000e 002B     		cmp	r3, #0
 26484 0010 07D0     		beq	.L119
1309:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1310:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 26485              		.loc 1 1310 0
 26486 0012 0B4B     		ldr	r3, .L121
 26487 0014 0A4A     		ldr	r2, .L121
 26488 0016 5169     		ldr	r1, [r2, #20]
 26489 0018 7A68     		ldr	r2, [r7, #4]
 26490 001a 41EA0202 		orr	r2, r1, r2
 26491 001e 5A61     		str	r2, [r3, #20]
 26492 0020 08E0     		b	.L118
 26493              	.L119:
1311:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1312:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1313:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1314:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 26494              		.loc 1 1314 0
 26495 0022 074B     		ldr	r3, .L121
 26496 0024 064A     		ldr	r2, .L121
 26497 0026 5169     		ldr	r1, [r2, #20]
 26498 0028 7A68     		ldr	r2, [r7, #4]
 26499 002a 6FEA0202 		mvn	r2, r2
 26500 002e 01EA0202 		and	r2, r1, r2
 26501 0032 5A61     		str	r2, [r3, #20]
 26502              	.L118:
1315:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1316:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26503              		.loc 1 1316 0
 26504 0034 07F10C07 		add	r7, r7, #12
 26505 0038 BD46     		mov	sp, r7
 26506 003a 80BC     		pop	{r7}
 26507 003c 7047     		bx	lr
 26508              	.L122:
 26509 003e 00BF     		.align	2
 26510              	.L121:
 26511 0040 00380240 		.word	1073887232
 26512              		.cfi_endproc
 26513              	.LFE140:
 26515              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 26516              		.align	2
 26517              		.global	RCC_AHB3PeriphResetCmd
 26518              		.thumb
 26519              		.thumb_func
 26521              	RCC_AHB3PeriphResetCmd:
 26522              	.LFB141:
1317:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1318:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1319:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1320:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1325:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1326:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26523              		.loc 1 1327 0
 26524              		.cfi_startproc
 26525              		@ args = 0, pretend = 0, frame = 8
 26526              		@ frame_needed = 1, uses_anonymous_args = 0
 26527              		@ link register save eliminated.
 26528 0000 80B4     		push	{r7}
 26529              	.LCFI91:
 26530              		.cfi_def_cfa_offset 4
 26531 0002 83B0     		sub	sp, sp, #12
 26532              	.LCFI92:
 26533              		.cfi_def_cfa_offset 16
 26534 0004 00AF     		add	r7, sp, #0
 26535              		.cfi_offset 7, -4
 26536              	.LCFI93:
 26537              		.cfi_def_cfa_register 7
 26538 0006 7860     		str	r0, [r7, #4]
 26539 0008 0B46     		mov	r3, r1
 26540 000a FB70     		strb	r3, [r7, #3]
1328:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1330:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1331:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1332:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26541              		.loc 1 1332 0
 26542 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26543 000e 002B     		cmp	r3, #0
 26544 0010 07D0     		beq	.L124
1333:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1334:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 26545              		.loc 1 1334 0
 26546 0012 0B4B     		ldr	r3, .L126
 26547 0014 0A4A     		ldr	r2, .L126
 26548 0016 9169     		ldr	r1, [r2, #24]
 26549 0018 7A68     		ldr	r2, [r7, #4]
 26550 001a 41EA0202 		orr	r2, r1, r2
 26551 001e 9A61     		str	r2, [r3, #24]
 26552 0020 08E0     		b	.L123
 26553              	.L124:
1335:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1336:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1337:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1338:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 26554              		.loc 1 1338 0
 26555 0022 074B     		ldr	r3, .L126
 26556 0024 064A     		ldr	r2, .L126
 26557 0026 9169     		ldr	r1, [r2, #24]
 26558 0028 7A68     		ldr	r2, [r7, #4]
 26559 002a 6FEA0202 		mvn	r2, r2
 26560 002e 01EA0202 		and	r2, r1, r2
 26561 0032 9A61     		str	r2, [r3, #24]
 26562              	.L123:
1339:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1340:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26563              		.loc 1 1340 0
 26564 0034 07F10C07 		add	r7, r7, #12
 26565 0038 BD46     		mov	sp, r7
 26566 003a 80BC     		pop	{r7}
 26567 003c 7047     		bx	lr
 26568              	.L127:
 26569 003e 00BF     		.align	2
 26570              	.L126:
 26571 0040 00380240 		.word	1073887232
 26572              		.cfi_endproc
 26573              	.LFE141:
 26575              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 26576              		.align	2
 26577              		.global	RCC_APB1PeriphResetCmd
 26578              		.thumb
 26579              		.thumb_func
 26581              	RCC_APB1PeriphResetCmd:
 26582              	.LFB142:
1341:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1342:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1343:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1372:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1373:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26583              		.loc 1 1374 0
 26584              		.cfi_startproc
 26585              		@ args = 0, pretend = 0, frame = 8
 26586              		@ frame_needed = 1, uses_anonymous_args = 0
 26587              		@ link register save eliminated.
 26588 0000 80B4     		push	{r7}
 26589              	.LCFI94:
 26590              		.cfi_def_cfa_offset 4
 26591 0002 83B0     		sub	sp, sp, #12
 26592              	.LCFI95:
 26593              		.cfi_def_cfa_offset 16
 26594 0004 00AF     		add	r7, sp, #0
 26595              		.cfi_offset 7, -4
 26596              	.LCFI96:
 26597              		.cfi_def_cfa_register 7
 26598 0006 7860     		str	r0, [r7, #4]
 26599 0008 0B46     		mov	r3, r1
 26600 000a FB70     		strb	r3, [r7, #3]
1375:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1377:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1378:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26601              		.loc 1 1378 0
 26602 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26603 000e 002B     		cmp	r3, #0
 26604 0010 07D0     		beq	.L129
1379:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1380:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 26605              		.loc 1 1380 0
 26606 0012 0B4B     		ldr	r3, .L131
 26607 0014 0A4A     		ldr	r2, .L131
 26608 0016 116A     		ldr	r1, [r2, #32]
 26609 0018 7A68     		ldr	r2, [r7, #4]
 26610 001a 41EA0202 		orr	r2, r1, r2
 26611 001e 1A62     		str	r2, [r3, #32]
 26612 0020 08E0     		b	.L128
 26613              	.L129:
1381:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1382:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1383:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1384:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 26614              		.loc 1 1384 0
 26615 0022 074B     		ldr	r3, .L131
 26616 0024 064A     		ldr	r2, .L131
 26617 0026 116A     		ldr	r1, [r2, #32]
 26618 0028 7A68     		ldr	r2, [r7, #4]
 26619 002a 6FEA0202 		mvn	r2, r2
 26620 002e 01EA0202 		and	r2, r1, r2
 26621 0032 1A62     		str	r2, [r3, #32]
 26622              	.L128:
1385:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1386:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26623              		.loc 1 1386 0
 26624 0034 07F10C07 		add	r7, r7, #12
 26625 0038 BD46     		mov	sp, r7
 26626 003a 80BC     		pop	{r7}
 26627 003c 7047     		bx	lr
 26628              	.L132:
 26629 003e 00BF     		.align	2
 26630              	.L131:
 26631 0040 00380240 		.word	1073887232
 26632              		.cfi_endproc
 26633              	.LFE142:
 26635              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 26636              		.align	2
 26637              		.global	RCC_APB2PeriphResetCmd
 26638              		.thumb
 26639              		.thumb_func
 26641              	RCC_APB2PeriphResetCmd:
 26642              	.LFB143:
1387:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1389:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1408:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1409:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26643              		.loc 1 1410 0
 26644              		.cfi_startproc
 26645              		@ args = 0, pretend = 0, frame = 8
 26646              		@ frame_needed = 1, uses_anonymous_args = 0
 26647              		@ link register save eliminated.
 26648 0000 80B4     		push	{r7}
 26649              	.LCFI97:
 26650              		.cfi_def_cfa_offset 4
 26651 0002 83B0     		sub	sp, sp, #12
 26652              	.LCFI98:
 26653              		.cfi_def_cfa_offset 16
 26654 0004 00AF     		add	r7, sp, #0
 26655              		.cfi_offset 7, -4
 26656              	.LCFI99:
 26657              		.cfi_def_cfa_register 7
 26658 0006 7860     		str	r0, [r7, #4]
 26659 0008 0B46     		mov	r3, r1
 26660 000a FB70     		strb	r3, [r7, #3]
1411:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1413:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26661              		.loc 1 1414 0
 26662 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26663 000e 002B     		cmp	r3, #0
 26664 0010 07D0     		beq	.L134
1415:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1416:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 26665              		.loc 1 1416 0
 26666 0012 0B4B     		ldr	r3, .L136
 26667 0014 0A4A     		ldr	r2, .L136
 26668 0016 516A     		ldr	r1, [r2, #36]
 26669 0018 7A68     		ldr	r2, [r7, #4]
 26670 001a 41EA0202 		orr	r2, r1, r2
 26671 001e 5A62     		str	r2, [r3, #36]
 26672 0020 08E0     		b	.L133
 26673              	.L134:
1417:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1418:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1419:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1420:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 26674              		.loc 1 1420 0
 26675 0022 074B     		ldr	r3, .L136
 26676 0024 064A     		ldr	r2, .L136
 26677 0026 516A     		ldr	r1, [r2, #36]
 26678 0028 7A68     		ldr	r2, [r7, #4]
 26679 002a 6FEA0202 		mvn	r2, r2
 26680 002e 01EA0202 		and	r2, r1, r2
 26681 0032 5A62     		str	r2, [r3, #36]
 26682              	.L133:
1421:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1422:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26683              		.loc 1 1422 0
 26684 0034 07F10C07 		add	r7, r7, #12
 26685 0038 BD46     		mov	sp, r7
 26686 003a 80BC     		pop	{r7}
 26687 003c 7047     		bx	lr
 26688              	.L137:
 26689 003e 00BF     		.align	2
 26690              	.L136:
 26691 0040 00380240 		.word	1073887232
 26692              		.cfi_endproc
 26693              	.LFE143:
 26695              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 26696              		.align	2
 26697              		.global	RCC_AHB1PeriphClockLPModeCmd
 26698              		.thumb
 26699              		.thumb_func
 26701              	RCC_AHB1PeriphClockLPModeCmd:
 26702              	.LFB144:
1423:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1425:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1428:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1434:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1454:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1455:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26703              		.loc 1 1456 0
 26704              		.cfi_startproc
 26705              		@ args = 0, pretend = 0, frame = 8
 26706              		@ frame_needed = 1, uses_anonymous_args = 0
 26707              		@ link register save eliminated.
 26708 0000 80B4     		push	{r7}
 26709              	.LCFI100:
 26710              		.cfi_def_cfa_offset 4
 26711 0002 83B0     		sub	sp, sp, #12
 26712              	.LCFI101:
 26713              		.cfi_def_cfa_offset 16
 26714 0004 00AF     		add	r7, sp, #0
 26715              		.cfi_offset 7, -4
 26716              	.LCFI102:
 26717              		.cfi_def_cfa_register 7
 26718 0006 7860     		str	r0, [r7, #4]
 26719 0008 0B46     		mov	r3, r1
 26720 000a FB70     		strb	r3, [r7, #3]
1457:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1459:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1460:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26721              		.loc 1 1460 0
 26722 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26723 000e 002B     		cmp	r3, #0
 26724 0010 07D0     		beq	.L139
1461:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1462:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 26725              		.loc 1 1462 0
 26726 0012 0B4B     		ldr	r3, .L141
 26727 0014 0A4A     		ldr	r2, .L141
 26728 0016 116D     		ldr	r1, [r2, #80]
 26729 0018 7A68     		ldr	r2, [r7, #4]
 26730 001a 41EA0202 		orr	r2, r1, r2
 26731 001e 1A65     		str	r2, [r3, #80]
 26732 0020 08E0     		b	.L138
 26733              	.L139:
1463:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1464:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1465:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1466:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 26734              		.loc 1 1466 0
 26735 0022 074B     		ldr	r3, .L141
 26736 0024 064A     		ldr	r2, .L141
 26737 0026 116D     		ldr	r1, [r2, #80]
 26738 0028 7A68     		ldr	r2, [r7, #4]
 26739 002a 6FEA0202 		mvn	r2, r2
 26740 002e 01EA0202 		and	r2, r1, r2
 26741 0032 1A65     		str	r2, [r3, #80]
 26742              	.L138:
1467:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1468:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26743              		.loc 1 1468 0
 26744 0034 07F10C07 		add	r7, r7, #12
 26745 0038 BD46     		mov	sp, r7
 26746 003a 80BC     		pop	{r7}
 26747 003c 7047     		bx	lr
 26748              	.L142:
 26749 003e 00BF     		.align	2
 26750              	.L141:
 26751 0040 00380240 		.word	1073887232
 26752              		.cfi_endproc
 26753              	.LFE144:
 26755              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 26756              		.align	2
 26757              		.global	RCC_AHB2PeriphClockLPModeCmd
 26758              		.thumb
 26759              		.thumb_func
 26761              	RCC_AHB2PeriphClockLPModeCmd:
 26762              	.LFB145:
1469:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1471:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1474:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1486:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1487:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26763              		.loc 1 1488 0
 26764              		.cfi_startproc
 26765              		@ args = 0, pretend = 0, frame = 8
 26766              		@ frame_needed = 1, uses_anonymous_args = 0
 26767              		@ link register save eliminated.
 26768 0000 80B4     		push	{r7}
 26769              	.LCFI103:
 26770              		.cfi_def_cfa_offset 4
 26771 0002 83B0     		sub	sp, sp, #12
 26772              	.LCFI104:
 26773              		.cfi_def_cfa_offset 16
 26774 0004 00AF     		add	r7, sp, #0
 26775              		.cfi_offset 7, -4
 26776              	.LCFI105:
 26777              		.cfi_def_cfa_register 7
 26778 0006 7860     		str	r0, [r7, #4]
 26779 0008 0B46     		mov	r3, r1
 26780 000a FB70     		strb	r3, [r7, #3]
1489:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1491:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1492:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26781              		.loc 1 1492 0
 26782 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26783 000e 002B     		cmp	r3, #0
 26784 0010 07D0     		beq	.L144
1493:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1494:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 26785              		.loc 1 1494 0
 26786 0012 0B4B     		ldr	r3, .L146
 26787 0014 0A4A     		ldr	r2, .L146
 26788 0016 516D     		ldr	r1, [r2, #84]
 26789 0018 7A68     		ldr	r2, [r7, #4]
 26790 001a 41EA0202 		orr	r2, r1, r2
 26791 001e 5A65     		str	r2, [r3, #84]
 26792 0020 08E0     		b	.L143
 26793              	.L144:
1495:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1496:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1497:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1498:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 26794              		.loc 1 1498 0
 26795 0022 074B     		ldr	r3, .L146
 26796 0024 064A     		ldr	r2, .L146
 26797 0026 516D     		ldr	r1, [r2, #84]
 26798 0028 7A68     		ldr	r2, [r7, #4]
 26799 002a 6FEA0202 		mvn	r2, r2
 26800 002e 01EA0202 		and	r2, r1, r2
 26801 0032 5A65     		str	r2, [r3, #84]
 26802              	.L143:
1499:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1500:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26803              		.loc 1 1500 0
 26804 0034 07F10C07 		add	r7, r7, #12
 26805 0038 BD46     		mov	sp, r7
 26806 003a 80BC     		pop	{r7}
 26807 003c 7047     		bx	lr
 26808              	.L147:
 26809 003e 00BF     		.align	2
 26810              	.L146:
 26811 0040 00380240 		.word	1073887232
 26812              		.cfi_endproc
 26813              	.LFE145:
 26815              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 26816              		.align	2
 26817              		.global	RCC_AHB3PeriphClockLPModeCmd
 26818              		.thumb
 26819              		.thumb_func
 26821              	RCC_AHB3PeriphClockLPModeCmd:
 26822              	.LFB146:
1501:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1502:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1503:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1506:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1513:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1514:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26823              		.loc 1 1515 0
 26824              		.cfi_startproc
 26825              		@ args = 0, pretend = 0, frame = 8
 26826              		@ frame_needed = 1, uses_anonymous_args = 0
 26827              		@ link register save eliminated.
 26828 0000 80B4     		push	{r7}
 26829              	.LCFI106:
 26830              		.cfi_def_cfa_offset 4
 26831 0002 83B0     		sub	sp, sp, #12
 26832              	.LCFI107:
 26833              		.cfi_def_cfa_offset 16
 26834 0004 00AF     		add	r7, sp, #0
 26835              		.cfi_offset 7, -4
 26836              	.LCFI108:
 26837              		.cfi_def_cfa_register 7
 26838 0006 7860     		str	r0, [r7, #4]
 26839 0008 0B46     		mov	r3, r1
 26840 000a FB70     		strb	r3, [r7, #3]
1516:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1518:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1519:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26841              		.loc 1 1519 0
 26842 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26843 000e 002B     		cmp	r3, #0
 26844 0010 07D0     		beq	.L149
1520:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1521:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 26845              		.loc 1 1521 0
 26846 0012 0B4B     		ldr	r3, .L151
 26847 0014 0A4A     		ldr	r2, .L151
 26848 0016 916D     		ldr	r1, [r2, #88]
 26849 0018 7A68     		ldr	r2, [r7, #4]
 26850 001a 41EA0202 		orr	r2, r1, r2
 26851 001e 9A65     		str	r2, [r3, #88]
 26852 0020 08E0     		b	.L148
 26853              	.L149:
1522:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1523:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1524:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1525:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 26854              		.loc 1 1525 0
 26855 0022 074B     		ldr	r3, .L151
 26856 0024 064A     		ldr	r2, .L151
 26857 0026 916D     		ldr	r1, [r2, #88]
 26858 0028 7A68     		ldr	r2, [r7, #4]
 26859 002a 6FEA0202 		mvn	r2, r2
 26860 002e 01EA0202 		and	r2, r1, r2
 26861 0032 9A65     		str	r2, [r3, #88]
 26862              	.L148:
1526:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1527:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26863              		.loc 1 1527 0
 26864 0034 07F10C07 		add	r7, r7, #12
 26865 0038 BD46     		mov	sp, r7
 26866 003a 80BC     		pop	{r7}
 26867 003c 7047     		bx	lr
 26868              	.L152:
 26869 003e 00BF     		.align	2
 26870              	.L151:
 26871 0040 00380240 		.word	1073887232
 26872              		.cfi_endproc
 26873              	.LFE146:
 26875              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 26876              		.align	2
 26877              		.global	RCC_APB1PeriphClockLPModeCmd
 26878              		.thumb
 26879              		.thumb_func
 26881              	RCC_APB1PeriphClockLPModeCmd:
 26882              	.LFB147:
1528:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1529:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1530:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1533:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1548:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1563:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1564:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26883              		.loc 1 1565 0
 26884              		.cfi_startproc
 26885              		@ args = 0, pretend = 0, frame = 8
 26886              		@ frame_needed = 1, uses_anonymous_args = 0
 26887              		@ link register save eliminated.
 26888 0000 80B4     		push	{r7}
 26889              	.LCFI109:
 26890              		.cfi_def_cfa_offset 4
 26891 0002 83B0     		sub	sp, sp, #12
 26892              	.LCFI110:
 26893              		.cfi_def_cfa_offset 16
 26894 0004 00AF     		add	r7, sp, #0
 26895              		.cfi_offset 7, -4
 26896              	.LCFI111:
 26897              		.cfi_def_cfa_register 7
 26898 0006 7860     		str	r0, [r7, #4]
 26899 0008 0B46     		mov	r3, r1
 26900 000a FB70     		strb	r3, [r7, #3]
1566:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1568:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1569:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26901              		.loc 1 1569 0
 26902 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26903 000e 002B     		cmp	r3, #0
 26904 0010 07D0     		beq	.L154
1570:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1571:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 26905              		.loc 1 1571 0
 26906 0012 0B4B     		ldr	r3, .L156
 26907 0014 0A4A     		ldr	r2, .L156
 26908 0016 116E     		ldr	r1, [r2, #96]
 26909 0018 7A68     		ldr	r2, [r7, #4]
 26910 001a 41EA0202 		orr	r2, r1, r2
 26911 001e 1A66     		str	r2, [r3, #96]
 26912 0020 08E0     		b	.L153
 26913              	.L154:
1572:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1573:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1574:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1575:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 26914              		.loc 1 1575 0
 26915 0022 074B     		ldr	r3, .L156
 26916 0024 064A     		ldr	r2, .L156
 26917 0026 116E     		ldr	r1, [r2, #96]
 26918 0028 7A68     		ldr	r2, [r7, #4]
 26919 002a 6FEA0202 		mvn	r2, r2
 26920 002e 01EA0202 		and	r2, r1, r2
 26921 0032 1A66     		str	r2, [r3, #96]
 26922              	.L153:
1576:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1577:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26923              		.loc 1 1577 0
 26924 0034 07F10C07 		add	r7, r7, #12
 26925 0038 BD46     		mov	sp, r7
 26926 003a 80BC     		pop	{r7}
 26927 003c 7047     		bx	lr
 26928              	.L157:
 26929 003e 00BF     		.align	2
 26930              	.L156:
 26931 0040 00380240 		.word	1073887232
 26932              		.cfi_endproc
 26933              	.LFE147:
 26935              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 26936              		.align	2
 26937              		.global	RCC_APB2PeriphClockLPModeCmd
 26938              		.thumb
 26939              		.thumb_func
 26941              	RCC_APB2PeriphClockLPModeCmd:
 26942              	.LFB148:
1578:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1579:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1580:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1583:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1603:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1604:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1605:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26943              		.loc 1 1605 0
 26944              		.cfi_startproc
 26945              		@ args = 0, pretend = 0, frame = 8
 26946              		@ frame_needed = 1, uses_anonymous_args = 0
 26947              		@ link register save eliminated.
 26948 0000 80B4     		push	{r7}
 26949              	.LCFI112:
 26950              		.cfi_def_cfa_offset 4
 26951 0002 83B0     		sub	sp, sp, #12
 26952              	.LCFI113:
 26953              		.cfi_def_cfa_offset 16
 26954 0004 00AF     		add	r7, sp, #0
 26955              		.cfi_offset 7, -4
 26956              	.LCFI114:
 26957              		.cfi_def_cfa_register 7
 26958 0006 7860     		str	r0, [r7, #4]
 26959 0008 0B46     		mov	r3, r1
 26960 000a FB70     		strb	r3, [r7, #3]
1606:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1608:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1609:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26961              		.loc 1 1609 0
 26962 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26963 000e 002B     		cmp	r3, #0
 26964 0010 07D0     		beq	.L159
1610:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1611:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 26965              		.loc 1 1611 0
 26966 0012 0B4B     		ldr	r3, .L161
 26967 0014 0A4A     		ldr	r2, .L161
 26968 0016 516E     		ldr	r1, [r2, #100]
 26969 0018 7A68     		ldr	r2, [r7, #4]
 26970 001a 41EA0202 		orr	r2, r1, r2
 26971 001e 5A66     		str	r2, [r3, #100]
 26972 0020 08E0     		b	.L158
 26973              	.L159:
1612:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1613:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1614:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1615:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 26974              		.loc 1 1615 0
 26975 0022 074B     		ldr	r3, .L161
 26976 0024 064A     		ldr	r2, .L161
 26977 0026 516E     		ldr	r1, [r2, #100]
 26978 0028 7A68     		ldr	r2, [r7, #4]
 26979 002a 6FEA0202 		mvn	r2, r2
 26980 002e 01EA0202 		and	r2, r1, r2
 26981 0032 5A66     		str	r2, [r3, #100]
 26982              	.L158:
1616:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1617:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26983              		.loc 1 1617 0
 26984 0034 07F10C07 		add	r7, r7, #12
 26985 0038 BD46     		mov	sp, r7
 26986 003a 80BC     		pop	{r7}
 26987 003c 7047     		bx	lr
 26988              	.L162:
 26989 003e 00BF     		.align	2
 26990              	.L161:
 26991 0040 00380240 		.word	1073887232
 26992              		.cfi_endproc
 26993              	.LFE148:
 26995              		.section	.text.RCC_ITConfig,"ax",%progbits
 26996              		.align	2
 26997              		.global	RCC_ITConfig
 26998              		.thumb
 26999              		.thumb_func
 27001              	RCC_ITConfig:
 27002              	.LFB149:
1618:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1619:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1620:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1621:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1622:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1623:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1626:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1627:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1628:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1630:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1631:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1632:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1633:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1634:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1635:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1636:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1648:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1649:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27003              		.loc 1 1650 0
 27004              		.cfi_startproc
 27005              		@ args = 0, pretend = 0, frame = 8
 27006              		@ frame_needed = 1, uses_anonymous_args = 0
 27007              		@ link register save eliminated.
 27008 0000 80B4     		push	{r7}
 27009              	.LCFI115:
 27010              		.cfi_def_cfa_offset 4
 27011 0002 83B0     		sub	sp, sp, #12
 27012              	.LCFI116:
 27013              		.cfi_def_cfa_offset 16
 27014 0004 00AF     		add	r7, sp, #0
 27015              		.cfi_offset 7, -4
 27016              	.LCFI117:
 27017              		.cfi_def_cfa_register 7
 27018 0006 0246     		mov	r2, r0
 27019 0008 0B46     		mov	r3, r1
 27020 000a FA71     		strb	r2, [r7, #7]
 27021 000c BB71     		strb	r3, [r7, #6]
1651:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1653:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1654:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 27022              		.loc 1 1654 0
 27023 000e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 27024 0010 002B     		cmp	r3, #0
 27025 0012 09D0     		beq	.L164
1655:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1656:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 27026              		.loc 1 1657 0
 27027 0014 0D4B     		ldr	r3, .L166
 27028 0016 0D4A     		ldr	r2, .L166
 27029 0018 1278     		ldrb	r2, [r2, #0]
 27030 001a D1B2     		uxtb	r1, r2
 27031 001c FA79     		ldrb	r2, [r7, #7]
 27032 001e 41EA0202 		orr	r2, r1, r2
 27033 0022 D2B2     		uxtb	r2, r2
 27034 0024 1A70     		strb	r2, [r3, #0]
 27035 0026 0BE0     		b	.L163
 27036              	.L164:
1658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1659:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1660:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1661:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1662:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 27037              		.loc 1 1662 0
 27038 0028 084B     		ldr	r3, .L166
 27039 002a 084A     		ldr	r2, .L166
 27040 002c 1278     		ldrb	r2, [r2, #0]
 27041 002e D1B2     		uxtb	r1, r2
 27042 0030 FA79     		ldrb	r2, [r7, #7]
 27043 0032 6FEA0202 		mvn	r2, r2
 27044 0036 D2B2     		uxtb	r2, r2
 27045 0038 01EA0202 		and	r2, r1, r2
 27046 003c D2B2     		uxtb	r2, r2
 27047 003e 1A70     		strb	r2, [r3, #0]
 27048              	.L163:
1663:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27049              		.loc 1 1664 0
 27050 0040 07F10C07 		add	r7, r7, #12
 27051 0044 BD46     		mov	sp, r7
 27052 0046 80BC     		pop	{r7}
 27053 0048 7047     		bx	lr
 27054              	.L167:
 27055 004a 00BF     		.align	2
 27056              	.L166:
 27057 004c 0D380240 		.word	1073887245
 27058              		.cfi_endproc
 27059              	.LFE149:
 27061              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 27062              		.align	2
 27063              		.global	RCC_GetFlagStatus
 27064              		.thumb
 27065              		.thumb_func
 27067              	RCC_GetFlagStatus:
 27068              	.LFB150:
1665:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1666:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1685:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27069              		.loc 1 1686 0
 27070              		.cfi_startproc
 27071              		@ args = 0, pretend = 0, frame = 24
 27072              		@ frame_needed = 1, uses_anonymous_args = 0
 27073              		@ link register save eliminated.
 27074 0000 80B4     		push	{r7}
 27075              	.LCFI118:
 27076              		.cfi_def_cfa_offset 4
 27077 0002 87B0     		sub	sp, sp, #28
 27078              	.LCFI119:
 27079              		.cfi_def_cfa_offset 32
 27080 0004 00AF     		add	r7, sp, #0
 27081              		.cfi_offset 7, -4
 27082              	.LCFI120:
 27083              		.cfi_def_cfa_register 7
 27084 0006 0346     		mov	r3, r0
 27085 0008 FB71     		strb	r3, [r7, #7]
1687:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 27086              		.loc 1 1687 0
 27087 000a 4FF00003 		mov	r3, #0
 27088 000e FB60     		str	r3, [r7, #12]
1688:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 27089              		.loc 1 1688 0
 27090 0010 4FF00003 		mov	r3, #0
 27091 0014 7B61     		str	r3, [r7, #20]
1689:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 27092              		.loc 1 1689 0
 27093 0016 4FF00003 		mov	r3, #0
 27094 001a FB74     		strb	r3, [r7, #19]
1690:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1691:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1693:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1694:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 27095              		.loc 1 1695 0
 27096 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27097 001e 4FEA5313 		lsr	r3, r3, #5
 27098 0022 DBB2     		uxtb	r3, r3
 27099 0024 FB60     		str	r3, [r7, #12]
1696:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 27100              		.loc 1 1696 0
 27101 0026 FB68     		ldr	r3, [r7, #12]
 27102 0028 012B     		cmp	r3, #1
 27103 002a 03D1     		bne	.L169
1697:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1698:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 27104              		.loc 1 1698 0
 27105 002c 144B     		ldr	r3, .L174
 27106 002e 1B68     		ldr	r3, [r3, #0]
 27107 0030 7B61     		str	r3, [r7, #20]
 27108 0032 09E0     		b	.L170
 27109              	.L169:
1699:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1700:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 27110              		.loc 1 1700 0
 27111 0034 FB68     		ldr	r3, [r7, #12]
 27112 0036 022B     		cmp	r3, #2
 27113 0038 03D1     		bne	.L171
1701:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1702:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 27114              		.loc 1 1702 0
 27115 003a 114B     		ldr	r3, .L174
 27116 003c 1B6F     		ldr	r3, [r3, #112]
 27117 003e 7B61     		str	r3, [r7, #20]
 27118 0040 02E0     		b	.L170
 27119              	.L171:
1703:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1704:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1706:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 27120              		.loc 1 1706 0
 27121 0042 0F4B     		ldr	r3, .L174
 27122 0044 5B6F     		ldr	r3, [r3, #116]
 27123 0046 7B61     		str	r3, [r7, #20]
 27124              	.L170:
1707:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1708:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 27125              		.loc 1 1710 0
 27126 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27127 004a 03F01F03 		and	r3, r3, #31
 27128 004e FB60     		str	r3, [r7, #12]
1711:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 27129              		.loc 1 1711 0
 27130 0050 FB68     		ldr	r3, [r7, #12]
 27131 0052 7A69     		ldr	r2, [r7, #20]
 27132 0054 22FA03F3 		lsr	r3, r2, r3
 27133 0058 03F00103 		and	r3, r3, #1
 27134 005c DBB2     		uxtb	r3, r3
 27135 005e 002B     		cmp	r3, #0
 27136 0060 03D0     		beq	.L172
1712:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1713:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 27137              		.loc 1 1713 0
 27138 0062 4FF00103 		mov	r3, #1
 27139 0066 FB74     		strb	r3, [r7, #19]
 27140 0068 02E0     		b	.L173
 27141              	.L172:
1714:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1715:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1716:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1717:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 27142              		.loc 1 1717 0
 27143 006a 4FF00003 		mov	r3, #0
 27144 006e FB74     		strb	r3, [r7, #19]
 27145              	.L173:
1718:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1719:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 27146              		.loc 1 1720 0
 27147 0070 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1721:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27148              		.loc 1 1721 0
 27149 0072 1846     		mov	r0, r3
 27150 0074 07F11C07 		add	r7, r7, #28
 27151 0078 BD46     		mov	sp, r7
 27152 007a 80BC     		pop	{r7}
 27153 007c 7047     		bx	lr
 27154              	.L175:
 27155 007e 00BF     		.align	2
 27156              	.L174:
 27157 0080 00380240 		.word	1073887232
 27158              		.cfi_endproc
 27159              	.LFE150:
 27161              		.section	.text.RCC_ClearFlag,"ax",%progbits
 27162              		.align	2
 27163              		.global	RCC_ClearFlag
 27164              		.thumb
 27165              		.thumb_func
 27167              	RCC_ClearFlag:
 27168              	.LFB151:
1722:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1723:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1724:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1728:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1729:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1730:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27169              		.loc 1 1731 0
 27170              		.cfi_startproc
 27171              		@ args = 0, pretend = 0, frame = 0
 27172              		@ frame_needed = 1, uses_anonymous_args = 0
 27173              		@ link register save eliminated.
 27174 0000 80B4     		push	{r7}
 27175              	.LCFI121:
 27176              		.cfi_def_cfa_offset 4
 27177 0002 00AF     		add	r7, sp, #0
 27178              		.cfi_offset 7, -4
 27179              	.LCFI122:
 27180              		.cfi_def_cfa_register 7
1732:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 27181              		.loc 1 1733 0
 27182 0004 044B     		ldr	r3, .L177
 27183 0006 044A     		ldr	r2, .L177
 27184 0008 526F     		ldr	r2, [r2, #116]
 27185 000a 42F08072 		orr	r2, r2, #16777216
 27186 000e 5A67     		str	r2, [r3, #116]
1734:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27187              		.loc 1 1734 0
 27188 0010 BD46     		mov	sp, r7
 27189 0012 80BC     		pop	{r7}
 27190 0014 7047     		bx	lr
 27191              	.L178:
 27192 0016 00BF     		.align	2
 27193              	.L177:
 27194 0018 00380240 		.word	1073887232
 27195              		.cfi_endproc
 27196              	.LFE151:
 27198              		.section	.text.RCC_GetITStatus,"ax",%progbits
 27199              		.align	2
 27200              		.global	RCC_GetITStatus
 27201              		.thumb
 27202              		.thumb_func
 27204              	RCC_GetITStatus:
 27205              	.LFB152:
1735:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1737:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1749:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27206              		.loc 1 1750 0
 27207              		.cfi_startproc
 27208              		@ args = 0, pretend = 0, frame = 16
 27209              		@ frame_needed = 1, uses_anonymous_args = 0
 27210              		@ link register save eliminated.
 27211 0000 80B4     		push	{r7}
 27212              	.LCFI123:
 27213              		.cfi_def_cfa_offset 4
 27214 0002 85B0     		sub	sp, sp, #20
 27215              	.LCFI124:
 27216              		.cfi_def_cfa_offset 24
 27217 0004 00AF     		add	r7, sp, #0
 27218              		.cfi_offset 7, -4
 27219              	.LCFI125:
 27220              		.cfi_def_cfa_register 7
 27221 0006 0346     		mov	r3, r0
 27222 0008 FB71     		strb	r3, [r7, #7]
1751:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 27223              		.loc 1 1751 0
 27224 000a 4FF00003 		mov	r3, #0
 27225 000e FB73     		strb	r3, [r7, #15]
1752:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1753:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1755:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1756:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 27226              		.loc 1 1757 0
 27227 0010 0A4B     		ldr	r3, .L182
 27228 0012 DA68     		ldr	r2, [r3, #12]
 27229 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27230 0016 02EA0303 		and	r3, r2, r3
 27231 001a 002B     		cmp	r3, #0
 27232 001c 03D0     		beq	.L180
1758:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1759:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 27233              		.loc 1 1759 0
 27234 001e 4FF00103 		mov	r3, #1
 27235 0022 FB73     		strb	r3, [r7, #15]
 27236 0024 02E0     		b	.L181
 27237              	.L180:
1760:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1761:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1762:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1763:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 27238              		.loc 1 1763 0
 27239 0026 4FF00003 		mov	r3, #0
 27240 002a FB73     		strb	r3, [r7, #15]
 27241              	.L181:
1764:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1765:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 27242              		.loc 1 1766 0
 27243 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1767:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27244              		.loc 1 1767 0
 27245 002e 1846     		mov	r0, r3
 27246 0030 07F11407 		add	r7, r7, #20
 27247 0034 BD46     		mov	sp, r7
 27248 0036 80BC     		pop	{r7}
 27249 0038 7047     		bx	lr
 27250              	.L183:
 27251 003a 00BF     		.align	2
 27252              	.L182:
 27253 003c 00380240 		.word	1073887232
 27254              		.cfi_endproc
 27255              	.LFE152:
 27257              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 27258              		.align	2
 27259              		.global	RCC_ClearITPendingBit
 27260              		.thumb
 27261              		.thumb_func
 27263              	RCC_ClearITPendingBit:
 27264              	.LFB153:
1768:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1769:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1770:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1781:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1782:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27265              		.loc 1 1783 0
 27266              		.cfi_startproc
 27267              		@ args = 0, pretend = 0, frame = 8
 27268              		@ frame_needed = 1, uses_anonymous_args = 0
 27269              		@ link register save eliminated.
 27270 0000 80B4     		push	{r7}
 27271              	.LCFI126:
 27272              		.cfi_def_cfa_offset 4
 27273 0002 83B0     		sub	sp, sp, #12
 27274              	.LCFI127:
 27275              		.cfi_def_cfa_offset 16
 27276 0004 00AF     		add	r7, sp, #0
 27277              		.cfi_offset 7, -4
 27278              	.LCFI128:
 27279              		.cfi_def_cfa_register 7
 27280 0006 0346     		mov	r3, r0
 27281 0008 FB71     		strb	r3, [r7, #7]
1784:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1786:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1787:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1789:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 27282              		.loc 1 1789 0
 27283 000a 044B     		ldr	r3, .L185
 27284 000c FA79     		ldrb	r2, [r7, #7]
 27285 000e 1A70     		strb	r2, [r3, #0]
1790:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27286              		.loc 1 1790 0
 27287 0010 07F10C07 		add	r7, r7, #12
 27288 0014 BD46     		mov	sp, r7
 27289 0016 80BC     		pop	{r7}
 27290 0018 7047     		bx	lr
 27291              	.L186:
 27292 001a 00BF     		.align	2
 27293              	.L185:
 27294 001c 0E380240 		.word	1073887246
 27295              		.cfi_endproc
 27296              	.LFE153:
 27298              		.text
 27299              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/cc8IYv19.s:24669  .data.APBAHBPrescTable:00000000 $d
     /tmp/cc8IYv19.s:24672  .data.APBAHBPrescTable:00000000 APBAHBPrescTable
     /tmp/cc8IYv19.s:24690  .text.RCC_DeInit:00000000 $t
     /tmp/cc8IYv19.s:24695  .text.RCC_DeInit:00000000 RCC_DeInit
     /tmp/cc8IYv19.s:24747  .text.RCC_DeInit:00000048 $d
     /tmp/cc8IYv19.s:24753  .text.RCC_HSEConfig:00000000 $t
     /tmp/cc8IYv19.s:24758  .text.RCC_HSEConfig:00000000 RCC_HSEConfig
     /tmp/cc8IYv19.s:24793  .text.RCC_HSEConfig:00000024 $d
     /tmp/cc8IYv19.s:24798  .text.RCC_WaitForHSEStartUp:00000000 $t
     /tmp/cc8IYv19.s:24803  .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
     /tmp/cc8IYv19.s:27067  .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
     /tmp/cc8IYv19.s:24873  .text.RCC_AdjustHSICalibrationValue:00000000 $t
     /tmp/cc8IYv19.s:24878  .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
     /tmp/cc8IYv19.s:24926  .text.RCC_AdjustHSICalibrationValue:0000003c $d
     /tmp/cc8IYv19.s:24931  .text.RCC_HSICmd:00000000 $t
     /tmp/cc8IYv19.s:24936  .text.RCC_HSICmd:00000000 RCC_HSICmd
     /tmp/cc8IYv19.s:24967  .text.RCC_HSICmd:0000001c $d
     /tmp/cc8IYv19.s:24972  .text.RCC_LSEConfig:00000000 $t
     /tmp/cc8IYv19.s:24977  .text.RCC_LSEConfig:00000000 RCC_LSEConfig
     /tmp/cc8IYv19.s:25035  .text.RCC_LSEConfig:00000044 $d
     /tmp/cc8IYv19.s:25040  .text.RCC_LSICmd:00000000 $t
     /tmp/cc8IYv19.s:25045  .text.RCC_LSICmd:00000000 RCC_LSICmd
     /tmp/cc8IYv19.s:25076  .text.RCC_LSICmd:0000001c $d
     /tmp/cc8IYv19.s:25081  .text.RCC_PLLConfig:00000000 $t
     /tmp/cc8IYv19.s:25086  .text.RCC_PLLConfig:00000000 RCC_PLLConfig
     /tmp/cc8IYv19.s:25134  .text.RCC_PLLConfig:00000044 $d
     /tmp/cc8IYv19.s:25139  .text.RCC_PLLCmd:00000000 $t
     /tmp/cc8IYv19.s:25144  .text.RCC_PLLCmd:00000000 RCC_PLLCmd
     /tmp/cc8IYv19.s:25175  .text.RCC_PLLCmd:0000001c $d
     /tmp/cc8IYv19.s:25180  .text.RCC_PLLI2SConfig:00000000 $t
     /tmp/cc8IYv19.s:25185  .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
     /tmp/cc8IYv19.s:25220  .text.RCC_PLLI2SConfig:0000002c $d
     /tmp/cc8IYv19.s:25225  .text.RCC_PLLI2SCmd:00000000 $t
     /tmp/cc8IYv19.s:25230  .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
     /tmp/cc8IYv19.s:25261  .text.RCC_PLLI2SCmd:0000001c $d
     /tmp/cc8IYv19.s:25266  .text.RCC_ClockSecuritySystemCmd:00000000 $t
     /tmp/cc8IYv19.s:25271  .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
     /tmp/cc8IYv19.s:25302  .text.RCC_ClockSecuritySystemCmd:0000001c $d
     /tmp/cc8IYv19.s:25307  .text.RCC_MCO1Config:00000000 $t
     /tmp/cc8IYv19.s:25312  .text.RCC_MCO1Config:00000000 RCC_MCO1Config
     /tmp/cc8IYv19.s:25361  .text.RCC_MCO1Config:00000040 $d
     /tmp/cc8IYv19.s:25366  .text.RCC_MCO2Config:00000000 $t
     /tmp/cc8IYv19.s:25371  .text.RCC_MCO2Config:00000000 RCC_MCO2Config
     /tmp/cc8IYv19.s:25420  .text.RCC_MCO2Config:00000040 $d
     /tmp/cc8IYv19.s:25425  .text.RCC_SYSCLKConfig:00000000 $t
     /tmp/cc8IYv19.s:25430  .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
     /tmp/cc8IYv19.s:25476  .text.RCC_SYSCLKConfig:00000038 $d
     /tmp/cc8IYv19.s:25481  .text.RCC_GetSYSCLKSource:00000000 $t
     /tmp/cc8IYv19.s:25486  .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
     /tmp/cc8IYv19.s:25514  .text.RCC_GetSYSCLKSource:00000018 $d
     /tmp/cc8IYv19.s:25519  .text.RCC_HCLKConfig:00000000 $t
     /tmp/cc8IYv19.s:25524  .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
     /tmp/cc8IYv19.s:25570  .text.RCC_HCLKConfig:00000038 $d
     /tmp/cc8IYv19.s:25575  .text.RCC_PCLK1Config:00000000 $t
     /tmp/cc8IYv19.s:25580  .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
     /tmp/cc8IYv19.s:25626  .text.RCC_PCLK1Config:00000038 $d
     /tmp/cc8IYv19.s:25631  .text.RCC_PCLK2Config:00000000 $t
     /tmp/cc8IYv19.s:25636  .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
     /tmp/cc8IYv19.s:25683  .text.RCC_PCLK2Config:0000003c $d
     /tmp/cc8IYv19.s:25688  .text.RCC_GetClocksFreq:00000000 $t
     /tmp/cc8IYv19.s:25693  .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
     /tmp/cc8IYv19.s:25893  .text.RCC_GetClocksFreq:0000016c $d
     /tmp/cc8IYv19.s:25901  .text.RCC_RTCCLKConfig:00000000 $t
     /tmp/cc8IYv19.s:25906  .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
     /tmp/cc8IYv19.s:25969  .text.RCC_RTCCLKConfig:00000060 $d
     /tmp/cc8IYv19.s:25974  .text.RCC_RTCCLKCmd:00000000 $t
     /tmp/cc8IYv19.s:25979  .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
     /tmp/cc8IYv19.s:26010  .text.RCC_RTCCLKCmd:0000001c $d
     /tmp/cc8IYv19.s:26015  .text.RCC_BackupResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26020  .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
     /tmp/cc8IYv19.s:26051  .text.RCC_BackupResetCmd:0000001c $d
     /tmp/cc8IYv19.s:26056  .text.RCC_I2SCLKConfig:00000000 $t
     /tmp/cc8IYv19.s:26061  .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
     /tmp/cc8IYv19.s:26091  .text.RCC_I2SCLKConfig:00000018 $d
     /tmp/cc8IYv19.s:26096  .text.RCC_AHB1PeriphClockCmd:00000000 $t
     /tmp/cc8IYv19.s:26101  .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
     /tmp/cc8IYv19.s:26151  .text.RCC_AHB1PeriphClockCmd:00000040 $d
     /tmp/cc8IYv19.s:26156  .text.RCC_AHB2PeriphClockCmd:00000000 $t
     /tmp/cc8IYv19.s:26161  .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
     /tmp/cc8IYv19.s:26211  .text.RCC_AHB2PeriphClockCmd:00000040 $d
     /tmp/cc8IYv19.s:26216  .text.RCC_AHB3PeriphClockCmd:00000000 $t
     /tmp/cc8IYv19.s:26221  .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
     /tmp/cc8IYv19.s:26271  .text.RCC_AHB3PeriphClockCmd:00000040 $d
     /tmp/cc8IYv19.s:26276  .text.RCC_APB1PeriphClockCmd:00000000 $t
     /tmp/cc8IYv19.s:26281  .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
     /tmp/cc8IYv19.s:26331  .text.RCC_APB1PeriphClockCmd:00000040 $d
     /tmp/cc8IYv19.s:26336  .text.RCC_APB2PeriphClockCmd:00000000 $t
     /tmp/cc8IYv19.s:26341  .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
     /tmp/cc8IYv19.s:26391  .text.RCC_APB2PeriphClockCmd:00000040 $d
     /tmp/cc8IYv19.s:26396  .text.RCC_AHB1PeriphResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26401  .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
     /tmp/cc8IYv19.s:26451  .text.RCC_AHB1PeriphResetCmd:00000040 $d
     /tmp/cc8IYv19.s:26456  .text.RCC_AHB2PeriphResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26461  .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
     /tmp/cc8IYv19.s:26511  .text.RCC_AHB2PeriphResetCmd:00000040 $d
     /tmp/cc8IYv19.s:26516  .text.RCC_AHB3PeriphResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26521  .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
     /tmp/cc8IYv19.s:26571  .text.RCC_AHB3PeriphResetCmd:00000040 $d
     /tmp/cc8IYv19.s:26576  .text.RCC_APB1PeriphResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26581  .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
     /tmp/cc8IYv19.s:26631  .text.RCC_APB1PeriphResetCmd:00000040 $d
     /tmp/cc8IYv19.s:26636  .text.RCC_APB2PeriphResetCmd:00000000 $t
     /tmp/cc8IYv19.s:26641  .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
     /tmp/cc8IYv19.s:26691  .text.RCC_APB2PeriphResetCmd:00000040 $d
     /tmp/cc8IYv19.s:26696  .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
     /tmp/cc8IYv19.s:26701  .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/cc8IYv19.s:26751  .text.RCC_AHB1PeriphClockLPModeCmd:00000040 $d
     /tmp/cc8IYv19.s:26756  .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
     /tmp/cc8IYv19.s:26761  .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/cc8IYv19.s:26811  .text.RCC_AHB2PeriphClockLPModeCmd:00000040 $d
     /tmp/cc8IYv19.s:26816  .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
     /tmp/cc8IYv19.s:26821  .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
     /tmp/cc8IYv19.s:26871  .text.RCC_AHB3PeriphClockLPModeCmd:00000040 $d
     /tmp/cc8IYv19.s:26876  .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
     /tmp/cc8IYv19.s:26881  .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/cc8IYv19.s:26931  .text.RCC_APB1PeriphClockLPModeCmd:00000040 $d
     /tmp/cc8IYv19.s:26936  .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
     /tmp/cc8IYv19.s:26941  .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/cc8IYv19.s:26991  .text.RCC_APB2PeriphClockLPModeCmd:00000040 $d
     /tmp/cc8IYv19.s:26996  .text.RCC_ITConfig:00000000 $t
     /tmp/cc8IYv19.s:27001  .text.RCC_ITConfig:00000000 RCC_ITConfig
     /tmp/cc8IYv19.s:27057  .text.RCC_ITConfig:0000004c $d
     /tmp/cc8IYv19.s:27062  .text.RCC_GetFlagStatus:00000000 $t
     /tmp/cc8IYv19.s:27157  .text.RCC_GetFlagStatus:00000080 $d
     /tmp/cc8IYv19.s:27162  .text.RCC_ClearFlag:00000000 $t
     /tmp/cc8IYv19.s:27167  .text.RCC_ClearFlag:00000000 RCC_ClearFlag
     /tmp/cc8IYv19.s:27194  .text.RCC_ClearFlag:00000018 $d
     /tmp/cc8IYv19.s:27199  .text.RCC_GetITStatus:00000000 $t
     /tmp/cc8IYv19.s:27204  .text.RCC_GetITStatus:00000000 RCC_GetITStatus
     /tmp/cc8IYv19.s:27253  .text.RCC_GetITStatus:0000003c $d
     /tmp/cc8IYv19.s:27258  .text.RCC_ClearITPendingBit:00000000 $t
     /tmp/cc8IYv19.s:27263  .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
     /tmp/cc8IYv19.s:27294  .text.RCC_ClearITPendingBit:0000001c $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
