ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_1_2_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_1_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_1_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_1_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_1_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_1_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_1_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_1_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_sbtinv[8] }
clb_pack LT_1_2 { POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_1_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_1_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_1_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_1_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_1_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_1_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_1_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_1_2_7 }
set_location LT_1_2 1 2
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_1_3_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_1_3_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_1_3_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_1_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_1_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_1_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_1_3_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_s_8 }
clb_pack LT_1_3 { POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_1_3_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_1_3_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_1_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_1_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_1_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_1_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_1_3_6 }
set_location LT_1_3 1 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_4_l_fx_LC_1_4_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_4_l_fx }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_1_4_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_1_4_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_7_l_fx_LC_1_4_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_7_l_fx }
clb_pack LT_1_4 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_4_l_fx_LC_1_4_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_1_4_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_1_4_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_7_l_fx_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_1_5_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_1_5_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_1_5_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_1_5_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_1_5_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_1_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_1_5_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_1_5_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_sbtinv[8] }
clb_pack LT_1_5 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_1_5_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_1_5_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_1_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_1_5_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_1_5_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_1_5_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_1_5_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_1_5_7 }
set_location LT_1_5 1 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_2_c_LC_1_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_1_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_1_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_1_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_1_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_1_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_axb_7, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_1_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_1_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_sbtinv[8] }
clb_pack LT_1_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_2_c_LC_1_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_1_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_1_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_1_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_1_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_1_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_1_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_1_6_7 }
set_location LT_1_6 1 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_1_c_LC_1_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_1_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_1_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_1_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_1_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_1_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_axb_6, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_1_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_s_7 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_1_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i[8] }
clb_pack LT_1_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_1_c_LC_1_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_1_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_1_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_1_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_1_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_1_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_1_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_1_7_7 }
set_location LT_1_7 1 7
ble_pack POWERLED.curr_state_0_LC_1_8_3 { POWERLED.curr_state_RNO[0], POWERLED.curr_state[0] }
clb_pack LT_1_8 { POWERLED.curr_state_0_LC_1_8_3 }
set_location LT_1_8 1 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_1_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i }
clb_pack LT_1_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_1_9_7 }
set_location LT_1_9 1 9
ble_pack RSMRST_PWRGD.count_0_LC_1_10_0 { RSMRST_PWRGD.count_RNO[0], RSMRST_PWRGD.count[0], RSMRST_PWRGD.un1_count_1_cry_0_c }
ble_pack RSMRST_PWRGD.count_1_LC_1_10_1 { RSMRST_PWRGD.count_RNO[1], RSMRST_PWRGD.count[1], RSMRST_PWRGD.un1_count_1_cry_1_c }
ble_pack RSMRST_PWRGD.count_2_LC_1_10_2 { RSMRST_PWRGD.count_RNO[2], RSMRST_PWRGD.count[2], RSMRST_PWRGD.un1_count_1_cry_2_c }
ble_pack RSMRST_PWRGD.count_3_LC_1_10_3 { RSMRST_PWRGD.count_RNO[3], RSMRST_PWRGD.count[3], RSMRST_PWRGD.un1_count_1_cry_3_c }
ble_pack RSMRST_PWRGD.count_4_LC_1_10_4 { RSMRST_PWRGD.count_RNO[4], RSMRST_PWRGD.count[4], RSMRST_PWRGD.un1_count_1_cry_4_c }
ble_pack RSMRST_PWRGD.count_5_LC_1_10_5 { RSMRST_PWRGD.count_RNO[5], RSMRST_PWRGD.count[5], RSMRST_PWRGD.un1_count_1_cry_5_c }
ble_pack RSMRST_PWRGD.count_6_LC_1_10_6 { RSMRST_PWRGD.count_RNO[6], RSMRST_PWRGD.count[6], RSMRST_PWRGD.un1_count_1_cry_6_c }
ble_pack RSMRST_PWRGD.count_7_LC_1_10_7 { RSMRST_PWRGD.count_RNO[7], RSMRST_PWRGD.count[7], RSMRST_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_1_10 { RSMRST_PWRGD.count_0_LC_1_10_0, RSMRST_PWRGD.count_1_LC_1_10_1, RSMRST_PWRGD.count_2_LC_1_10_2, RSMRST_PWRGD.count_3_LC_1_10_3, RSMRST_PWRGD.count_4_LC_1_10_4, RSMRST_PWRGD.count_5_LC_1_10_5, RSMRST_PWRGD.count_6_LC_1_10_6, RSMRST_PWRGD.count_7_LC_1_10_7 }
set_location LT_1_10 1 10
ble_pack RSMRST_PWRGD.count_8_LC_1_11_0 { RSMRST_PWRGD.count_RNO[8], RSMRST_PWRGD.count[8], RSMRST_PWRGD.un1_count_1_cry_8_c }
ble_pack RSMRST_PWRGD.count_9_LC_1_11_1 { RSMRST_PWRGD.count_RNO[9], RSMRST_PWRGD.count[9], RSMRST_PWRGD.un1_count_1_cry_9_c }
ble_pack RSMRST_PWRGD.count_10_LC_1_11_2 { RSMRST_PWRGD.count_RNO[10], RSMRST_PWRGD.count[10], RSMRST_PWRGD.un1_count_1_cry_10_c }
ble_pack RSMRST_PWRGD.count_11_LC_1_11_3 { RSMRST_PWRGD.count_RNO[11], RSMRST_PWRGD.count[11], RSMRST_PWRGD.un1_count_1_cry_11_c }
ble_pack RSMRST_PWRGD.count_12_LC_1_11_4 { RSMRST_PWRGD.count_RNO[12], RSMRST_PWRGD.count[12], RSMRST_PWRGD.un1_count_1_cry_12_c }
ble_pack RSMRST_PWRGD.count_13_LC_1_11_5 { RSMRST_PWRGD.count_RNO[13], RSMRST_PWRGD.count[13], RSMRST_PWRGD.un1_count_1_cry_13_c }
ble_pack RSMRST_PWRGD.count_14_LC_1_11_6 { RSMRST_PWRGD.count_RNO[14], RSMRST_PWRGD.count[14], RSMRST_PWRGD.un1_count_1_cry_14_c }
ble_pack RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_1_11_7 { RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_1_11 { RSMRST_PWRGD.count_8_LC_1_11_0, RSMRST_PWRGD.count_9_LC_1_11_1, RSMRST_PWRGD.count_10_LC_1_11_2, RSMRST_PWRGD.count_11_LC_1_11_3, RSMRST_PWRGD.count_12_LC_1_11_4, RSMRST_PWRGD.count_13_LC_1_11_5, RSMRST_PWRGD.count_14_LC_1_11_6, RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack RSMRST_PWRGD.count_esr_15_LC_1_12_0 { RSMRST_PWRGD.count_esr_RNO[15], RSMRST_PWRGD.count_esr[15] }
clb_pack LT_1_12 { RSMRST_PWRGD.count_esr_15_LC_1_12_0 }
set_location LT_1_12 1 12
ble_pack VPP_VDDQ.un1_vddq_en_LC_1_13_7 { VPP_VDDQ.un1_vddq_en }
clb_pack LT_1_13 { VPP_VDDQ.un1_vddq_en_LC_1_13_7 }
set_location LT_1_13 1 13
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_2_2_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_2_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_2_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_2_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_2_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_2_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_2_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_2_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_sbtinv[8] }
clb_pack LT_2_2 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_2_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_2_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_2_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_2_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_2_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_2_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_2_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_2_2_7 }
set_location LT_2_2 2 2
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_2_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_2_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_2_3_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_2_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i }
clb_pack LT_2_3 { POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_2_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_2_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_2_3_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_2_3_7 }
set_location LT_2_3 2 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_2_4_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_2_4_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_2_4_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i[8] }
clb_pack LT_2_4 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_2_4_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_2_4_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_2_4_7 }
set_location LT_2_4 2 4
ble_pack POWERLED.un1_count_2_cry_0_c_inv_LC_2_5_0 { POWERLED.un1_count_2_cry_0_c_inv, POWERLED.un1_count_2_cry_0_c }
ble_pack POWERLED.un1_count_2_cry_1_c_inv_LC_2_5_1 { POWERLED.un1_count_2_cry_1_c_inv, POWERLED.un1_count_2_cry_1_c }
ble_pack POWERLED.un1_count_2_cry_2_c_inv_LC_2_5_2 { POWERLED.un1_count_2_cry_2_c_inv, POWERLED.un1_count_2_cry_2_c }
ble_pack POWERLED.un1_count_2_cry_3_c_inv_LC_2_5_3 { POWERLED.un1_count_2_cry_3_c_inv, POWERLED.un1_count_2_cry_3_c }
ble_pack POWERLED.un1_count_2_cry_4_c_inv_LC_2_5_4 { POWERLED.un1_count_2_cry_4_c_inv, POWERLED.un1_count_2_cry_4_c }
ble_pack POWERLED.un1_count_2_cry_5_c_inv_LC_2_5_5 { POWERLED.un1_count_2_cry_5_c_inv, POWERLED.un1_count_2_cry_5_c }
ble_pack POWERLED.un1_count_2_cry_6_c_inv_LC_2_5_6 { POWERLED.un1_count_2_cry_6_c_inv, POWERLED.un1_count_2_cry_6_c }
ble_pack POWERLED.un1_count_2_cry_7_c_inv_LC_2_5_7 { POWERLED.un1_count_2_cry_7_c_inv, POWERLED.un1_count_2_cry_7_c }
clb_pack LT_2_5 { POWERLED.un1_count_2_cry_0_c_inv_LC_2_5_0, POWERLED.un1_count_2_cry_1_c_inv_LC_2_5_1, POWERLED.un1_count_2_cry_2_c_inv_LC_2_5_2, POWERLED.un1_count_2_cry_3_c_inv_LC_2_5_3, POWERLED.un1_count_2_cry_4_c_inv_LC_2_5_4, POWERLED.un1_count_2_cry_5_c_inv_LC_2_5_5, POWERLED.un1_count_2_cry_6_c_inv_LC_2_5_6, POWERLED.un1_count_2_cry_7_c_inv_LC_2_5_7 }
set_location LT_2_5 2 5
ble_pack POWERLED.un1_count_2_cry_8_c_inv_LC_2_6_0 { POWERLED.un1_count_2_cry_8_c_inv, POWERLED.un1_count_2_cry_8_c }
ble_pack POWERLED.un1_count_2_cry_9_c_inv_LC_2_6_1 { POWERLED.un1_count_2_cry_9_c_inv, POWERLED.un1_count_2_cry_9_c }
ble_pack POWERLED.un1_count_2_cry_10_c_inv_LC_2_6_2 { POWERLED.un1_count_2_cry_10_c_inv, POWERLED.un1_count_2_cry_10_c }
ble_pack POWERLED.un1_count_2_cry_11_c_inv_LC_2_6_3 { POWERLED.un1_count_2_cry_11_c_inv, POWERLED.un1_count_2_cry_11_c }
ble_pack POWERLED.un1_count_2_cry_12_c_inv_LC_2_6_4 { POWERLED.un1_count_2_cry_12_c_inv, POWERLED.un1_count_2_cry_12_c }
ble_pack POWERLED.un1_count_2_cry_13_c_inv_LC_2_6_5 { POWERLED.un1_count_2_cry_13_c_inv, POWERLED.un1_count_2_cry_13_c }
ble_pack POWERLED.un1_count_2_cry_14_c_inv_LC_2_6_6 { POWERLED.un1_count_2_cry_14_c_inv, POWERLED.un1_count_2_cry_14_c }
ble_pack POWERLED.un1_count_2_cry_15_c_inv_LC_2_6_7 { POWERLED.un1_count_2_cry_15_c_inv, POWERLED.un1_count_2_cry_15_c }
clb_pack LT_2_6 { POWERLED.un1_count_2_cry_8_c_inv_LC_2_6_0, POWERLED.un1_count_2_cry_9_c_inv_LC_2_6_1, POWERLED.un1_count_2_cry_10_c_inv_LC_2_6_2, POWERLED.un1_count_2_cry_11_c_inv_LC_2_6_3, POWERLED.un1_count_2_cry_12_c_inv_LC_2_6_4, POWERLED.un1_count_2_cry_13_c_inv_LC_2_6_5, POWERLED.un1_count_2_cry_14_c_inv_LC_2_6_6, POWERLED.un1_count_2_cry_15_c_inv_LC_2_6_7 }
set_location LT_2_6 2 6
ble_pack POWERLED.un1_count_2_cry_15_THRU_LUT4_0_LC_2_7_0 { POWERLED.un1_count_2_cry_15_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_2_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i }
ble_pack RSMRST_PWRGD.un6_rsmrst_pwrok_LC_2_7_2 { RSMRST_PWRGD.un6_rsmrst_pwrok }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_2_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_2_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_2_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i[8] }
ble_pack POWERLED.pwm_out_RNO_LC_2_7_6 { POWERLED.pwm_out_RNO }
clb_pack LT_2_7 { POWERLED.un1_count_2_cry_15_THRU_LUT4_0_LC_2_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_2_7_1, RSMRST_PWRGD.un6_rsmrst_pwrok_LC_2_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_2_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_2_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_2_7_5, POWERLED.pwm_out_RNO_LC_2_7_6 }
set_location LT_2_7 2 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_2_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_0_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_2_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c_inv, POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_2_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_2_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_2_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_2_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_2_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_2_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i }
clb_pack LT_2_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_2_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_2_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_2_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_2_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_2_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_2_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_2_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack RSMRST_PWRGD.curr_state_1_LC_2_9_0 { RSMRST_PWRGD.curr_state_7_1_0_.m6_i_i_a6, RSMRST_PWRGD.curr_state[1] }
clb_pack LT_2_9 { RSMRST_PWRGD.curr_state_1_LC_2_9_0 }
set_location LT_2_9 2 9
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_LC_2_10_0 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2 }
ble_pack RSMRST_PWRGD.curr_state_RNISEFS1_1_LC_2_10_1 { RSMRST_PWRGD.curr_state_RNISEFS1[1] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_12_LC_2_10_2 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0_12 }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_10_LC_2_10_6 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0_10 }
clb_pack LT_2_10 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_LC_2_10_0, RSMRST_PWRGD.curr_state_RNISEFS1_1_LC_2_10_1, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_12_LC_2_10_2, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_10_LC_2_10_6 }
set_location LT_2_10 2 10
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_11_LC_2_11_2 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0_11 }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_7_LC_2_11_4 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0_7 }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_9_LC_2_11_5 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0_9 }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_LC_2_11_6 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a2_0 }
clb_pack LT_2_11 { RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_11_LC_2_11_2, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_7_LC_2_11_4, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_9_LC_2_11_5, RSMRST_PWRGD.curr_state_7_1_0__m4_i_i_a2_0_LC_2_11_6 }
set_location LT_2_11 2 11
ble_pack RSMRST_PWRGD.curr_state_RNIJULM7_0_LC_2_12_3 { RSMRST_PWRGD.curr_state_RNIJULM7[0] }
ble_pack RSMRST_PWRGD.count_esr_RNO_0_15_LC_2_12_4 { RSMRST_PWRGD.count_esr_RNO_0[15] }
ble_pack POWERLED.VCCST_EN_i_i_i_LC_2_12_5 { POWERLED.VCCST_EN_i_i_i }
clb_pack LT_2_12 { RSMRST_PWRGD.curr_state_RNIJULM7_0_LC_2_12_3, RSMRST_PWRGD.count_esr_RNO_0_15_LC_2_12_4, POWERLED.VCCST_EN_i_i_i_LC_2_12_5 }
set_location LT_2_12 2 12
ble_pack RSMRST_PWRGD.curr_state_0_LC_2_13_6 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i, RSMRST_PWRGD.curr_state[0] }
clb_pack LT_2_13 { RSMRST_PWRGD.curr_state_0_LC_2_13_6 }
set_location LT_2_13 2 13
ble_pack POWERLED.count_0_LC_4_3_1 { POWERLED.count_RNO[0], POWERLED.count[0] }
clb_pack LT_4_3 { POWERLED.count_0_LC_4_3_1 }
set_location LT_4_3 4 3
ble_pack POWERLED.pwm_out_RNO_4_LC_4_4_0 { POWERLED.pwm_out_RNO_4 }
ble_pack POWERLED.pwm_out_RNO_1_LC_4_4_1 { POWERLED.pwm_out_RNO_1 }
ble_pack POWERLED.pwm_out_RNO_0_LC_4_4_2 { POWERLED.pwm_out_RNO_0 }
ble_pack POWERLED.curr_state_RNI75RB5_0_LC_4_4_4 { POWERLED.curr_state_RNI75RB5[0] }
ble_pack POWERLED.pwm_out_RNO_3_LC_4_4_5 { POWERLED.pwm_out_RNO_3 }
ble_pack POWERLED.pwm_out_RNO_2_LC_4_4_6 { POWERLED.pwm_out_RNO_2 }
clb_pack LT_4_4 { POWERLED.pwm_out_RNO_4_LC_4_4_0, POWERLED.pwm_out_RNO_1_LC_4_4_1, POWERLED.pwm_out_RNO_0_LC_4_4_2, POWERLED.curr_state_RNI75RB5_0_LC_4_4_4, POWERLED.pwm_out_RNO_3_LC_4_4_5, POWERLED.pwm_out_RNO_2_LC_4_4_6 }
set_location LT_4_4 4 4
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_4_5_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_4_5_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_4_5_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_4_5_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_4_5_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_4_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_4_5_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_4_5_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i[8] }
clb_pack LT_4_5 { POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_4_5_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_4_5_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_4_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_4_5_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_4_5_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_4_5_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_4_5_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_4_5_7 }
set_location LT_4_5 4 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_4_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_4_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_4_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_4_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_4_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_4_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_4_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i[8] }
clb_pack LT_4_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_4_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_4_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_4_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_4_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_4_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_4_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_4_6_7 }
set_location LT_4_6 4 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_4_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i }
ble_pack POWERLED.pwm_out_LC_4_7_7 { POWERLED.pwm_out_THRU_LUT4_0, POWERLED.pwm_out }
clb_pack LT_4_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_4_7_0, POWERLED.pwm_out_LC_4_7_7 }
set_location LT_4_7 4 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_4_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_4_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_4_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_4_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_4_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_c }
ble_pack POWERLED.mult1_un54_sum_cry_6_THRU_LUT4_0_LC_4_8_5 { POWERLED.mult1_un54_sum_cry_6_THRU_LUT4_0, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_7_c }
ble_pack POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_4_8_6 { POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_4_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i[8] }
clb_pack LT_4_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_4_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_4_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_4_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_4_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_4_8_4, POWERLED.mult1_un54_sum_cry_6_THRU_LUT4_0_LC_4_8_5, POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_4_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_4_8_7 }
set_location LT_4_8 4 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_4_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_4_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_4_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_4_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_4_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_4_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_4_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_4_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_i }
clb_pack LT_4_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_4_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_4_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_4_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_4_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_4_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_4_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_4_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_4_9_7 }
set_location LT_4_9 4 9
ble_pack POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1_0_LC_4_10_0 { POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1_0 }
ble_pack POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1_0_LC_4_10_6 { POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_4_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_axbxc3 }
clb_pack LT_4_10 { POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1_0_LC_4_10_0, POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1_0_LC_4_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_4_10_7 }
set_location LT_4_10 4 10
ble_pack POWERLED.VCCST_EN_i_i_0_a2_LC_4_11_2 { POWERLED.VCCST_EN_i_i_0_a2 }
ble_pack POWERLED.count_clk_1_sqmuxa_5_0_a2_LC_4_11_3 { POWERLED.count_clk_1_sqmuxa_5_0_a2 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_4_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_4_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[5] }
clb_pack LT_4_11 { POWERLED.VCCST_EN_i_i_0_a2_LC_4_11_2, POWERLED.count_clk_1_sqmuxa_5_0_a2_LC_4_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_4_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_4_11_5 }
set_location LT_4_11 4 11
ble_pack RSMRST_PWRGD.RSMRSTn_LC_4_12_0 { RSMRST_PWRGD.curr_state_7_1_0_.m4_i_i_a6_0, RSMRST_PWRGD.RSMRSTn }
clb_pack LT_4_12 { RSMRST_PWRGD.RSMRSTn_LC_4_12_0 }
set_location LT_4_12 4 12
ble_pack VPP_VDDQ.count_RNI63141_10_LC_4_13_5 { VPP_VDDQ.count_RNI63141[10] }
ble_pack VPP_VDDQ.count_RNIVJP51_3_LC_4_13_7 { VPP_VDDQ.count_RNIVJP51[3] }
clb_pack LT_4_13 { VPP_VDDQ.count_RNI63141_10_LC_4_13_5, VPP_VDDQ.count_RNIVJP51_3_LC_4_13_7 }
set_location LT_4_13 4 13
ble_pack VPP_VDDQ.count_RNIFC141_11_LC_4_14_3 { VPP_VDDQ.count_RNIFC141[11] }
ble_pack VPP_VDDQ.count_esr_RNIRFM64_15_LC_4_14_4 { VPP_VDDQ.count_esr_RNIRFM64[15] }
ble_pack VPP_VDDQ.count_esr_RNI7CQO_15_LC_4_14_5 { VPP_VDDQ.count_esr_RNI7CQO[15] }
clb_pack LT_4_14 { VPP_VDDQ.count_RNIFC141_11_LC_4_14_3, VPP_VDDQ.count_esr_RNIRFM64_15_LC_4_14_4, VPP_VDDQ.count_esr_RNI7CQO_15_LC_4_14_5 }
set_location LT_4_14 4 14
ble_pack POWERLED.count_1_LC_5_3_3 { POWERLED.count_RNO[1], POWERLED.count[1] }
clb_pack LT_5_3 { POWERLED.count_1_LC_5_3_3 }
set_location LT_5_3 5 3
ble_pack POWERLED.count_RNIOVT24_11_LC_5_4_1 { POWERLED.count_RNIOVT24[11] }
ble_pack POWERLED.count_RNID4E61_7_LC_5_4_2 { POWERLED.count_RNID4E61[7] }
ble_pack POWERLED.count_esr_RNIBHMO_15_LC_5_4_4 { POWERLED.count_esr_RNIBHMO[15] }
ble_pack POWERLED.count_RNICO6R_2_LC_5_4_6 { POWERLED.count_RNICO6R[2] }
ble_pack POWERLED.count_RNI6IPJ2_5_LC_5_4_7 { POWERLED.count_RNI6IPJ2[5] }
clb_pack LT_5_4 { POWERLED.count_RNIOVT24_11_LC_5_4_1, POWERLED.count_RNID4E61_7_LC_5_4_2, POWERLED.count_esr_RNIBHMO_15_LC_5_4_4, POWERLED.count_RNICO6R_2_LC_5_4_6, POWERLED.count_RNI6IPJ2_5_LC_5_4_7 }
set_location LT_5_4 5 4
ble_pack POWERLED.count_esr_RNO_0_15_LC_5_5_1 { POWERLED.count_esr_RNO_0[15] }
ble_pack COUNTER.tmp_RNIRH3P_LC_5_5_2 { COUNTER.tmp_RNIRH3P }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_5_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i }
ble_pack COUNTER.tmp_LC_5_5_6 { COUNTER.tmp_RNO, COUNTER.tmp }
clb_pack LT_5_5 { POWERLED.count_esr_RNO_0_15_LC_5_5_1, COUNTER.tmp_RNIRH3P_LC_5_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_5_5_5, COUNTER.tmp_LC_5_5_6 }
set_location LT_5_5 5 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_5_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_5_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_5_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_5_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_5_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_5_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_5_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_5_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i }
clb_pack LT_5_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_5_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_5_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_5_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_5_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_5_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_5_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_5_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_5_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_5_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_5_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_5_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_5_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_5_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_5_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_5_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_sbtinv[8] }
clb_pack LT_5_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_5_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_5_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_5_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_5_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_5_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_5_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_5_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_5_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_5_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_5_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_5_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_5_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_5_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_5_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_5_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_sbtinv[8] }
clb_pack LT_5_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_5_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_5_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_5_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_5_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_5_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_5_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_5_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_5_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_5_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_5_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_5_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_5_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_5_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_5_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_5_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_sbtinv[8] }
clb_pack LT_5_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_5_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_5_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_5_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_5_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_5_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_5_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_5_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack POWERLED.dutycycle_RNIVL3D_0_LC_5_10_0 { POWERLED.dutycycle_RNIVL3D[0], POWERLED.un1_dutycycle_1_cry_0_c }
ble_pack POWERLED.un1_dutycycle_1_cry_0_c_RNIM8QV_LC_5_10_1 { POWERLED.un1_dutycycle_1_cry_0_c_RNIM8QV, POWERLED.un1_dutycycle_1_cry_1_c }
ble_pack POWERLED.un1_dutycycle_1_cry_1_c_RNIOG672_LC_5_10_2 { POWERLED.un1_dutycycle_1_cry_1_c_RNIOG672, POWERLED.un1_dutycycle_1_cry_2_c }
ble_pack POWERLED.un1_dutycycle_1_cry_2_c_RNISCL92_LC_5_10_3 { POWERLED.un1_dutycycle_1_cry_2_c_RNISCL92, POWERLED.un1_dutycycle_1_cry_3_c }
ble_pack POWERLED.un1_dutycycle_1_cry_3_c_RNI6OM92_LC_5_10_4 { POWERLED.un1_dutycycle_1_cry_3_c_RNI6OM92, POWERLED.un1_dutycycle_1_cry_4_c }
ble_pack POWERLED.un1_dutycycle_1_cry_4_c_RNIHDV12_LC_5_10_5 { POWERLED.un1_dutycycle_1_cry_4_c_RNIHDV12, POWERLED.un1_dutycycle_1_cry_5_c }
ble_pack POWERLED.un1_dutycycle_1_cry_5_c_RNIQEP92_LC_5_10_6 { POWERLED.un1_dutycycle_1_cry_5_c_RNIQEP92, POWERLED.un1_dutycycle_1_cry_6_c }
ble_pack POWERLED.un1_dutycycle_1_cry_6_c_RNIBKJB2_LC_5_10_7 { POWERLED.un1_dutycycle_1_cry_6_c_RNIBKJB2, POWERLED.un1_dutycycle_1_cry_7_c }
clb_pack LT_5_10 { POWERLED.dutycycle_RNIVL3D_0_LC_5_10_0, POWERLED.un1_dutycycle_1_cry_0_c_RNIM8QV_LC_5_10_1, POWERLED.un1_dutycycle_1_cry_1_c_RNIOG672_LC_5_10_2, POWERLED.un1_dutycycle_1_cry_2_c_RNISCL92_LC_5_10_3, POWERLED.un1_dutycycle_1_cry_3_c_RNI6OM92_LC_5_10_4, POWERLED.un1_dutycycle_1_cry_4_c_RNIHDV12_LC_5_10_5, POWERLED.un1_dutycycle_1_cry_5_c_RNIQEP92_LC_5_10_6, POWERLED.un1_dutycycle_1_cry_6_c_RNIBKJB2_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack POWERLED.un1_dutycycle_1_cry_7_c_RNIMH3U2_LC_5_11_0 { POWERLED.un1_dutycycle_1_cry_7_c_RNIMH3U2, POWERLED.un1_dutycycle_1_cry_8_c }
ble_pack POWERLED.un1_dutycycle_1_cry_8_c_RNITC862_LC_5_11_1 { POWERLED.un1_dutycycle_1_cry_8_c_RNITC862, POWERLED.un1_dutycycle_1_cry_9_c }
ble_pack POWERLED.un1_dutycycle_1_cry_9_c_RNIDH282_LC_5_11_2 { POWERLED.un1_dutycycle_1_cry_9_c_RNIDH282, POWERLED.un1_dutycycle_1_cry_10_c }
ble_pack POWERLED.un1_dutycycle_1_cry_10_c_RNIA3U72_LC_5_11_3 { POWERLED.un1_dutycycle_1_cry_10_c_RNIA3U72, POWERLED.un1_dutycycle_1_cry_11_c }
ble_pack POWERLED.un1_dutycycle_1_cry_11_c_RNI23HB2_LC_5_11_4 { POWERLED.un1_dutycycle_1_cry_11_c_RNI23HB2, POWERLED.un1_dutycycle_1_cry_12_c }
ble_pack POWERLED.un1_dutycycle_1_cry_12_c_RNI49HI1_LC_5_11_5 { POWERLED.un1_dutycycle_1_cry_12_c_RNI49HI1, POWERLED.un1_dutycycle_1_cry_13_c }
ble_pack POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1_LC_5_11_6 { POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1, POWERLED.un1_dutycycle_1_cry_14_0_c }
ble_pack POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1_LC_5_11_7 { POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1, POWERLED.un1_dutycycle_1_cry_15_0_c }
clb_pack LT_5_11 { POWERLED.un1_dutycycle_1_cry_7_c_RNIMH3U2_LC_5_11_0, POWERLED.un1_dutycycle_1_cry_8_c_RNITC862_LC_5_11_1, POWERLED.un1_dutycycle_1_cry_9_c_RNIDH282_LC_5_11_2, POWERLED.un1_dutycycle_1_cry_10_c_RNIA3U72_LC_5_11_3, POWERLED.un1_dutycycle_1_cry_11_c_RNI23HB2_LC_5_11_4, POWERLED.un1_dutycycle_1_cry_12_c_RNI49HI1_LC_5_11_5, POWERLED.un1_dutycycle_1_cry_13_c_RNI6CII1_LC_5_11_6, POWERLED.un1_dutycycle_1_cry_14_0_c_RNIS9ES1_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack POWERLED.un1_dutycycle_1_cry_15_0_c_RNINAJ71_LC_5_12_0 { POWERLED.un1_dutycycle_1_cry_15_0_c_RNINAJ71, POWERLED.un1_dutycycle_1_cry_16_0_c }
ble_pack POWERLED.CO2_THRU_LUT4_0_LC_5_12_1 { POWERLED.CO2_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_5_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[4] }
ble_pack POWERLED.func_state_ns_0_i_0_0_a2_0_0_LC_5_12_4 { POWERLED.func_state_ns_0_i_0_0_a2_0[0] }
ble_pack POWERLED.N_55_i_i_o6_LC_5_12_5 { POWERLED.N_55_i_i_o6 }
clb_pack LT_5_12 { POWERLED.un1_dutycycle_1_cry_15_0_c_RNINAJ71_LC_5_12_0, POWERLED.CO2_THRU_LUT4_0_LC_5_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_5_12_2, POWERLED.func_state_ns_0_i_0_0_a2_0_0_LC_5_12_4, POWERLED.N_55_i_i_o6_LC_5_12_5 }
set_location LT_5_12 5 12
ble_pack VPP_VDDQ.count_0_LC_5_13_0 { VPP_VDDQ.count_RNO[0], VPP_VDDQ.count[0], VPP_VDDQ.un1_count_1_cry_0_c }
ble_pack VPP_VDDQ.count_1_LC_5_13_1 { VPP_VDDQ.count_RNO[1], VPP_VDDQ.count[1], VPP_VDDQ.un1_count_1_cry_1_c }
ble_pack VPP_VDDQ.count_2_LC_5_13_2 { VPP_VDDQ.count_RNO[2], VPP_VDDQ.count[2], VPP_VDDQ.un1_count_1_cry_2_c }
ble_pack VPP_VDDQ.count_3_LC_5_13_3 { VPP_VDDQ.count_RNO[3], VPP_VDDQ.count[3], VPP_VDDQ.un1_count_1_cry_3_c }
ble_pack VPP_VDDQ.count_4_LC_5_13_4 { VPP_VDDQ.count_RNO[4], VPP_VDDQ.count[4], VPP_VDDQ.un1_count_1_cry_4_c }
ble_pack VPP_VDDQ.count_5_LC_5_13_5 { VPP_VDDQ.count_RNO[5], VPP_VDDQ.count[5], VPP_VDDQ.un1_count_1_cry_5_c }
ble_pack VPP_VDDQ.count_6_LC_5_13_6 { VPP_VDDQ.count_RNO[6], VPP_VDDQ.count[6], VPP_VDDQ.un1_count_1_cry_6_c }
ble_pack VPP_VDDQ.count_7_LC_5_13_7 { VPP_VDDQ.count_RNO[7], VPP_VDDQ.count[7], VPP_VDDQ.un1_count_1_cry_7_c }
clb_pack LT_5_13 { VPP_VDDQ.count_0_LC_5_13_0, VPP_VDDQ.count_1_LC_5_13_1, VPP_VDDQ.count_2_LC_5_13_2, VPP_VDDQ.count_3_LC_5_13_3, VPP_VDDQ.count_4_LC_5_13_4, VPP_VDDQ.count_5_LC_5_13_5, VPP_VDDQ.count_6_LC_5_13_6, VPP_VDDQ.count_7_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack VPP_VDDQ.count_8_LC_5_14_0 { VPP_VDDQ.count_RNO[8], VPP_VDDQ.count[8], VPP_VDDQ.un1_count_1_cry_8_c }
ble_pack VPP_VDDQ.count_9_LC_5_14_1 { VPP_VDDQ.count_RNO[9], VPP_VDDQ.count[9], VPP_VDDQ.un1_count_1_cry_9_c }
ble_pack VPP_VDDQ.count_10_LC_5_14_2 { VPP_VDDQ.count_RNO[10], VPP_VDDQ.count[10], VPP_VDDQ.un1_count_1_cry_10_c }
ble_pack VPP_VDDQ.count_11_LC_5_14_3 { VPP_VDDQ.count_RNO[11], VPP_VDDQ.count[11], VPP_VDDQ.un1_count_1_cry_11_c }
ble_pack VPP_VDDQ.count_12_LC_5_14_4 { VPP_VDDQ.count_RNO[12], VPP_VDDQ.count[12], VPP_VDDQ.un1_count_1_cry_12_c }
ble_pack VPP_VDDQ.count_13_LC_5_14_5 { VPP_VDDQ.count_RNO[13], VPP_VDDQ.count[13], VPP_VDDQ.un1_count_1_cry_13_c }
ble_pack VPP_VDDQ.count_14_LC_5_14_6 { VPP_VDDQ.count_RNO[14], VPP_VDDQ.count[14], VPP_VDDQ.un1_count_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_5_14_7 { VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_5_14 { VPP_VDDQ.count_8_LC_5_14_0, VPP_VDDQ.count_9_LC_5_14_1, VPP_VDDQ.count_10_LC_5_14_2, VPP_VDDQ.count_11_LC_5_14_3, VPP_VDDQ.count_12_LC_5_14_4, VPP_VDDQ.count_13_LC_5_14_5, VPP_VDDQ.count_14_LC_5_14_6, VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack VPP_VDDQ.count_esr_15_LC_5_15_0 { VPP_VDDQ.count_esr_RNO[15], VPP_VDDQ.count_esr[15] }
clb_pack LT_5_15 { VPP_VDDQ.count_esr_15_LC_5_15_0 }
set_location LT_5_15 5 15
ble_pack POWERLED.un1_count_1_cry_1_c_LC_6_3_0 { POWERLED.un1_count_1_cry_1_c }
ble_pack POWERLED.count_2_LC_6_3_1 { POWERLED.count_RNO[2], POWERLED.count[2], POWERLED.un1_count_1_cry_2_c }
ble_pack POWERLED.count_3_LC_6_3_2 { POWERLED.count_RNO[3], POWERLED.count[3], POWERLED.un1_count_1_cry_3_c }
ble_pack POWERLED.count_4_LC_6_3_3 { POWERLED.count_RNO[4], POWERLED.count[4], POWERLED.un1_count_1_cry_4_c }
ble_pack POWERLED.count_5_LC_6_3_4 { POWERLED.count_RNO[5], POWERLED.count[5], POWERLED.un1_count_1_cry_5_c }
ble_pack POWERLED.count_6_LC_6_3_5 { POWERLED.count_RNO[6], POWERLED.count[6], POWERLED.un1_count_1_cry_6_c }
ble_pack POWERLED.count_7_LC_6_3_6 { POWERLED.count_RNO[7], POWERLED.count[7], POWERLED.un1_count_1_cry_7_c }
ble_pack POWERLED.count_8_LC_6_3_7 { POWERLED.count_RNO[8], POWERLED.count[8], POWERLED.un1_count_1_cry_8_c }
clb_pack LT_6_3 { POWERLED.un1_count_1_cry_1_c_LC_6_3_0, POWERLED.count_2_LC_6_3_1, POWERLED.count_3_LC_6_3_2, POWERLED.count_4_LC_6_3_3, POWERLED.count_5_LC_6_3_4, POWERLED.count_6_LC_6_3_5, POWERLED.count_7_LC_6_3_6, POWERLED.count_8_LC_6_3_7 }
set_location LT_6_3 6 3
ble_pack POWERLED.count_9_LC_6_4_0 { POWERLED.count_RNO[9], POWERLED.count[9], POWERLED.un1_count_1_cry_9_c }
ble_pack POWERLED.count_10_LC_6_4_1 { POWERLED.count_RNO[10], POWERLED.count[10], POWERLED.un1_count_1_cry_10_c }
ble_pack POWERLED.count_11_LC_6_4_2 { POWERLED.count_RNO[11], POWERLED.count[11], POWERLED.un1_count_1_cry_11_c }
ble_pack POWERLED.count_12_LC_6_4_3 { POWERLED.count_RNO[12], POWERLED.count[12], POWERLED.un1_count_1_cry_12_c }
ble_pack POWERLED.count_13_LC_6_4_4 { POWERLED.count_RNO[13], POWERLED.count[13], POWERLED.un1_count_1_cry_13_c }
ble_pack POWERLED.count_14_LC_6_4_5 { POWERLED.count_RNO[14], POWERLED.count[14], POWERLED.un1_count_1_cry_14_c }
ble_pack POWERLED.un1_count_1_cry_14_c_THRU_CRY_0_LC_6_4_6 { POWERLED.un1_count_1_cry_14_c_THRU_CRY_0 }
ble_pack POWERLED.un1_count_1_cry_14_c_THRU_CRY_1_LC_6_4_7 { POWERLED.un1_count_1_cry_14_c_THRU_CRY_1 }
clb_pack LT_6_4 { POWERLED.count_9_LC_6_4_0, POWERLED.count_10_LC_6_4_1, POWERLED.count_11_LC_6_4_2, POWERLED.count_12_LC_6_4_3, POWERLED.count_13_LC_6_4_4, POWERLED.count_14_LC_6_4_5, POWERLED.un1_count_1_cry_14_c_THRU_CRY_0_LC_6_4_6, POWERLED.un1_count_1_cry_14_c_THRU_CRY_1_LC_6_4_7 }
set_location LT_6_4 6 4
ble_pack POWERLED.count_esr_15_LC_6_5_0 { POWERLED.count_esr_RNO[15], POWERLED.count_esr[15] }
clb_pack LT_6_5 { POWERLED.count_esr_15_LC_6_5_0 }
set_location LT_6_5 6 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_6_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_6_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_6_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_6_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_6_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_6_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_6_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_6_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_sbtinv[8] }
clb_pack LT_6_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_6_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_6_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_6_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_6_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_6_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_6_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_6_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_6_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_6_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_6_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_6_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_6_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_6_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_6_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_6_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_sbtinv[8] }
clb_pack LT_6_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_6_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_6_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_6_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_6_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_6_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_6_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_6_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_6_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_6_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_6_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_6_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_6_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_6_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_6_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_6_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_sbtinv[8] }
clb_pack LT_6_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_6_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_6_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_6_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_6_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_6_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_6_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_6_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_6_8_7 }
set_location LT_6_8 6 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_6_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_6_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_6_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_6_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_6_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_6_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_6_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_6_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_sbtinv[8] }
clb_pack LT_6_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_6_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_6_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_6_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_6_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_6_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_6_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_6_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack POWERLED.dutycycle_RNIJL1R1_6_LC_6_10_0 { POWERLED.dutycycle_RNIJL1R1[6] }
ble_pack POWERLED.dutycycle_fast_RNIMOAE_5_LC_6_10_1 { POWERLED.dutycycle_fast_RNIMOAE[5] }
ble_pack POWERLED.dutycycle_RNIEJ021_4_LC_6_10_2 { POWERLED.dutycycle_RNIEJ021[4] }
ble_pack POWERLED.dutycycle_RNIQAI81_4_LC_6_10_3 { POWERLED.dutycycle_RNIQAI81[4] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_6_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i }
ble_pack POWERLED.dutycycle_RNI53MG_14_LC_6_10_5 { POWERLED.dutycycle_RNI53MG[14] }
ble_pack POWERLED.dutycycle_fast_RNIVCSK_5_LC_6_10_6 { POWERLED.dutycycle_fast_RNIVCSK[5] }
ble_pack POWERLED.dutycycle_fast_RNI8MSK_5_LC_6_10_7 { POWERLED.dutycycle_fast_RNI8MSK[5] }
clb_pack LT_6_10 { POWERLED.dutycycle_RNIJL1R1_6_LC_6_10_0, POWERLED.dutycycle_fast_RNIMOAE_5_LC_6_10_1, POWERLED.dutycycle_RNIEJ021_4_LC_6_10_2, POWERLED.dutycycle_RNIQAI81_4_LC_6_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_6_10_4, POWERLED.dutycycle_RNI53MG_14_LC_6_10_5, POWERLED.dutycycle_fast_RNIVCSK_5_LC_6_10_6, POWERLED.dutycycle_fast_RNI8MSK_5_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack POWERLED.dutycycle_RNIJNBA1_6_LC_6_11_0 { POWERLED.dutycycle_RNIJNBA1[6] }
ble_pack POWERLED.dutycycle_RNIOQLJ_4_LC_6_11_1 { POWERLED.dutycycle_RNIOQLJ[4] }
ble_pack POWERLED.dutycycle_RNIM0TE_8_LC_6_11_2 { POWERLED.dutycycle_RNIM0TE[8] }
ble_pack POWERLED.dutycycle_RNIUUB41_6_LC_6_11_3 { POWERLED.dutycycle_RNIUUB41[6] }
ble_pack POWERLED.dutycycle_RNIB1FL_8_LC_6_11_4 { POWERLED.dutycycle_RNIB1FL[8] }
ble_pack POWERLED.dutycycle_fast_RNILMLM_6_LC_6_11_5 { POWERLED.dutycycle_fast_RNILMLM[6] }
ble_pack POWERLED.dutycycle_RNI84C11_14_LC_6_11_6 { POWERLED.dutycycle_RNI84C11[14] }
ble_pack POWERLED.dutycycle_RNIQ09G1_10_LC_6_11_7 { POWERLED.dutycycle_RNIQ09G1[10] }
clb_pack LT_6_11 { POWERLED.dutycycle_RNIJNBA1_6_LC_6_11_0, POWERLED.dutycycle_RNIOQLJ_4_LC_6_11_1, POWERLED.dutycycle_RNIM0TE_8_LC_6_11_2, POWERLED.dutycycle_RNIUUB41_6_LC_6_11_3, POWERLED.dutycycle_RNIB1FL_8_LC_6_11_4, POWERLED.dutycycle_fast_RNILMLM_6_LC_6_11_5, POWERLED.dutycycle_RNI84C11_14_LC_6_11_6, POWERLED.dutycycle_RNIQ09G1_10_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack POWERLED.dutycycle_RNIO2TE_9_LC_6_12_0 { POWERLED.dutycycle_RNIO2TE[9] }
ble_pack POWERLED.dutycycle_RNI34C41_8_LC_6_12_1 { POWERLED.dutycycle_RNI34C41[8] }
ble_pack POWERLED.dutycycle_RNI73C11_15_LC_6_12_2 { POWERLED.dutycycle_RNI73C11[15] }
ble_pack POWERLED.dutycycle_RNIE4FL_9_LC_6_12_3 { POWERLED.dutycycle_RNIE4FL[9] }
ble_pack POWERLED.dutycycle_RNI2V0P_10_LC_6_12_4 { POWERLED.dutycycle_RNI2V0P[10] }
ble_pack POWERLED.dutycycle_RNI712I1_15_LC_6_12_5 { POWERLED.dutycycle_RNI712I1[15] }
ble_pack POWERLED.dutycycle_RNIO18N_9_LC_6_12_6 { POWERLED.dutycycle_RNIO18N[9] }
ble_pack POWERLED.dutycycle_RNIC8C11_15_LC_6_12_7 { POWERLED.dutycycle_RNIC8C11[15] }
clb_pack LT_6_12 { POWERLED.dutycycle_RNIO2TE_9_LC_6_12_0, POWERLED.dutycycle_RNI34C41_8_LC_6_12_1, POWERLED.dutycycle_RNI73C11_15_LC_6_12_2, POWERLED.dutycycle_RNIE4FL_9_LC_6_12_3, POWERLED.dutycycle_RNI2V0P_10_LC_6_12_4, POWERLED.dutycycle_RNI712I1_15_LC_6_12_5, POWERLED.dutycycle_RNIO18N_9_LC_6_12_6, POWERLED.dutycycle_RNIC8C11_15_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack POWERLED.dutycycle_RNI31MG_12_LC_6_13_0 { POWERLED.dutycycle_RNI31MG[12] }
ble_pack POWERLED.dutycycle_RNI31MG_0_12_LC_6_13_1 { POWERLED.dutycycle_RNI31MG_0[12] }
ble_pack POWERLED.func_state_RNI7LE01_0_LC_6_13_2 { POWERLED.func_state_RNI7LE01[0] }
ble_pack POWERLED.func_state_RNI446AD_0_LC_6_13_3 { POWERLED.func_state_RNI446AD[0] }
ble_pack POWERLED.dutycycle_RNI75MG_15_LC_6_13_6 { POWERLED.dutycycle_RNI75MG[15] }
clb_pack LT_6_13 { POWERLED.dutycycle_RNI31MG_12_LC_6_13_0, POWERLED.dutycycle_RNI31MG_0_12_LC_6_13_1, POWERLED.func_state_RNI7LE01_0_LC_6_13_2, POWERLED.func_state_RNI446AD_0_LC_6_13_3, POWERLED.dutycycle_RNI75MG_15_LC_6_13_6 }
set_location LT_6_13 6 13
ble_pack VPP_VDDQ.curr_state_RNIDNTT1_0_LC_6_14_0 { VPP_VDDQ.curr_state_RNIDNTT1[0] }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_6_14_2 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_0 }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_LC_6_14_3 { VPP_VDDQ.delayed_vddq_pwrgd_RNO, VPP_VDDQ.delayed_vddq_pwrgd }
ble_pack VPP_VDDQ.curr_state_RNI8I855_0_LC_6_14_4 { VPP_VDDQ.curr_state_RNI8I855[0] }
ble_pack POWERLED.G_111_LC_6_14_5 { POWERLED.G_111 }
ble_pack VPP_VDDQ.curr_state_RNINMKE1_1_LC_6_14_6 { VPP_VDDQ.curr_state_RNINMKE1[1] }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNO_1_LC_6_14_7 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_1 }
clb_pack LT_6_14 { VPP_VDDQ.curr_state_RNIDNTT1_0_LC_6_14_0, VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_6_14_2, VPP_VDDQ.delayed_vddq_pwrgd_LC_6_14_3, VPP_VDDQ.curr_state_RNI8I855_0_LC_6_14_4, POWERLED.G_111_LC_6_14_5, VPP_VDDQ.curr_state_RNINMKE1_1_LC_6_14_6, VPP_VDDQ.delayed_vddq_pwrgd_RNO_1_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack VPP_VDDQ.count_esr_RNO_0_15_LC_6_15_7 { VPP_VDDQ.count_esr_RNO_0[15] }
clb_pack LT_6_15 { VPP_VDDQ.count_esr_RNO_0_15_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack PCH_PWRGD.un2_sys_pwrok_LC_7_1_0 { PCH_PWRGD.un2_sys_pwrok }
ble_pack PCH_PWRGD.curr_state_RNIC5474_0_LC_7_1_1 { PCH_PWRGD.curr_state_RNIC5474[0] }
ble_pack PCH_PWRGD.curr_state_RNI7N705_0_LC_7_1_2 { PCH_PWRGD.curr_state_RNI7N705[0] }
ble_pack PCH_PWRGD.curr_state_RNIHKNI1_0_LC_7_1_6 { PCH_PWRGD.curr_state_RNIHKNI1[0] }
clb_pack LT_7_1 { PCH_PWRGD.un2_sys_pwrok_LC_7_1_0, PCH_PWRGD.curr_state_RNIC5474_0_LC_7_1_1, PCH_PWRGD.curr_state_RNI7N705_0_LC_7_1_2, PCH_PWRGD.curr_state_RNIHKNI1_0_LC_7_1_6 }
set_location LT_7_1 7 1
ble_pack PCH_PWRGD.curr_state_0_LC_7_2_4 { PCH_PWRGD.curr_state_7_1_0_.m4, PCH_PWRGD.curr_state[0] }
ble_pack PCH_PWRGD.curr_state_1_LC_7_2_5 { PCH_PWRGD.curr_state_7_1_0_.m6, PCH_PWRGD.curr_state[1] }
ble_pack PCH_PWRGD.pch_pwrok_LC_7_2_6 { PCH_PWRGD.pch_pwrok_RNO, PCH_PWRGD.pch_pwrok }
clb_pack LT_7_2 { PCH_PWRGD.curr_state_0_LC_7_2_4, PCH_PWRGD.curr_state_1_LC_7_2_5, PCH_PWRGD.pch_pwrok_LC_7_2_6 }
set_location LT_7_2 7 2
ble_pack PCH_PWRGD.count_esr_RNO_0_15_LC_7_3_6 { PCH_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_7_3 { PCH_PWRGD.count_esr_RNO_0_15_LC_7_3_6 }
set_location LT_7_3 7 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_7_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i }
clb_pack LT_7_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_7_6_4 }
set_location LT_7_6 7 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_7_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i }
clb_pack LT_7_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_7_7_5 }
set_location LT_7_7 7 7
ble_pack POWERLED.func_state_RNIAA8L4_0_LC_7_8_0 { POWERLED.func_state_RNIAA8L4[0] }
ble_pack POWERLED.dutycycle_RNI4I7Q_5_LC_7_8_1 { POWERLED.dutycycle_RNI4I7Q[5] }
ble_pack POWERLED.dutycycle_RNI2GLJ3_5_LC_7_8_2 { POWERLED.dutycycle_RNI2GLJ3[5] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_7_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i }
ble_pack POWERLED.dutycycle_RNI4I7Q_0_5_LC_7_8_6 { POWERLED.dutycycle_RNI4I7Q_0[5] }
clb_pack LT_7_8 { POWERLED.func_state_RNIAA8L4_0_LC_7_8_0, POWERLED.dutycycle_RNI4I7Q_5_LC_7_8_1, POWERLED.dutycycle_RNI2GLJ3_5_LC_7_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_7_8_3, POWERLED.dutycycle_RNI4I7Q_0_5_LC_7_8_6 }
set_location LT_7_8 7 8
ble_pack POWERLED.dutycycle_5_LC_7_9_6 { POWERLED.dutycycle_RNO[5], POWERLED.dutycycle[5] }
clb_pack LT_7_9 { POWERLED.dutycycle_5_LC_7_9_6 }
set_location LT_7_9 7 9
ble_pack POWERLED.dutycycle_RNI6NI81_5_LC_7_10_1 { POWERLED.dutycycle_RNI6NI81[5] }
ble_pack POWERLED.dutycycle_6_LC_7_10_2 { POWERLED.dutycycle_RNO[6], POWERLED.dutycycle[6] }
ble_pack POWERLED.dutycycle_RNIK4I81_6_LC_7_10_3 { POWERLED.dutycycle_RNIK4I81[6] }
ble_pack POWERLED.dutycycle_2_LC_7_10_4 { POWERLED.dutycycle_RNO[2], POWERLED.dutycycle[2] }
ble_pack POWERLED.dutycycle_fast_RNI2GSK_6_LC_7_10_5 { POWERLED.dutycycle_fast_RNI2GSK[6] }
ble_pack POWERLED.dutycycle_fast_6_LC_7_10_6 { POWERLED.dutycycle_fast_RNO[6], POWERLED.dutycycle_fast[6] }
ble_pack POWERLED.dutycycle_fast_RNIBPSK_6_LC_7_10_7 { POWERLED.dutycycle_fast_RNIBPSK[6] }
clb_pack LT_7_10 { POWERLED.dutycycle_RNI6NI81_5_LC_7_10_1, POWERLED.dutycycle_6_LC_7_10_2, POWERLED.dutycycle_RNIK4I81_6_LC_7_10_3, POWERLED.dutycycle_2_LC_7_10_4, POWERLED.dutycycle_fast_RNI2GSK_6_LC_7_10_5, POWERLED.dutycycle_fast_6_LC_7_10_6, POWERLED.dutycycle_fast_RNIBPSK_6_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack POWERLED.dutycycle_cry_c_0_THRU_CRY_0_LC_7_11_0 { POWERLED.dutycycle_cry_c_0_THRU_CRY_0 }
ble_pack POWERLED.dutycycle_RNO_0_0_LC_7_11_1 { POWERLED.dutycycle_RNO_0[0], POWERLED.dutycycle_cry_c[0] }
ble_pack POWERLED.dutycycle_RNO_0_1_LC_7_11_2 { POWERLED.dutycycle_RNO_0[1], POWERLED.dutycycle_cry_c[1] }
ble_pack POWERLED.dutycycle_RNO_1_2_LC_7_11_3 { POWERLED.dutycycle_RNO_1[2], POWERLED.dutycycle_cry_c[2] }
ble_pack POWERLED.dutycycle_3_LC_7_11_4 { POWERLED.dutycycle_RNO[3], POWERLED.dutycycle[3], POWERLED.dutycycle_cry_c[3] }
ble_pack POWERLED.dutycycle_4_LC_7_11_5 { POWERLED.dutycycle_RNO[4], POWERLED.dutycycle[4], POWERLED.dutycycle_cry_c[4] }
ble_pack POWERLED.dutycycle_cry_c_RNIV95M9_4_LC_7_11_6 { POWERLED.dutycycle_cry_c_RNIV95M9[4], POWERLED.dutycycle_cry_c[5] }
ble_pack POWERLED.dutycycle_cry_c_RNI1C5M9_5_LC_7_11_7 { POWERLED.dutycycle_cry_c_RNI1C5M9[5], POWERLED.dutycycle_cry_c[6] }
clb_pack LT_7_11 { POWERLED.dutycycle_cry_c_0_THRU_CRY_0_LC_7_11_0, POWERLED.dutycycle_RNO_0_0_LC_7_11_1, POWERLED.dutycycle_RNO_0_1_LC_7_11_2, POWERLED.dutycycle_RNO_1_2_LC_7_11_3, POWERLED.dutycycle_3_LC_7_11_4, POWERLED.dutycycle_4_LC_7_11_5, POWERLED.dutycycle_cry_c_RNIV95M9_4_LC_7_11_6, POWERLED.dutycycle_cry_c_RNI1C5M9_5_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack POWERLED.dutycycle_7_LC_7_12_0 { POWERLED.dutycycle_RNO[7], POWERLED.dutycycle[7], POWERLED.dutycycle_cry_c[7] }
ble_pack POWERLED.dutycycle_8_LC_7_12_1 { POWERLED.dutycycle_RNO[8], POWERLED.dutycycle[8], POWERLED.dutycycle_cry_c[8] }
ble_pack POWERLED.dutycycle_9_LC_7_12_2 { POWERLED.dutycycle_RNO[9], POWERLED.dutycycle[9], POWERLED.dutycycle_cry_c[9] }
ble_pack POWERLED.dutycycle_10_LC_7_12_3 { POWERLED.dutycycle_RNO[10], POWERLED.dutycycle[10], POWERLED.dutycycle_cry_c[10] }
ble_pack POWERLED.dutycycle_11_LC_7_12_4 { POWERLED.dutycycle_RNO[11], POWERLED.dutycycle[11], POWERLED.dutycycle_cry_c[11] }
ble_pack POWERLED.dutycycle_12_LC_7_12_5 { POWERLED.dutycycle_RNO[12], POWERLED.dutycycle[12], POWERLED.dutycycle_cry_c[12] }
ble_pack POWERLED.dutycycle_13_LC_7_12_6 { POWERLED.dutycycle_RNO[13], POWERLED.dutycycle[13], POWERLED.dutycycle_cry_c[13] }
ble_pack POWERLED.dutycycle_14_LC_7_12_7 { POWERLED.dutycycle_RNO[14], POWERLED.dutycycle[14], POWERLED.dutycycle_cry_c[14] }
clb_pack LT_7_12 { POWERLED.dutycycle_7_LC_7_12_0, POWERLED.dutycycle_8_LC_7_12_1, POWERLED.dutycycle_9_LC_7_12_2, POWERLED.dutycycle_10_LC_7_12_3, POWERLED.dutycycle_11_LC_7_12_4, POWERLED.dutycycle_12_LC_7_12_5, POWERLED.dutycycle_13_LC_7_12_6, POWERLED.dutycycle_14_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack POWERLED.dutycycle_15_LC_7_13_0 { POWERLED.dutycycle_RNO[15], POWERLED.dutycycle[15] }
ble_pack POWERLED.func_state_RNIROMF7_0_LC_7_13_1 { POWERLED.func_state_RNIROMF7[0] }
clb_pack LT_7_13 { POWERLED.dutycycle_15_LC_7_13_0, POWERLED.func_state_RNIROMF7_0_LC_7_13_1 }
set_location LT_7_13 7 13
ble_pack VPP_VDDQ.curr_state_1_LC_7_14_3 { VPP_VDDQ.curr_state_RNO[1], VPP_VDDQ.curr_state[1] }
ble_pack VPP_VDDQ.curr_state_0_LC_7_14_4 { VPP_VDDQ.curr_state_RNO[0], VPP_VDDQ.curr_state[0] }
clb_pack LT_7_14 { VPP_VDDQ.curr_state_1_LC_7_14_3, VPP_VDDQ.curr_state_0_LC_7_14_4 }
set_location LT_7_14 7 14
ble_pack PCH_PWRGD.count_0_LC_8_1_0 { PCH_PWRGD.count_RNO[0], PCH_PWRGD.count[0], PCH_PWRGD.un1_count_1_cry_0_c }
ble_pack PCH_PWRGD.count_1_LC_8_1_1 { PCH_PWRGD.count_RNO[1], PCH_PWRGD.count[1], PCH_PWRGD.un1_count_1_cry_1_c }
ble_pack PCH_PWRGD.count_2_LC_8_1_2 { PCH_PWRGD.count_RNO[2], PCH_PWRGD.count[2], PCH_PWRGD.un1_count_1_cry_2_c }
ble_pack PCH_PWRGD.count_3_LC_8_1_3 { PCH_PWRGD.count_RNO[3], PCH_PWRGD.count[3], PCH_PWRGD.un1_count_1_cry_3_c }
ble_pack PCH_PWRGD.count_4_LC_8_1_4 { PCH_PWRGD.count_RNO[4], PCH_PWRGD.count[4], PCH_PWRGD.un1_count_1_cry_4_c }
ble_pack PCH_PWRGD.count_5_LC_8_1_5 { PCH_PWRGD.count_RNO[5], PCH_PWRGD.count[5], PCH_PWRGD.un1_count_1_cry_5_c }
ble_pack PCH_PWRGD.count_6_LC_8_1_6 { PCH_PWRGD.count_RNO[6], PCH_PWRGD.count[6], PCH_PWRGD.un1_count_1_cry_6_c }
ble_pack PCH_PWRGD.count_7_LC_8_1_7 { PCH_PWRGD.count_RNO[7], PCH_PWRGD.count[7], PCH_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_8_1 { PCH_PWRGD.count_0_LC_8_1_0, PCH_PWRGD.count_1_LC_8_1_1, PCH_PWRGD.count_2_LC_8_1_2, PCH_PWRGD.count_3_LC_8_1_3, PCH_PWRGD.count_4_LC_8_1_4, PCH_PWRGD.count_5_LC_8_1_5, PCH_PWRGD.count_6_LC_8_1_6, PCH_PWRGD.count_7_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack PCH_PWRGD.count_8_LC_8_2_0 { PCH_PWRGD.count_RNO[8], PCH_PWRGD.count[8], PCH_PWRGD.un1_count_1_cry_8_c }
ble_pack PCH_PWRGD.count_9_LC_8_2_1 { PCH_PWRGD.count_RNO[9], PCH_PWRGD.count[9], PCH_PWRGD.un1_count_1_cry_9_c }
ble_pack PCH_PWRGD.count_10_LC_8_2_2 { PCH_PWRGD.count_RNO[10], PCH_PWRGD.count[10], PCH_PWRGD.un1_count_1_cry_10_c }
ble_pack PCH_PWRGD.count_11_LC_8_2_3 { PCH_PWRGD.count_RNO[11], PCH_PWRGD.count[11], PCH_PWRGD.un1_count_1_cry_11_c }
ble_pack PCH_PWRGD.count_12_LC_8_2_4 { PCH_PWRGD.count_RNO[12], PCH_PWRGD.count[12], PCH_PWRGD.un1_count_1_cry_12_c }
ble_pack PCH_PWRGD.count_13_LC_8_2_5 { PCH_PWRGD.count_RNO[13], PCH_PWRGD.count[13], PCH_PWRGD.un1_count_1_cry_13_c }
ble_pack PCH_PWRGD.count_14_LC_8_2_6 { PCH_PWRGD.count_RNO[14], PCH_PWRGD.count[14], PCH_PWRGD.un1_count_1_cry_14_c }
ble_pack PCH_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_8_2_7 { PCH_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_8_2 { PCH_PWRGD.count_8_LC_8_2_0, PCH_PWRGD.count_9_LC_8_2_1, PCH_PWRGD.count_10_LC_8_2_2, PCH_PWRGD.count_11_LC_8_2_3, PCH_PWRGD.count_12_LC_8_2_4, PCH_PWRGD.count_13_LC_8_2_5, PCH_PWRGD.count_14_LC_8_2_6, PCH_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack PCH_PWRGD.count_esr_15_LC_8_3_0 { PCH_PWRGD.count_esr_RNO[15], PCH_PWRGD.count_esr[15] }
clb_pack LT_8_3 { PCH_PWRGD.count_esr_15_LC_8_3_0 }
set_location LT_8_3 8 3
ble_pack COUNTER.counter_2_LC_8_4_2 { COUNTER.counter_RNO[2], COUNTER.counter[2] }
ble_pack COUNTER.un4_counter_0_c_RNO_LC_8_4_4 { COUNTER.un4_counter_0_c_RNO }
ble_pack COUNTER.counter_4_LC_8_4_5 { COUNTER.counter_RNO[4], COUNTER.counter[4] }
ble_pack COUNTER.counter_3_LC_8_4_7 { COUNTER.counter_RNO[3], COUNTER.counter[3] }
clb_pack LT_8_4 { COUNTER.counter_2_LC_8_4_2, COUNTER.un4_counter_0_c_RNO_LC_8_4_4, COUNTER.counter_4_LC_8_4_5, COUNTER.counter_3_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack COUNTER.counter_1_cry_1_c_LC_8_5_0 { COUNTER.counter_1_cry_1_c }
ble_pack COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_8_5_1 { COUNTER.counter_1_cry_1_THRU_LUT4_0, COUNTER.counter_1_cry_2_c }
ble_pack COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_8_5_2 { COUNTER.counter_1_cry_2_THRU_LUT4_0, COUNTER.counter_1_cry_3_c }
ble_pack COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_8_5_3 { COUNTER.counter_1_cry_3_THRU_LUT4_0, COUNTER.counter_1_cry_4_c }
ble_pack COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_8_5_4 { COUNTER.counter_1_cry_4_THRU_LUT4_0, COUNTER.counter_1_cry_5_c }
ble_pack COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_8_5_5 { COUNTER.counter_1_cry_5_THRU_LUT4_0, COUNTER.counter_1_cry_6_c }
ble_pack COUNTER.counter_7_LC_8_5_6 { COUNTER.counter_RNO[7], COUNTER.counter[7], COUNTER.counter_1_cry_7_c }
ble_pack COUNTER.counter_8_LC_8_5_7 { COUNTER.counter_RNO[8], COUNTER.counter[8], COUNTER.counter_1_cry_8_c }
clb_pack LT_8_5 { COUNTER.counter_1_cry_1_c_LC_8_5_0, COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_8_5_1, COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_8_5_2, COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_8_5_3, COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_8_5_4, COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_8_5_5, COUNTER.counter_7_LC_8_5_6, COUNTER.counter_8_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack COUNTER.counter_9_LC_8_6_0 { COUNTER.counter_RNO[9], COUNTER.counter[9], COUNTER.counter_1_cry_9_c }
ble_pack COUNTER.counter_10_LC_8_6_1 { COUNTER.counter_RNO[10], COUNTER.counter[10], COUNTER.counter_1_cry_10_c }
ble_pack COUNTER.counter_11_LC_8_6_2 { COUNTER.counter_RNO[11], COUNTER.counter[11], COUNTER.counter_1_cry_11_c }
ble_pack COUNTER.counter_12_LC_8_6_3 { COUNTER.counter_RNO[12], COUNTER.counter[12], COUNTER.counter_1_cry_12_c }
ble_pack COUNTER.counter_13_LC_8_6_4 { COUNTER.counter_RNO[13], COUNTER.counter[13], COUNTER.counter_1_cry_13_c }
ble_pack COUNTER.counter_14_LC_8_6_5 { COUNTER.counter_RNO[14], COUNTER.counter[14], COUNTER.counter_1_cry_14_c }
ble_pack COUNTER.counter_15_LC_8_6_6 { COUNTER.counter_RNO[15], COUNTER.counter[15], COUNTER.counter_1_cry_15_c }
ble_pack COUNTER.counter_16_LC_8_6_7 { COUNTER.counter_RNO[16], COUNTER.counter[16], COUNTER.counter_1_cry_16_c }
clb_pack LT_8_6 { COUNTER.counter_9_LC_8_6_0, COUNTER.counter_10_LC_8_6_1, COUNTER.counter_11_LC_8_6_2, COUNTER.counter_12_LC_8_6_3, COUNTER.counter_13_LC_8_6_4, COUNTER.counter_14_LC_8_6_5, COUNTER.counter_15_LC_8_6_6, COUNTER.counter_16_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack COUNTER.counter_17_LC_8_7_0 { COUNTER.counter_RNO[17], COUNTER.counter[17], COUNTER.counter_1_cry_17_c }
ble_pack COUNTER.counter_18_LC_8_7_1 { COUNTER.counter_RNO[18], COUNTER.counter[18], COUNTER.counter_1_cry_18_c }
ble_pack COUNTER.counter_19_LC_8_7_2 { COUNTER.counter_RNO[19], COUNTER.counter[19], COUNTER.counter_1_cry_19_c }
ble_pack COUNTER.counter_20_LC_8_7_3 { COUNTER.counter_RNO[20], COUNTER.counter[20], COUNTER.counter_1_cry_20_c }
ble_pack COUNTER.counter_21_LC_8_7_4 { COUNTER.counter_RNO[21], COUNTER.counter[21], COUNTER.counter_1_cry_21_c }
ble_pack COUNTER.counter_22_LC_8_7_5 { COUNTER.counter_RNO[22], COUNTER.counter[22], COUNTER.counter_1_cry_22_c }
ble_pack COUNTER.counter_23_LC_8_7_6 { COUNTER.counter_RNO[23], COUNTER.counter[23], COUNTER.counter_1_cry_23_c }
ble_pack COUNTER.counter_24_LC_8_7_7 { COUNTER.counter_RNO[24], COUNTER.counter[24], COUNTER.counter_1_cry_24_c }
clb_pack LT_8_7 { COUNTER.counter_17_LC_8_7_0, COUNTER.counter_18_LC_8_7_1, COUNTER.counter_19_LC_8_7_2, COUNTER.counter_20_LC_8_7_3, COUNTER.counter_21_LC_8_7_4, COUNTER.counter_22_LC_8_7_5, COUNTER.counter_23_LC_8_7_6, COUNTER.counter_24_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack COUNTER.counter_25_LC_8_8_0 { COUNTER.counter_RNO[25], COUNTER.counter[25], COUNTER.counter_1_cry_25_c }
ble_pack COUNTER.counter_26_LC_8_8_1 { COUNTER.counter_RNO[26], COUNTER.counter[26], COUNTER.counter_1_cry_26_c }
ble_pack COUNTER.counter_27_LC_8_8_2 { COUNTER.counter_RNO[27], COUNTER.counter[27], COUNTER.counter_1_cry_27_c }
ble_pack COUNTER.counter_28_LC_8_8_3 { COUNTER.counter_RNO[28], COUNTER.counter[28], COUNTER.counter_1_cry_28_c }
ble_pack COUNTER.counter_29_LC_8_8_4 { COUNTER.counter_RNO[29], COUNTER.counter[29], COUNTER.counter_1_cry_29_c }
ble_pack COUNTER.counter_30_LC_8_8_5 { COUNTER.counter_RNO[30], COUNTER.counter[30], COUNTER.counter_1_cry_30_c }
ble_pack COUNTER.counter_31_LC_8_8_6 { COUNTER.counter_RNO[31], COUNTER.counter[31] }
ble_pack COUNTER.un4_counter_7_c_RNO_LC_8_8_7 { COUNTER.un4_counter_7_c_RNO }
clb_pack LT_8_8 { COUNTER.counter_25_LC_8_8_0, COUNTER.counter_26_LC_8_8_1, COUNTER.counter_27_LC_8_8_2, COUNTER.counter_28_LC_8_8_3, COUNTER.counter_29_LC_8_8_4, COUNTER.counter_30_LC_8_8_5, COUNTER.counter_31_LC_8_8_6, COUNTER.un4_counter_7_c_RNO_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack POWERLED.dutycycle_RNI5J285_5_LC_8_9_1 { POWERLED.dutycycle_RNI5J285[5] }
ble_pack POWERLED.func_state_RNI0AN05_0_0_LC_8_9_2 { POWERLED.func_state_RNI0AN05_0[0] }
ble_pack POWERLED.func_state_RNIV4PD6_1_LC_8_9_3 { POWERLED.func_state_RNIV4PD6[1] }
ble_pack POWERLED.func_state_RNI0AN05_0_LC_8_9_4 { POWERLED.func_state_RNI0AN05[0] }
ble_pack POWERLED.func_state_RNI1UHM1_0_LC_8_9_6 { POWERLED.func_state_RNI1UHM1[0] }
clb_pack LT_8_9 { POWERLED.dutycycle_RNI5J285_5_LC_8_9_1, POWERLED.func_state_RNI0AN05_0_0_LC_8_9_2, POWERLED.func_state_RNIV4PD6_1_LC_8_9_3, POWERLED.func_state_RNI0AN05_0_LC_8_9_4, POWERLED.func_state_RNI1UHM1_0_LC_8_9_6 }
set_location LT_8_9 8 9
ble_pack POWERLED.dutycycle_RNIFHLJ_0_LC_8_10_0 { POWERLED.dutycycle_RNIFHLJ[0] }
ble_pack POWERLED.dutycycle_RNI16B71_5_LC_8_10_1 { POWERLED.dutycycle_RNI16B71[5] }
ble_pack POWERLED.dutycycle_1_LC_8_10_2 { POWERLED.dutycycle_RNO[1], POWERLED.dutycycle[1] }
ble_pack POWERLED.dutycycle_RNIFHLJ_0_0_LC_8_10_4 { POWERLED.dutycycle_RNIFHLJ_0[0] }
ble_pack POWERLED.dutycycle_0_LC_8_10_5 { POWERLED.dutycycle_RNO[0], POWERLED.dutycycle[0] }
ble_pack POWERLED.dutycycle_fast_5_LC_8_10_7 { POWERLED.dutycycle_fast_RNO[5], POWERLED.dutycycle_fast[5] }
clb_pack LT_8_10 { POWERLED.dutycycle_RNIFHLJ_0_LC_8_10_0, POWERLED.dutycycle_RNI16B71_5_LC_8_10_1, POWERLED.dutycycle_1_LC_8_10_2, POWERLED.dutycycle_RNIFHLJ_0_0_LC_8_10_4, POWERLED.dutycycle_0_LC_8_10_5, POWERLED.dutycycle_fast_5_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack POWERLED.dutycycle_RNID2QT_15_LC_8_11_0 { POWERLED.dutycycle_RNID2QT[15] }
ble_pack POWERLED.dutycycle_RNI5QPT_2_LC_8_11_1 { POWERLED.dutycycle_RNI5QPT[2] }
ble_pack POWERLED.dutycycle_RNI1VLG_10_LC_8_11_2 { POWERLED.dutycycle_RNI1VLG[10] }
ble_pack POWERLED.dutycycle_RNIF3561_9_LC_8_11_3 { POWERLED.dutycycle_RNIF3561[9] }
ble_pack POWERLED.dutycycle_RNIC1QT_9_LC_8_11_4 { POWERLED.dutycycle_RNIC1QT[9] }
ble_pack POWERLED.dutycycle_RNIUTDP2_2_LC_8_11_5 { POWERLED.dutycycle_RNIUTDP2[2] }
ble_pack POWERLED.func_state_RNINTA34_1_LC_8_11_6 { POWERLED.func_state_RNINTA34[1] }
ble_pack POWERLED.func_state_RNI099CL_0_LC_8_11_7 { POWERLED.func_state_RNI099CL[0] }
clb_pack LT_8_11 { POWERLED.dutycycle_RNID2QT_15_LC_8_11_0, POWERLED.dutycycle_RNI5QPT_2_LC_8_11_1, POWERLED.dutycycle_RNI1VLG_10_LC_8_11_2, POWERLED.dutycycle_RNIF3561_9_LC_8_11_3, POWERLED.dutycycle_RNIC1QT_9_LC_8_11_4, POWERLED.dutycycle_RNIUTDP2_2_LC_8_11_5, POWERLED.func_state_RNINTA34_1_LC_8_11_6, POWERLED.func_state_RNI099CL_0_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack POWERLED.count_clk_RNIPG2D1_2_LC_8_12_0 { POWERLED.count_clk_RNIPG2D1[2] }
ble_pack POWERLED.count_clk_RNI2M0Q4_6_LC_8_12_1 { POWERLED.count_clk_RNI2M0Q4[6] }
ble_pack POWERLED.count_clk_RNI1DHM_6_LC_8_12_2 { POWERLED.count_clk_RNI1DHM[6] }
ble_pack POWERLED.count_clk_RNIBR4E9_6_LC_8_12_3 { POWERLED.count_clk_RNIBR4E9[6] }
ble_pack POWERLED.func_state_ns_0_i_0_0_a2_1_0_LC_8_12_4 { POWERLED.func_state_ns_0_i_0_0_a2_1[0] }
ble_pack POWERLED.count_clk_RNIP4HM_2_LC_8_12_5 { POWERLED.count_clk_RNIP4HM[2] }
ble_pack POWERLED.count_clk_RNIP6BO1_4_LC_8_12_6 { POWERLED.count_clk_RNIP6BO1[4] }
ble_pack POWERLED.count_clk_RNIS9OC3_4_LC_8_12_7 { POWERLED.count_clk_RNIS9OC3[4] }
clb_pack LT_8_12 { POWERLED.count_clk_RNIPG2D1_2_LC_8_12_0, POWERLED.count_clk_RNI2M0Q4_6_LC_8_12_1, POWERLED.count_clk_RNI1DHM_6_LC_8_12_2, POWERLED.count_clk_RNIBR4E9_6_LC_8_12_3, POWERLED.func_state_ns_0_i_0_0_a2_1_0_LC_8_12_4, POWERLED.count_clk_RNIP4HM_2_LC_8_12_5, POWERLED.count_clk_RNIP6BO1_4_LC_8_12_6, POWERLED.count_clk_RNIS9OC3_4_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack POWERLED.count_clk_0_LC_8_13_0 { POWERLED.count_clk_RNO[0], POWERLED.count_clk[0], POWERLED.un1_count_clk_1_cry_0_c }
ble_pack POWERLED.count_clk_1_LC_8_13_1 { POWERLED.count_clk_RNO[1], POWERLED.count_clk[1], POWERLED.un1_count_clk_1_cry_1_c }
ble_pack POWERLED.count_clk_2_LC_8_13_2 { POWERLED.count_clk_RNO[2], POWERLED.count_clk[2], POWERLED.un1_count_clk_1_cry_2_c }
ble_pack POWERLED.count_clk_3_LC_8_13_3 { POWERLED.count_clk_RNO[3], POWERLED.count_clk[3], POWERLED.un1_count_clk_1_cry_3_c }
ble_pack POWERLED.count_clk_4_LC_8_13_4 { POWERLED.count_clk_RNO[4], POWERLED.count_clk[4], POWERLED.un1_count_clk_1_cry_4_c }
ble_pack POWERLED.count_clk_5_LC_8_13_5 { POWERLED.count_clk_RNO[5], POWERLED.count_clk[5], POWERLED.un1_count_clk_1_cry_5_c }
ble_pack POWERLED.count_clk_6_LC_8_13_6 { POWERLED.count_clk_RNO[6], POWERLED.count_clk[6], POWERLED.un1_count_clk_1_cry_6_c }
ble_pack POWERLED.count_clk_7_LC_8_13_7 { POWERLED.count_clk_RNO[7], POWERLED.count_clk[7], POWERLED.un1_count_clk_1_cry_7_c }
clb_pack LT_8_13 { POWERLED.count_clk_0_LC_8_13_0, POWERLED.count_clk_1_LC_8_13_1, POWERLED.count_clk_2_LC_8_13_2, POWERLED.count_clk_3_LC_8_13_3, POWERLED.count_clk_4_LC_8_13_4, POWERLED.count_clk_5_LC_8_13_5, POWERLED.count_clk_6_LC_8_13_6, POWERLED.count_clk_7_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack POWERLED.count_clk_8_LC_8_14_0 { POWERLED.count_clk_RNO[8], POWERLED.count_clk[8], POWERLED.un1_count_clk_1_cry_8_c }
ble_pack POWERLED.count_clk_9_LC_8_14_1 { POWERLED.count_clk_RNO[9], POWERLED.count_clk[9], POWERLED.un1_count_clk_1_cry_9_c }
ble_pack POWERLED.count_clk_10_LC_8_14_2 { POWERLED.count_clk_RNO[10], POWERLED.count_clk[10], POWERLED.un1_count_clk_1_cry_10_c }
ble_pack POWERLED.count_clk_11_LC_8_14_3 { POWERLED.count_clk_RNO[11], POWERLED.count_clk[11], POWERLED.un1_count_clk_1_cry_11_c }
ble_pack POWERLED.count_clk_12_LC_8_14_4 { POWERLED.count_clk_RNO[12], POWERLED.count_clk[12], POWERLED.un1_count_clk_1_cry_12_c }
ble_pack POWERLED.count_clk_13_LC_8_14_5 { POWERLED.count_clk_RNO[13], POWERLED.count_clk[13], POWERLED.un1_count_clk_1_cry_13_c }
ble_pack POWERLED.count_clk_14_LC_8_14_6 { POWERLED.count_clk_RNO[14], POWERLED.count_clk[14], POWERLED.un1_count_clk_1_cry_14_c }
ble_pack POWERLED.un1_count_clk_1_cry_14_c_THRU_CRY_0_LC_8_14_7 { POWERLED.un1_count_clk_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_8_14 { POWERLED.count_clk_8_LC_8_14_0, POWERLED.count_clk_9_LC_8_14_1, POWERLED.count_clk_10_LC_8_14_2, POWERLED.count_clk_11_LC_8_14_3, POWERLED.count_clk_12_LC_8_14_4, POWERLED.count_clk_13_LC_8_14_5, POWERLED.count_clk_14_LC_8_14_6, POWERLED.un1_count_clk_1_cry_14_c_THRU_CRY_0_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack POWERLED.count_clk_esr_15_LC_8_15_0 { POWERLED.count_clk_esr_RNO[15], POWERLED.count_clk_esr[15] }
clb_pack LT_8_15 { POWERLED.count_clk_esr_15_LC_8_15_0 }
set_location LT_8_15 8 15
ble_pack PCH_PWRGD.count_RNIESHJ_1_LC_9_1_0 { PCH_PWRGD.count_RNIESHJ[1] }
ble_pack PCH_PWRGD.count_esr_RNIRGCK2_15_LC_9_1_1 { PCH_PWRGD.count_esr_RNIRGCK2[15] }
ble_pack PCH_PWRGD.count_RNI7J2B_3_LC_9_1_3 { PCH_PWRGD.count_RNI7J2B[3] }
clb_pack LT_9_1 { PCH_PWRGD.count_RNIESHJ_1_LC_9_1_0, PCH_PWRGD.count_esr_RNIRGCK2_15_LC_9_1_1, PCH_PWRGD.count_RNI7J2B_3_LC_9_1_3 }
set_location LT_9_1 9 1
ble_pack PCH_PWRGD.count_RNIN5IJ_0_LC_9_2_0 { PCH_PWRGD.count_RNIN5IJ[0] }
ble_pack PCH_PWRGD.count_esr_RNIFR521_15_LC_9_2_7 { PCH_PWRGD.count_esr_RNIFR521[15] }
clb_pack LT_9_2 { PCH_PWRGD.count_RNIN5IJ_0_LC_9_2_0, PCH_PWRGD.count_esr_RNIFR521_15_LC_9_2_7 }
set_location LT_9_2 9 2
ble_pack COUNTER.un4_counter_0_c_LC_9_4_0 { COUNTER.un4_counter_0_c }
ble_pack COUNTER.un4_counter_1_c_LC_9_4_1 { COUNTER.un4_counter_1_c }
ble_pack COUNTER.un4_counter_2_c_LC_9_4_2 { COUNTER.un4_counter_2_c }
ble_pack COUNTER.un4_counter_3_c_LC_9_4_3 { COUNTER.un4_counter_3_c }
ble_pack COUNTER.un4_counter_4_c_LC_9_4_4 { COUNTER.un4_counter_4_c }
ble_pack COUNTER.un4_counter_5_c_LC_9_4_5 { COUNTER.un4_counter_5_c }
ble_pack COUNTER.un4_counter_6_c_LC_9_4_6 { COUNTER.un4_counter_6_c }
ble_pack COUNTER.un4_counter_7_c_LC_9_4_7 { COUNTER.un4_counter_7_c }
clb_pack LT_9_4 { COUNTER.un4_counter_0_c_LC_9_4_0, COUNTER.un4_counter_1_c_LC_9_4_1, COUNTER.un4_counter_2_c_LC_9_4_2, COUNTER.un4_counter_3_c_LC_9_4_3, COUNTER.un4_counter_4_c_LC_9_4_4, COUNTER.un4_counter_5_c_LC_9_4_5, COUNTER.un4_counter_6_c_LC_9_4_6, COUNTER.un4_counter_7_c_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack COUNTER.un4_counter_7_THRU_LUT4_0_LC_9_5_0 { COUNTER.un4_counter_7_THRU_LUT4_0 }
ble_pack COUNTER.counter_6_LC_9_5_1 { COUNTER.counter_RNO[6], COUNTER.counter[6] }
ble_pack COUNTER.counter_1_LC_9_5_3 { COUNTER.counter_RNO[1], COUNTER.counter[1] }
ble_pack COUNTER.counter_5_LC_9_5_5 { COUNTER.counter_RNO[5], COUNTER.counter[5] }
ble_pack COUNTER.counter_0_LC_9_5_6 { COUNTER.counter_RNO[0], COUNTER.counter[0] }
ble_pack COUNTER.un4_counter_1_c_RNO_LC_9_5_7 { COUNTER.un4_counter_1_c_RNO }
clb_pack LT_9_5 { COUNTER.un4_counter_7_THRU_LUT4_0_LC_9_5_0, COUNTER.counter_6_LC_9_5_1, COUNTER.counter_1_LC_9_5_3, COUNTER.counter_5_LC_9_5_5, COUNTER.counter_0_LC_9_5_6, COUNTER.un4_counter_1_c_RNO_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack COUNTER.un4_counter_4_c_RNO_LC_9_6_1 { COUNTER.un4_counter_4_c_RNO }
ble_pack COUNTER.un4_counter_2_c_RNO_LC_9_6_3 { COUNTER.un4_counter_2_c_RNO }
ble_pack COUNTER.un4_counter_3_c_RNO_LC_9_6_6 { COUNTER.un4_counter_3_c_RNO }
clb_pack LT_9_6 { COUNTER.un4_counter_4_c_RNO_LC_9_6_1, COUNTER.un4_counter_2_c_RNO_LC_9_6_3, COUNTER.un4_counter_3_c_RNO_LC_9_6_6 }
set_location LT_9_6 9 6
ble_pack COUNTER.un4_counter_6_c_RNO_LC_9_7_5 { COUNTER.un4_counter_6_c_RNO }
ble_pack COUNTER.un4_counter_5_c_RNO_LC_9_7_6 { COUNTER.un4_counter_5_c_RNO }
clb_pack LT_9_7 { COUNTER.un4_counter_6_c_RNO_LC_9_7_5, COUNTER.un4_counter_5_c_RNO_LC_9_7_6 }
set_location LT_9_7 9 7
ble_pack CONSTANT_ONE_LUT4_LC_9_8_3 { CONSTANT_ONE_LUT4 }
clb_pack LT_9_8 { CONSTANT_ONE_LUT4_LC_9_8_3 }
set_location LT_9_8 9 8
ble_pack POWERLED.func_state_1_LC_9_9_0 { POWERLED.func_state_RNO[1], POWERLED.func_state[1] }
ble_pack POWERLED.func_state_0_LC_9_9_3 { POWERLED.func_state_RNO[0], POWERLED.func_state[0] }
clb_pack LT_9_9 { POWERLED.func_state_1_LC_9_9_0, POWERLED.func_state_0_LC_9_9_3 }
set_location LT_9_9 9 9
ble_pack POWERLED.func_state_RNO_0_0_LC_9_10_2 { POWERLED.func_state_RNO_0[0] }
ble_pack POWERLED.func_state_RNO_4_1_LC_9_10_3 { POWERLED.func_state_RNO_4[1] }
ble_pack POWERLED.func_state_RNO_3_1_LC_9_10_4 { POWERLED.func_state_RNO_3[1] }
ble_pack POWERLED.func_state_RNO_1_1_LC_9_10_5 { POWERLED.func_state_RNO_1[1] }
ble_pack POWERLED.func_state_RNO_0_1_LC_9_10_6 { POWERLED.func_state_RNO_0[1] }
ble_pack POWERLED.func_state_RNI9HME_0_1_LC_9_10_7 { POWERLED.func_state_RNI9HME_0[1] }
clb_pack LT_9_10 { POWERLED.func_state_RNO_0_0_LC_9_10_2, POWERLED.func_state_RNO_4_1_LC_9_10_3, POWERLED.func_state_RNO_3_1_LC_9_10_4, POWERLED.func_state_RNO_1_1_LC_9_10_5, POWERLED.func_state_RNO_0_1_LC_9_10_6, POWERLED.func_state_RNI9HME_0_1_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack POWERLED.func_state_RNIHPO9A_0_LC_9_11_0 { POWERLED.func_state_RNIHPO9A[0] }
ble_pack POWERLED.func_state_RNO_1_0_LC_9_11_1 { POWERLED.func_state_RNO_1[0] }
ble_pack POWERLED.func_state_RNO_2_1_LC_9_11_2 { POWERLED.func_state_RNO_2[1] }
ble_pack POWERLED.func_state_RNI9HME_1_LC_9_11_3 { POWERLED.func_state_RNI9HME[1] }
ble_pack POWERLED.func_state_RNIH2SJ1_1_LC_9_11_4 { POWERLED.func_state_RNIH2SJ1[1] }
ble_pack POWERLED.func_state_RNI6KL57_0_LC_9_11_5 { POWERLED.func_state_RNI6KL57[0] }
ble_pack POWERLED.func_state_RNI1QOT9_1_LC_9_11_6 { POWERLED.func_state_RNI1QOT9[1] }
ble_pack POWERLED.dutycycle_RNO_0_2_LC_9_11_7 { POWERLED.dutycycle_RNO_0[2] }
clb_pack LT_9_11 { POWERLED.func_state_RNIHPO9A_0_LC_9_11_0, POWERLED.func_state_RNO_1_0_LC_9_11_1, POWERLED.func_state_RNO_2_1_LC_9_11_2, POWERLED.func_state_RNI9HME_1_LC_9_11_3, POWERLED.func_state_RNIH2SJ1_1_LC_9_11_4, POWERLED.func_state_RNI6KL57_0_LC_9_11_5, POWERLED.func_state_RNI1QOT9_1_LC_9_11_6, POWERLED.dutycycle_RNO_0_2_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack POWERLED.func_state_RNIORSP5_1_LC_9_12_0 { POWERLED.func_state_RNIORSP5[1] }
ble_pack POWERLED.count_clk_RNI5LMRL_1_LC_9_12_1 { POWERLED.count_clk_RNI5LMRL[1] }
ble_pack POWERLED.count_clk_RNI4V1H6_1_LC_9_12_2 { POWERLED.count_clk_RNI4V1H6[1] }
ble_pack POWERLED.count_clk_RNITU0DB_1_LC_9_12_3 { POWERLED.count_clk_RNITU0DB[1] }
ble_pack POWERLED.count_clk_RNIJ13KB_7_LC_9_12_4 { POWERLED.count_clk_RNIJ13KB[7] }
ble_pack POWERLED.func_state_RNIFP6R4_1_LC_9_12_5 { POWERLED.func_state_RNIFP6R4[1] }
ble_pack POWERLED.func_state_RNIG4MR5_1_LC_9_12_6 { POWERLED.func_state_RNIG4MR5[1] }
ble_pack POWERLED.count_clk_RNIS0FM9_7_LC_9_12_7 { POWERLED.count_clk_RNIS0FM9[7] }
clb_pack LT_9_12 { POWERLED.func_state_RNIORSP5_1_LC_9_12_0, POWERLED.count_clk_RNI5LMRL_1_LC_9_12_1, POWERLED.count_clk_RNI4V1H6_1_LC_9_12_2, POWERLED.count_clk_RNITU0DB_1_LC_9_12_3, POWERLED.count_clk_RNIJ13KB_7_LC_9_12_4, POWERLED.func_state_RNIFP6R4_1_LC_9_12_5, POWERLED.func_state_RNIG4MR5_1_LC_9_12_6, POWERLED.count_clk_RNIS0FM9_7_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack POWERLED.count_clk_RNILEIU2_1_LC_9_13_0 { POWERLED.count_clk_RNILEIU2[1] }
ble_pack POWERLED.count_clk_RNI3G101_5_LC_9_13_1 { POWERLED.count_clk_RNI3G101[5] }
ble_pack POWERLED.count_clk_RNIA8VP_7_LC_9_13_2 { POWERLED.count_clk_RNIA8VP[7] }
ble_pack POWERLED.count_clk_RNIAIGJ4_7_LC_9_13_3 { POWERLED.count_clk_RNIAIGJ4[7] }
ble_pack POWERLED.count_clk_RNI01TCL_7_LC_9_13_4 { POWERLED.count_clk_RNI01TCL[7] }
ble_pack POWERLED.count_clk_RNIUL2D1_1_LC_9_13_5 { POWERLED.count_clk_RNIUL2D1[1] }
ble_pack POWERLED.count_clk_RNIHJP92_1_LC_9_13_7 { POWERLED.count_clk_RNIHJP92[1] }
clb_pack LT_9_13 { POWERLED.count_clk_RNILEIU2_1_LC_9_13_0, POWERLED.count_clk_RNI3G101_5_LC_9_13_1, POWERLED.count_clk_RNIA8VP_7_LC_9_13_2, POWERLED.count_clk_RNIAIGJ4_7_LC_9_13_3, POWERLED.count_clk_RNI01TCL_7_LC_9_13_4, POWERLED.count_clk_RNIUL2D1_1_LC_9_13_5, POWERLED.count_clk_RNIHJP92_1_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0_LC_9_14_0 { VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2[0] }
ble_pack POWERLED.count_clk_RNIOH1J11_7_LC_9_14_2 { POWERLED.count_clk_RNIOH1J11[7] }
ble_pack POWERLED.count_clk_RNIUJGM_10_LC_9_14_4 { POWERLED.count_clk_RNIUJGM[10] }
ble_pack POWERLED.count_clk_esr_RNIKKV71_15_LC_9_14_5 { POWERLED.count_clk_esr_RNIKKV71[15] }
clb_pack LT_9_14 { VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0_LC_9_14_0, POWERLED.count_clk_RNIOH1J11_7_LC_9_14_2, POWERLED.count_clk_RNIUJGM_10_LC_9_14_4, POWERLED.count_clk_esr_RNIKKV71_15_LC_9_14_5 }
set_location LT_9_14 9 14
ble_pack POWERLED.count_clk_esr_RNO_0_15_LC_9_15_7 { POWERLED.count_clk_esr_RNO_0[15] }
clb_pack LT_9_15 { POWERLED.count_clk_esr_RNO_0_15_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack ALL_SYS_PWRGD.ALL_SYS_PWRGD_LC_11_5_1 { ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a6_ALL_SYS_PWRGD.ALL_SYS_PWRGD_REP_LUT4_0, ALL_SYS_PWRGD.ALL_SYS_PWRGD }
ble_pack ALL_SYS_PWRGD.curr_state_0_LC_11_5_4 { ALL_SYS_PWRGD.curr_state_7_1_0_.m4_0_0, ALL_SYS_PWRGD.curr_state[0] }
ble_pack ALL_SYS_PWRGD.curr_state_1_LC_11_5_6 { ALL_SYS_PWRGD.curr_state_7_1_0_.m6_0_0, ALL_SYS_PWRGD.curr_state[1] }
clb_pack LT_11_5 { ALL_SYS_PWRGD.ALL_SYS_PWRGD_LC_11_5_1, ALL_SYS_PWRGD.curr_state_0_LC_11_5_4, ALL_SYS_PWRGD.curr_state_1_LC_11_5_6 }
set_location LT_11_5 11 5
ble_pack ALL_SYS_PWRGD.curr_state_RNIHDE82_0_LC_11_6_4 { ALL_SYS_PWRGD.curr_state_RNIHDE82[0] }
ble_pack ALL_SYS_PWRGD.curr_state_RNIK8164_0_LC_11_6_6 { ALL_SYS_PWRGD.curr_state_RNIK8164[0] }
ble_pack ALL_SYS_PWRGD.curr_state_RNIDP9H7_1_LC_11_6_7 { ALL_SYS_PWRGD.curr_state_RNIDP9H7[1] }
clb_pack LT_11_6 { ALL_SYS_PWRGD.curr_state_RNIHDE82_0_LC_11_6_4, ALL_SYS_PWRGD.curr_state_RNIK8164_0_LC_11_6_6, ALL_SYS_PWRGD.curr_state_RNIDP9H7_1_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack ALL_SYS_PWRGD.count_0_LC_11_7_0 { ALL_SYS_PWRGD.count_RNO[0], ALL_SYS_PWRGD.count[0], ALL_SYS_PWRGD.un1_count_1_cry_0_c }
ble_pack ALL_SYS_PWRGD.count_1_LC_11_7_1 { ALL_SYS_PWRGD.count_RNO[1], ALL_SYS_PWRGD.count[1], ALL_SYS_PWRGD.un1_count_1_cry_1_c }
ble_pack ALL_SYS_PWRGD.count_2_LC_11_7_2 { ALL_SYS_PWRGD.count_RNO[2], ALL_SYS_PWRGD.count[2], ALL_SYS_PWRGD.un1_count_1_cry_2_c }
ble_pack ALL_SYS_PWRGD.count_3_LC_11_7_3 { ALL_SYS_PWRGD.count_RNO[3], ALL_SYS_PWRGD.count[3], ALL_SYS_PWRGD.un1_count_1_cry_3_c }
ble_pack ALL_SYS_PWRGD.count_4_LC_11_7_4 { ALL_SYS_PWRGD.count_RNO[4], ALL_SYS_PWRGD.count[4], ALL_SYS_PWRGD.un1_count_1_cry_4_c }
ble_pack ALL_SYS_PWRGD.count_5_LC_11_7_5 { ALL_SYS_PWRGD.count_RNO[5], ALL_SYS_PWRGD.count[5], ALL_SYS_PWRGD.un1_count_1_cry_5_c }
ble_pack ALL_SYS_PWRGD.count_6_LC_11_7_6 { ALL_SYS_PWRGD.count_RNO[6], ALL_SYS_PWRGD.count[6], ALL_SYS_PWRGD.un1_count_1_cry_6_c }
ble_pack ALL_SYS_PWRGD.count_7_LC_11_7_7 { ALL_SYS_PWRGD.count_RNO[7], ALL_SYS_PWRGD.count[7], ALL_SYS_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_11_7 { ALL_SYS_PWRGD.count_0_LC_11_7_0, ALL_SYS_PWRGD.count_1_LC_11_7_1, ALL_SYS_PWRGD.count_2_LC_11_7_2, ALL_SYS_PWRGD.count_3_LC_11_7_3, ALL_SYS_PWRGD.count_4_LC_11_7_4, ALL_SYS_PWRGD.count_5_LC_11_7_5, ALL_SYS_PWRGD.count_6_LC_11_7_6, ALL_SYS_PWRGD.count_7_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack ALL_SYS_PWRGD.count_8_LC_11_8_0 { ALL_SYS_PWRGD.count_RNO[8], ALL_SYS_PWRGD.count[8], ALL_SYS_PWRGD.un1_count_1_cry_8_c }
ble_pack ALL_SYS_PWRGD.count_9_LC_11_8_1 { ALL_SYS_PWRGD.count_RNO[9], ALL_SYS_PWRGD.count[9], ALL_SYS_PWRGD.un1_count_1_cry_9_c }
ble_pack ALL_SYS_PWRGD.count_10_LC_11_8_2 { ALL_SYS_PWRGD.count_RNO[10], ALL_SYS_PWRGD.count[10], ALL_SYS_PWRGD.un1_count_1_cry_10_c }
ble_pack ALL_SYS_PWRGD.count_11_LC_11_8_3 { ALL_SYS_PWRGD.count_RNO[11], ALL_SYS_PWRGD.count[11], ALL_SYS_PWRGD.un1_count_1_cry_11_c }
ble_pack ALL_SYS_PWRGD.count_12_LC_11_8_4 { ALL_SYS_PWRGD.count_RNO[12], ALL_SYS_PWRGD.count[12], ALL_SYS_PWRGD.un1_count_1_cry_12_c }
ble_pack ALL_SYS_PWRGD.count_13_LC_11_8_5 { ALL_SYS_PWRGD.count_RNO[13], ALL_SYS_PWRGD.count[13], ALL_SYS_PWRGD.un1_count_1_cry_13_c }
ble_pack ALL_SYS_PWRGD.count_14_LC_11_8_6 { ALL_SYS_PWRGD.count_RNO[14], ALL_SYS_PWRGD.count[14], ALL_SYS_PWRGD.un1_count_1_cry_14_c }
ble_pack ALL_SYS_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_11_8_7 { ALL_SYS_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_11_8 { ALL_SYS_PWRGD.count_8_LC_11_8_0, ALL_SYS_PWRGD.count_9_LC_11_8_1, ALL_SYS_PWRGD.count_10_LC_11_8_2, ALL_SYS_PWRGD.count_11_LC_11_8_3, ALL_SYS_PWRGD.count_12_LC_11_8_4, ALL_SYS_PWRGD.count_13_LC_11_8_5, ALL_SYS_PWRGD.count_14_LC_11_8_6, ALL_SYS_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack ALL_SYS_PWRGD.count_esr_15_LC_11_9_0 { ALL_SYS_PWRGD.count_esr_RNO[15], ALL_SYS_PWRGD.count_esr[15] }
clb_pack LT_11_9 { ALL_SYS_PWRGD.count_esr_15_LC_11_9_0 }
set_location LT_11_9 11 9
ble_pack POWERLED.un1_count_off_1_cry_0_c_LC_11_10_0 { POWERLED.un1_count_off_1_cry_0_c }
ble_pack POWERLED.count_off_1_LC_11_10_1 { POWERLED.count_off_RNO[1], POWERLED.count_off[1], POWERLED.un1_count_off_1_cry_1_c }
ble_pack POWERLED.un1_count_off_1_cry_1_THRU_LUT4_0_LC_11_10_2 { POWERLED.un1_count_off_1_cry_1_THRU_LUT4_0, POWERLED.un1_count_off_1_cry_2_c }
ble_pack POWERLED.count_off_3_LC_11_10_3 { POWERLED.count_off_RNO[3], POWERLED.count_off[3], POWERLED.un1_count_off_1_cry_3_c }
ble_pack POWERLED.count_off_4_LC_11_10_4 { POWERLED.count_off_RNO[4], POWERLED.count_off[4], POWERLED.un1_count_off_1_cry_4_c }
ble_pack POWERLED.un1_count_off_1_cry_4_THRU_LUT4_0_LC_11_10_5 { POWERLED.un1_count_off_1_cry_4_THRU_LUT4_0, POWERLED.un1_count_off_1_cry_5_c }
ble_pack POWERLED.un1_count_off_1_cry_5_THRU_LUT4_0_LC_11_10_6 { POWERLED.un1_count_off_1_cry_5_THRU_LUT4_0, POWERLED.un1_count_off_1_cry_6_c }
ble_pack POWERLED.count_off_7_LC_11_10_7 { POWERLED.count_off_RNO[7], POWERLED.count_off[7], POWERLED.un1_count_off_1_cry_7_c }
clb_pack LT_11_10 { POWERLED.un1_count_off_1_cry_0_c_LC_11_10_0, POWERLED.count_off_1_LC_11_10_1, POWERLED.un1_count_off_1_cry_1_THRU_LUT4_0_LC_11_10_2, POWERLED.count_off_3_LC_11_10_3, POWERLED.count_off_4_LC_11_10_4, POWERLED.un1_count_off_1_cry_4_THRU_LUT4_0_LC_11_10_5, POWERLED.un1_count_off_1_cry_5_THRU_LUT4_0_LC_11_10_6, POWERLED.count_off_7_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack POWERLED.count_off_8_LC_11_11_0 { POWERLED.count_off_RNO[8], POWERLED.count_off[8], POWERLED.un1_count_off_1_cry_8_c }
ble_pack POWERLED.count_off_9_LC_11_11_1 { POWERLED.count_off_RNO[9], POWERLED.count_off[9], POWERLED.un1_count_off_1_cry_9_c }
ble_pack POWERLED.count_off_10_LC_11_11_2 { POWERLED.count_off_RNO[10], POWERLED.count_off[10], POWERLED.un1_count_off_1_cry_10_c }
ble_pack POWERLED.count_off_11_LC_11_11_3 { POWERLED.count_off_RNO[11], POWERLED.count_off[11], POWERLED.un1_count_off_1_cry_11_c }
ble_pack POWERLED.count_off_12_LC_11_11_4 { POWERLED.count_off_RNO[12], POWERLED.count_off[12], POWERLED.un1_count_off_1_cry_12_c }
ble_pack POWERLED.count_off_13_LC_11_11_5 { POWERLED.count_off_RNO[13], POWERLED.count_off[13], POWERLED.un1_count_off_1_cry_13_c }
ble_pack POWERLED.count_off_14_LC_11_11_6 { POWERLED.count_off_RNO[14], POWERLED.count_off[14], POWERLED.un1_count_off_1_cry_14_c }
ble_pack POWERLED.count_off_15_LC_11_11_7 { POWERLED.count_off_RNO[15], POWERLED.count_off[15] }
clb_pack LT_11_11 { POWERLED.count_off_8_LC_11_11_0, POWERLED.count_off_9_LC_11_11_1, POWERLED.count_off_10_LC_11_11_2, POWERLED.count_off_11_LC_11_11_3, POWERLED.count_off_12_LC_11_11_4, POWERLED.count_off_13_LC_11_11_5, POWERLED.count_off_14_LC_11_11_6, POWERLED.count_off_15_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack POWERLED.count_off_RNIS3P11_2_LC_11_12_0 { POWERLED.count_off_RNIS3P11[2] }
ble_pack POWERLED.count_off_RNIIKVR3_10_LC_11_12_1 { POWERLED.count_off_RNIIKVR3[10] }
ble_pack POWERLED.count_off_RNI8GP11_5_LC_11_12_2 { POWERLED.count_off_RNI8GP11[5] }
ble_pack POWERLED.count_off_RNI4D6S_10_LC_11_12_3 { POWERLED.count_off_RNI4D6S[10] }
ble_pack POWERLED.count_off_RNIAJ6S_15_LC_11_12_6 { POWERLED.count_off_RNIAJ6S[15] }
clb_pack LT_11_12 { POWERLED.count_off_RNIS3P11_2_LC_11_12_0, POWERLED.count_off_RNIIKVR3_10_LC_11_12_1, POWERLED.count_off_RNI8GP11_5_LC_11_12_2, POWERLED.count_off_RNI4D6S_10_LC_11_12_3, POWERLED.count_off_RNIAJ6S_15_LC_11_12_6 }
set_location LT_11_12 11 12
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNIJKKQ_LC_11_13_3 { VPP_VDDQ.delayed_vddq_pwrgd_RNIJKKQ }
clb_pack LT_11_13 { VPP_VDDQ.delayed_vddq_pwrgd_RNIJKKQ_LC_11_13_3 }
set_location LT_11_13 11 13
ble_pack ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a6_LC_12_5_5 { ALL_SYS_PWRGD.curr_state_7_1_0_.m4_0_0_a6 }
clb_pack LT_12_5 { ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a6_LC_12_5_5 }
set_location LT_12_5 12 5
ble_pack ALL_SYS_PWRGD.curr_state_RNIUU4I2_0_LC_12_6_0 { ALL_SYS_PWRGD.curr_state_RNIUU4I2[0] }
clb_pack LT_12_6 { ALL_SYS_PWRGD.curr_state_RNIUU4I2_0_LC_12_6_0 }
set_location LT_12_6 12 6
ble_pack ALL_SYS_PWRGD.count_RNIV07U_10_LC_12_7_0 { ALL_SYS_PWRGD.count_RNIV07U[10] }
ble_pack ALL_SYS_PWRGD.count_RNIR6KI3_10_LC_12_7_1 { ALL_SYS_PWRGD.count_RNIR6KI3[10] }
ble_pack ALL_SYS_PWRGD.count_RNIT0U61_4_LC_12_7_3 { ALL_SYS_PWRGD.count_RNIT0U61[4] }
ble_pack ALL_SYS_PWRGD.count_RNI027U_11_LC_12_7_5 { ALL_SYS_PWRGD.count_RNI027U[11] }
ble_pack ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a2_1_LC_12_7_6 { ALL_SYS_PWRGD.curr_state_7_1_0_.m4_0_0_a2_1 }
ble_pack ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a2_LC_12_7_7 { ALL_SYS_PWRGD.curr_state_7_1_0_.m4_0_0_a2 }
clb_pack LT_12_7 { ALL_SYS_PWRGD.count_RNIV07U_10_LC_12_7_0, ALL_SYS_PWRGD.count_RNIR6KI3_10_LC_12_7_1, ALL_SYS_PWRGD.count_RNIT0U61_4_LC_12_7_3, ALL_SYS_PWRGD.count_RNI027U_11_LC_12_7_5, ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a2_1_LC_12_7_6, ALL_SYS_PWRGD.curr_state_7_1_0__m4_0_0_a2_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack ALL_SYS_PWRGD.count_esr_RNIV28F_15_LC_12_8_3 { ALL_SYS_PWRGD.count_esr_RNIV28F[15] }
ble_pack ALL_SYS_PWRGD.count_esr_RNO_0_15_LC_12_8_4 { ALL_SYS_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_12_8 { ALL_SYS_PWRGD.count_esr_RNIV28F_15_LC_12_8_3, ALL_SYS_PWRGD.count_esr_RNO_0_15_LC_12_8_4 }
set_location LT_12_8 12 8
ble_pack POWERLED.count_off_0_LC_12_10_0 { POWERLED.count_off_RNO[0], POWERLED.count_off[0] }
ble_pack POWERLED.count_off_2_LC_12_10_1 { POWERLED.count_off_RNO[2], POWERLED.count_off[2] }
ble_pack POWERLED.count_off_5_LC_12_10_3 { POWERLED.count_off_RNO[5], POWERLED.count_off[5] }
ble_pack POWERLED.count_off_6_LC_12_10_4 { POWERLED.count_off_RNO[6], POWERLED.count_off[6] }
clb_pack LT_12_10 { POWERLED.count_off_0_LC_12_10_0, POWERLED.count_off_2_LC_12_10_1, POWERLED.count_off_5_LC_12_10_3, POWERLED.count_off_6_LC_12_10_4 }
set_location LT_12_10 12 10
set_location COUNTER.tmp_RNIRH3P_0 0 9
set_io VR_READY_VCCINAUX B21
set_io V33A_ENn A5
set_io V1P8A_EN A1
set_io VDDQ_EN A48
set_io VCCST_OVERRIDE_3V3 B10
set_io V5S_OK B20
set_io SLP_S3n A38
set_io SLP_S0n A46
set_io V5S_ENn B3
set_io V1P8A_OK B2
set_io PWRBTNn A39
set_io PWRBTN_LED B36
set_io GPIO_FPGA_SoC_2 B14
set_io VCCIN_VR_PROCHOT_FPGA A31
set_io SLP_SUSn A40
set_io CPU_C10_GATE_N A13
set_io VCCST_EN A4
set_io V33DSW_OK A2
set_io TPM_GPIO B30
set_io SUSWARN_N B9
set_io PLTRSTn B11
set_io GPIO_FPGA_SoC_4 A25
set_io VR_READY_VCCIN B5
set_io V5A_OK B8
set_io RSMRSTn B35
set_io FPGA_OSC B12
set_io VCCST_PWRGD A14
set_io SYS_PWROK B27
set_io SPI_FP_IO2 A9
set_io SATAXPCIE1_FPGA B31
set_io GPIO_FPGA_EXP_1 A44
set_io VCCINAUX_VR_PROCHOT_FPGA B24
set_io VCCINAUX_VR_PE B22
set_io HDA_SDO_ATP B7
set_io GPIO_FPGA_EXP_2 A45
set_io VPP_EN A33
set_io VDDQ_OK B26
set_io SUSACK_N A11
set_io SLP_S4n B34
set_io VCCST_CPU_OK B19
set_io VCCINAUX_EN A26
set_io V33S_OK A34
set_io V33S_ENn A3
set_io GPIO_FPGA_SoC_1 A19
set_io DSW_PWROK B4
set_io V5A_EN A10
set_io GPIO_FPGA_SoC_3 B13
set_io VR_PROCHOT_FPGA_OUT_N A32
set_io VPP_OK B1
set_io VCCIN_VR_PE A27
set_io VCCIN_EN B29
set_io SOC_SPKR A47
set_io SLP_S5n A41
set_io V12_MAIN_MON A43
set_io SPI_FP_IO3 A8
set_io SATAXPCIE0_FPGA B23
set_io V33A_OK A35
set_io PCH_PWROK A12
set_io FPGA_SLP_WLAN_N A16
