Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Feb 18 20:18:10 2023
| Host         : gegi-lab3018-01.gegi.usherbrooke.ca running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (3452)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3452)
---------------------------------
 There are 3452 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0                10303        0.032        0.000                      0                10303        2.000        0.000                       0                  3766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
clk_fpga_0                                                     {0.000 10.000}       20.000          50.000          
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk_pin                                                    {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0_1                           {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0_1                           {0.000 4.000}        8.000           125.000         
sys_clock                                                      {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0                             {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.221        0.000                      0                  271        0.113        0.000                      0                  271       15.686        0.000                       0                   266  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.517        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0_1                                 0.177        0.000                      0                 9578        0.104        0.000                      0                 9578        3.750        0.000                       0                  3285  
  clk_out2_main_design_clk_wiz_1_0_1                                46.182        0.000                      0                  211        0.131        0.000                      0                  211       24.020        0.000                       0                   170  
  clkfbout_main_design_clk_wiz_1_0_1                                                                                                                                                                             5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0                                   0.177        0.000                      0                 9578        0.104        0.000                      0                 9578        3.750        0.000                       0                  3285  
  clk_out2_main_design_clk_wiz_1_0                                  46.180        0.000                      0                  211        0.131        0.000                      0                  211       24.020        0.000                       0                   170  
  clkfbout_main_design_clk_wiz_1_0                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0_1        3.430        0.000                      0                  298        0.218        0.000                      0                  298  
clk_out1_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        0.177        0.000                      0                 9578        0.032        0.000                      0                 9578  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        3.428        0.000                      0                  298        0.215        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0    clk_out2_main_design_clk_wiz_1_0_1       46.180        0.000                      0                  211        0.038        0.000                      0                  211  
clk_out1_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          0.177        0.000                      0                 9578        0.032        0.000                      0                 9578  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          3.430        0.000                      0                  298        0.218        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0          3.428        0.000                      0                  298        0.215        0.000                      0                  298  
clk_out2_main_design_clk_wiz_1_0_1  clk_out2_main_design_clk_wiz_1_0         46.180        0.000                      0                  211        0.038        0.000                      0                  211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.221ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.321%)  route 2.384ns (75.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 19.775 - 16.667 ) 
    Source Clock Delay      (SCD):    3.547ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767     1.767    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.868 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679     3.547    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X8Y39          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518     4.065 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                                       net (fo=3, routed)           1.007     5.072    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    Routing       SLICE_X8Y39                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/I1
    Routing       SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.124     5.196 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                                       net (fo=1, routed)           0.897     6.093    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    Routing       SLICE_X8Y39                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/I0
    Routing       SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.217 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                                       net (fo=1, routed)           0.479     6.697    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    Routing       SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    18.179    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.270 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.505    19.775    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism              0.380    20.155    
                                       clock uncertainty           -0.035    20.119    
                  SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.202    19.917    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                         19.917    
                                       arrival time                          -6.697    
  ---------------------------------------------------------------------------------
                                       slack                                 13.221    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.037ns  (logic 0.707ns (23.283%)  route 2.330ns (76.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 36.433 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.500    23.126    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/I0
    Routing       SLICE_X14Y35         LUT4 (Prop_lut4_I0_O)        0.124    23.250 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                                       net (fo=1, routed)           0.000    23.250    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    Routing       SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.433    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.777    
                  SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.031    36.808    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         36.808    
                                       arrival time                         -23.250    
  ---------------------------------------------------------------------------------
                                       slack                                 13.558    

Slack (MET) :             13.572ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.067ns  (logic 0.737ns (24.034%)  route 2.330ns (75.966%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 36.433 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.500    23.126    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/I0
    Routing       SLICE_X14Y35         LUT5 (Prop_lut5_I0_O)        0.154    23.280 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                                       net (fo=1, routed)           0.000    23.280    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    Routing       SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.433    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.777    
                  SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.075    36.852    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         36.852    
                                       arrival time                         -23.280    
  ---------------------------------------------------------------------------------
                                       slack                                 13.572    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.614ns  (logic 0.707ns (27.051%)  route 1.907ns (72.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 36.434 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.077    22.703    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/I0
    Routing       SLICE_X14Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.827 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                                       net (fo=1, routed)           0.000    22.827    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    Routing       SLICE_X14Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.497    36.434    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                                       clock pessimism              0.380    36.813    
                                       clock uncertainty           -0.035    36.778    
                  SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.029    36.807    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         36.807    
                                       arrival time                         -22.827    
  ---------------------------------------------------------------------------------
                                       slack                                 13.980    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.610ns  (logic 0.707ns (27.085%)  route 1.903ns (72.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 36.433 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.074    22.700    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X15Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/I0
    Routing       SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    22.824 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                                       net (fo=1, routed)           0.000    22.824    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    Routing       SLICE_X15Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.433    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X15Y35         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.777    
                  SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.029    36.806    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         36.806    
                                       arrival time                         -22.824    
  ---------------------------------------------------------------------------------
                                       slack                                 13.982    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.640ns  (logic 0.733ns (27.770%)  route 1.907ns (72.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 36.434 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           1.077    22.703    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X14Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/I0
    Routing       SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.150    22.853 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                                       net (fo=1, routed)           0.000    22.853    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    Routing       SLICE_X14Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.497    36.434    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X14Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                                       clock pessimism              0.380    36.813    
                                       clock uncertainty           -0.035    36.778    
                  SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.075    36.853    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         36.853    
                                       arrival time                         -22.853    
  ---------------------------------------------------------------------------------
                                       slack                                 14.000    

Slack (MET) :             14.097ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.519ns  (logic 0.733ns (29.100%)  route 1.786ns (70.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.439 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.956    22.582    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X9Y35                                                       r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/I0
    Routing       SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.150    22.732 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                                       net (fo=1, routed)           0.000    22.732    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    Routing       SLICE_X9Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.502    36.439    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X9Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                                       clock pessimism              0.380    36.818    
                                       clock uncertainty           -0.035    36.783    
                  SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.047    36.830    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         36.830    
                                       arrival time                         -22.732    
  ---------------------------------------------------------------------------------
                                       slack                                 14.097    

Slack (MET) :             14.131ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.461ns  (logic 0.707ns (28.723%)  route 1.754ns (71.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 36.433 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.925    22.551    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X15Y36                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/I0
    Routing       SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.124    22.675 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                                       net (fo=1, routed)           0.000    22.675    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    Routing       SLICE_X15Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.433    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X15Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.777    
                  SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.029    36.806    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.806    
                                       arrival time                         -22.675    
  ---------------------------------------------------------------------------------
                                       slack                                 14.131    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.487ns  (logic 0.733ns (29.468%)  route 1.754ns (70.532%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 36.433 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.829    21.502    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.925    22.551    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X15Y36                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/I0
    Routing       SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.150    22.701 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                                       net (fo=1, routed)           0.000    22.701    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    Routing       SLICE_X15Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.496    36.433    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X15Y36         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                                       clock pessimism              0.380    36.812    
                                       clock uncertainty           -0.035    36.777    
                  SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.075    36.852    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         36.852    
                                       arrival time                         -22.701    
  ---------------------------------------------------------------------------------
                                       slack                                 14.151    

Slack (MET) :             14.734ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.950ns  (logic 0.707ns (36.259%)  route 1.243ns (63.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.443 - 33.333 ) 
    Source Clock Delay      (SCD):    3.547ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.767    18.434    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.535 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.679    20.214    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X11Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.459    20.673 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=4, routed)           0.428    21.101    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    Routing       SLICE_X11Y40                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/I4
    Routing       SLICE_X11Y40         LUT6 (Prop_lut6_I4_O)        0.124    21.225 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                                       net (fo=2, routed)           0.814    22.039    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    Routing       SLICE_X12Y41                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/I1
    Routing       SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    22.163 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                                       net (fo=1, routed)           0.000    22.163    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    Routing       SLICE_X12Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         1.506    36.443    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X12Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                                       clock pessimism              0.414    36.856    
                                       clock uncertainty           -0.035    36.821    
                  SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.077    36.898    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.898    
                                       arrival time                         -22.163    
  ---------------------------------------------------------------------------------
                                       slack                                 14.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.583     1.313    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X2Y38          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.454 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                                       net (fo=1, routed)           0.120     1.574    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    Routing       SLICE_X0Y38          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.849     1.692    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X0Y38          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                                       clock pessimism             -0.346     1.346    
                  SLICE_X0Y38          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.115     1.461    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  ---------------------------------------------------------------------------------
                                       required time                         -1.461    
                                       arrival time                           1.574    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.368ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.581     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y38          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.439 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                                       net (fo=1, routed)           0.059     1.498    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    Routing       SLICE_X0Y38          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.849     1.692    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X0Y38          SRL16E                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                                       clock pessimism             -0.368     1.324    
                  SLICE_X0Y38          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.055     1.379    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  ---------------------------------------------------------------------------------
                                       required time                         -1.379    
                                       arrival time                           1.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.381ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.581     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                                       net (fo=1, routed)           0.056     1.508    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    Routing       SLICE_X1Y39          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.849     1.692    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y39          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                                       clock pessimism             -0.381     1.311    
                  SLICE_X1Y39          FDPE (Hold_fdpe_C_D)         0.075     1.386    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -1.386    
                                       arrival time                           1.508    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.381ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.581     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y38          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                                       net (fo=1, routed)           0.056     1.508    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    Routing       SLICE_X1Y38          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.849     1.692    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y38          FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                                       clock pessimism             -0.381     1.311    
                  SLICE_X1Y38          FDPE (Hold_fdpe_C_D)         0.075     1.386    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.386    
                                       arrival time                           1.508    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.560     1.290    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
                  SLICE_X11Y32         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                                       net (fo=1, routed)           0.101     1.532    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    Routing       SLICE_X13Y32         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.826     1.669    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X13Y32         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                                       clock pessimism             -0.365     1.304    
                  SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.066     1.370    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -1.370    
                                       arrival time                           1.532    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.558     1.288    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X7Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.429 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                                       net (fo=2, routed)           0.126     1.555    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    Routing       SLICE_X9Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.824     1.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X9Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                                       clock pessimism             -0.346     1.321    
                  SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.072     1.393    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.393    
                                       arrival time                           1.555    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.558     1.288    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X7Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.429 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                                       net (fo=2, routed)           0.125     1.554    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    Routing       SLICE_X9Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.824     1.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X9Y30          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                                       clock pessimism             -0.346     1.321    
                  SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.070     1.391    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         -1.391    
                                       arrival time                           1.554    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.368ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.581     1.311    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X0Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     1.475 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                                       net (fo=2, routed)           0.063     1.538    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    Routing       SLICE_X1Y39                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/I1
    Routing       SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.583 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                                       net (fo=1, routed)           0.000     1.583    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    Routing       SLICE_X1Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.849     1.692    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X1Y39          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                                       clock pessimism             -0.368     1.324    
                  SLICE_X1Y39          FDCE (Hold_fdce_C_D)         0.091     1.415    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -1.415    
                                       arrival time                           1.583    
  ---------------------------------------------------------------------------------
                                       slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.346ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.562     1.292    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
                  SLICE_X7Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.433 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                                       net (fo=1, routed)           0.117     1.550    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    Routing       SLICE_X8Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.829     1.672    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X8Y35          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                                       clock pessimism             -0.346     1.326    
                  SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.052     1.378    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         -1.378    
                                       arrival time                           1.550    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.365ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.578     1.308    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X5Y31          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.449 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                                       net (fo=3, routed)           0.128     1.577    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    Routing       SLICE_X5Y33          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCTRL_X0Y0                                                     r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                                       net (fo=265, routed)         0.846     1.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X5Y33          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                                       clock pessimism             -0.365     1.324    
                  SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.070     1.394    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         -1.394    
                                       arrival time                           1.577    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y42   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y42   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y42   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X11Y42   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y36   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y35   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X0Y38    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X0Y38    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.711ns  (logic 1.087ns (23.076%)  route 3.624ns (76.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 36.287 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.364    24.761    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X12Y29         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.496    36.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X12Y29         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                                       clock pessimism              0.398    36.684    
                                       clock uncertainty           -0.035    36.649    
                  SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.371    36.278    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.278    
                                       arrival time                         -24.761    
  ---------------------------------------------------------------------------------
                                       slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.711ns  (logic 1.087ns (23.076%)  route 3.624ns (76.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 36.287 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.364    24.761    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X12Y29         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.496    36.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X12Y29         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                                       clock pessimism              0.398    36.684    
                                       clock uncertainty           -0.035    36.649    
                  SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.371    36.278    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         36.278    
                                       arrival time                         -24.761    
  ---------------------------------------------------------------------------------
                                       slack                                 11.517    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.541ns  (logic 1.087ns (23.937%)  route 3.454ns (76.063%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 36.332 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.195    24.592    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X2Y31          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.541    36.332    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X2Y31          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                                       clock pessimism              0.364    36.695    
                                       clock uncertainty           -0.035    36.660    
                  SLICE_X2Y31          FDRE (Setup_fdre_C_CE)      -0.407    36.253    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         36.253    
                                       arrival time                         -24.592    
  ---------------------------------------------------------------------------------
                                       slack                                 11.661    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.541ns  (logic 1.087ns (23.937%)  route 3.454ns (76.063%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 36.332 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.195    24.592    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X2Y31          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.541    36.332    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X2Y31          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                                       clock pessimism              0.364    36.695    
                                       clock uncertainty           -0.035    36.660    
                  SLICE_X2Y31          FDRE (Setup_fdre_C_CE)      -0.407    36.253    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         36.253    
                                       arrival time                         -24.592    
  ---------------------------------------------------------------------------------
                                       slack                                 11.661    

Slack (MET) :             11.714ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.527ns  (logic 1.087ns (24.010%)  route 3.440ns (75.990%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 36.335 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.181    24.578    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X4Y33          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.544    36.335    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X4Y33          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                                       clock pessimism              0.364    36.698    
                                       clock uncertainty           -0.035    36.663    
                  SLICE_X4Y33          FDCE (Setup_fdce_C_CE)      -0.371    36.292    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.292    
                                       arrival time                         -24.578    
  ---------------------------------------------------------------------------------
                                       slack                                 11.714    

Slack (MET) :             11.784ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.408ns  (logic 1.087ns (24.661%)  route 3.321ns (75.339%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 36.286 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.061    24.458    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X6Y29          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.495    36.286    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X6Y29          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                                       clock pessimism              0.364    36.649    
                                       clock uncertainty           -0.035    36.614    
                  SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.371    36.243    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         36.243    
                                       arrival time                         -24.458    
  ---------------------------------------------------------------------------------
                                       slack                                 11.784    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.379ns  (logic 1.087ns (24.822%)  route 3.292ns (75.178%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 36.334 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           1.033    24.430    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X2Y32          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.543    36.334    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X2Y32          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                                       clock pessimism              0.364    36.697    
                                       clock uncertainty           -0.035    36.662    
                  SLICE_X2Y32          FDCE (Setup_fdce_C_CE)      -0.407    36.255    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.255    
                                       arrival time                         -24.430    
  ---------------------------------------------------------------------------------
                                       slack                                 11.825    

Slack (MET) :             12.018ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.220ns  (logic 1.087ns (25.758%)  route 3.133ns (74.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 36.332 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.874    24.271    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X4Y31          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.541    36.332    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X4Y31          FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                                       clock pessimism              0.364    36.695    
                                       clock uncertainty           -0.035    36.660    
                  SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.371    36.289    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.289    
                                       arrival time                         -24.271    
  ---------------------------------------------------------------------------------
                                       slack                                 12.018    

Slack (MET) :             12.364ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.834ns  (logic 1.087ns (28.355%)  route 2.747ns (71.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.457    23.247    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y37                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I0
    Routing       SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.150    23.397 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.487    23.884    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X13Y36         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.502    36.293    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X13Y36         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                                       clock pessimism              0.398    36.690    
                                       clock uncertainty           -0.035    36.655    
                  SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.407    36.248    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         36.248    
                                       arrival time                         -23.884    
  ---------------------------------------------------------------------------------
                                       slack                                 12.364    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.027ns  (logic 1.061ns (26.349%)  route 2.966ns (73.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 20.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.678    20.051    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.459    20.510 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          1.067    21.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X11Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/I1
    Routing       SLICE_X11Y38         LUT3 (Prop_lut3_I1_O)        0.152    21.729 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                                       net (fo=3, routed)           0.736    22.464    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    Routing       SLICE_X11Y37                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/I0
    Routing       SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.326    22.790 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                                       net (fo=5, routed)           0.831    23.622    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    Routing       SLICE_X11Y35                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/I0
    Routing       SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.124    23.746 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                                       net (fo=2, routed)           0.332    24.077    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    Routing       SLICE_X11Y36         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   33.333    33.333 r  
                  BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          1.502    36.293    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X11Y36         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                                       clock pessimism              0.398    36.690    
                                       clock uncertainty           -0.035    36.655    
                  SLICE_X11Y36         FDCE (Setup_fdce_C_CE)      -0.205    36.450    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         36.450    
                                       arrival time                         -24.077    
  ---------------------------------------------------------------------------------
                                       slack                                 12.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y41          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                                       net (fo=2, routed)           0.174     1.525    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    Routing       SLICE_X8Y41                                                       r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/I2
    Routing       SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.045     1.570 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                                       net (fo=1, routed)           0.000     1.570    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    Routing       SLICE_X8Y41          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X8Y41          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120     1.307    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.307    
                                       arrival time                           1.570    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                                       net (fo=2, routed)           0.175     1.526    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    Routing       SLICE_X10Y41                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/I5
    Routing       SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.571 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                                       net (fo=1, routed)           0.000     1.571    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    Routing       SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120     1.307    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.307    
                                       arrival time                           1.571    
  ---------------------------------------------------------------------------------
                                       slack                                  0.264    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.565     1.187    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                                       net (fo=2, routed)           0.235     1.586    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    Routing       SLICE_X10Y41                                                      r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/I5
    Routing       SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.631 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                                       net (fo=1, routed)           0.000     1.631    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    Routing       SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.833     1.558    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y41         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                                       clock pessimism             -0.371     1.187    
                  SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.121     1.308    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.308    
                                       arrival time                           1.631    
  ---------------------------------------------------------------------------------
                                       slack                                  0.323    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.191ns (30.556%)  route 0.434ns (69.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 17.852 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.564    17.852    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.146    17.998 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=16, routed)          0.229    18.227    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X10Y38                                                      f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/I0
    Routing       SLICE_X10Y38         LUT1 (Prop_lut1_I0_O)        0.045    18.272 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                                       net (fo=2, routed)           0.206    18.477    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    Routing       SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X11Y38         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism             -0.371    17.852    
                  SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.077    17.929    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                        -17.929    
                                       arrival time                          18.477    
  ---------------------------------------------------------------------------------
                                       slack                                  0.548    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.661ns  (logic 0.212ns (32.055%)  route 0.449ns (67.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.230    18.513    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X9Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X9Y38          FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                                       clock pessimism             -0.355    17.868    
                  SLICE_X9Y38          FDRE (Hold_fdre_C_CE)       -0.032    17.836    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                        -17.836    
                                       arrival time                          18.513    
  ---------------------------------------------------------------------------------
                                       slack                                  0.676    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.786ns  (logic 0.212ns (26.974%)  route 0.574ns (73.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.355    18.637    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X10Y38         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y38         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X10Y38         FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.637    
  ---------------------------------------------------------------------------------
                                       slack                                  0.762    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.912ns  (logic 0.212ns (23.239%)  route 0.700ns (76.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.481    18.764    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X10Y39         FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.764    
  ---------------------------------------------------------------------------------
                                       slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.912ns  (logic 0.212ns (23.239%)  route 0.700ns (76.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.481    18.764    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X10Y39         FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.764    
  ---------------------------------------------------------------------------------
                                       slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.912ns  (logic 0.212ns (23.239%)  route 0.700ns (76.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.481    18.764    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X10Y39         FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.764    
  ---------------------------------------------------------------------------------
                                       slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.912ns  (logic 0.212ns (23.239%)  route 0.700ns (76.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.224 - 16.667 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.563    17.851    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
                  SLICE_X8Y37          FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.167    18.018 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                                       net (fo=9, routed)           0.219    18.237    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    Routing       SLICE_X7Y37                                                       f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I2
    Routing       SLICE_X7Y37          LUT5 (Prop_lut5_I2_O)        0.045    18.282 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.481    18.764    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   16.667    16.667 f  
                  BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCTRL_X0Y1                                                     f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                                       net (fo=40, routed)          0.832    18.224    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X10Y39         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                                       clock pessimism             -0.336    17.887    
                  SLICE_X10Y39         FDRE (Hold_fdre_C_CE)       -0.012    17.875    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                        -17.875    
                                       arrival time                          18.764    
  ---------------------------------------------------------------------------------
                                       slack                                  0.888    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y38   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X9Y38    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y38   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y33    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y29   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X6Y29    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X6Y29    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X2Y31    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X2Y31    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y29   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y31    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y32    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y41   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X10Y39   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.834ns (42.550%)  route 5.177ns (57.450%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.247     8.357    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.071     9.100    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.534    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.534    
                                       arrival time                          -8.357    
  ---------------------------------------------------------------------------------
                                       slack                                  0.177    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.834ns (42.536%)  route 5.179ns (57.464%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.260     8.360    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.834ns (42.553%)  route 5.176ns (57.447%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.246     8.356    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.834ns (42.768%)  route 5.131ns (57.232%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.211     8.311    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.071     9.100    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.534    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.534    
                                       arrival time                          -8.311    
  ---------------------------------------------------------------------------------
                                       slack                                  0.223    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.834ns (43.302%)  route 5.020ns (56.698%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.090     8.200    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.071     9.099    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.834ns (43.360%)  route 5.008ns (56.640%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.778     5.608    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X24Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/I3
    Routing       SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.937 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/O
                                       net (fo=33, routed)          2.252     8.189    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[7]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.189    
  ---------------------------------------------------------------------------------
                                       slack                                  0.351    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.230ns (25.128%)  route 6.645ns (74.872%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.660    -0.698    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X19Y27         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                                       net (fo=1, routed)           0.958     0.679    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[6]
    Routing       SLICE_X18Y27                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I0
    Routing       SLICE_X18Y27         LUT6 (Prop_lut6_I0_O)        0.297     0.976 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     0.976    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X18Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.508 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.508    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X18Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.665 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.906     2.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X10Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X10Y25         LUT4 (Prop_lut4_I0_O)        0.329     2.900 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.332     3.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X12Y26                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     3.356 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.616     3.972    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or_n_3
    Routing       SLICE_X10Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/I1
    Routing       SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/O
                                       net (fo=31, routed)          1.174     5.270    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[0]_0
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.394 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.588     5.983    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1_n_0
    Routing       SLICE_X22Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/I2
    Routing       SLICE_X22Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.107 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.070     8.176    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.176    
  ---------------------------------------------------------------------------------
                                       slack                                  0.363    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.834ns (43.491%)  route 4.982ns (56.509%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.062     8.162    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.536     8.704    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.178    
                                       clock uncertainty           -0.071     9.107    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.541    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.541    
                                       arrival time                          -8.162    
  ---------------------------------------------------------------------------------
                                       slack                                  0.379    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.834ns (43.679%)  route 4.944ns (56.321%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.730     5.560    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X20Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/I3
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.889 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/O
                                       net (fo=33, routed)          2.235     8.124    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.071     9.100    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                                   -0.566     8.534    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.534    
                                       arrival time                          -8.124    
  ---------------------------------------------------------------------------------
                                       slack                                  0.410    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.834ns (43.802%)  route 4.919ns (56.198%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.754     5.583    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/I3
    Routing       SLICE_X22Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.912 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/O
                                       net (fo=33, routed)          2.187     8.099    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[14]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.071     9.106    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.099    
  ---------------------------------------------------------------------------------
                                       slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/Q
                                       net (fo=1, routed)           0.052    -0.304    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][1]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.259    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[1]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/C
                                       clock pessimism              0.247    -0.484    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121    -0.363    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.363    
                                       arrival time                          -0.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.559    -0.501    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Clk
                  SLICE_X25Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/Q
                                       net (fo=1, routed)           0.054    -0.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_result_5[19]
    Routing       SLICE_X24Y12                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/I1
    Routing       SLICE_X24Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/O
                                       net (fo=1, routed)           0.000    -0.261    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_2_out[12]
    Routing       SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
                  SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/C
                                       clock pessimism              0.248    -0.488    
                  SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.121    -0.367    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.367    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][2]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[2]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/C
                                       clock pessimism              0.247    -0.484    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.120    -0.364    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.364    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                  SLICE_X14Y42         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                                       net (fo=1, routed)           0.295    -0.060    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[12]
    Routing       SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
                  SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                                       clock pessimism              0.498    -0.239    
                  SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066    -0.173    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.173    
                                       arrival time                          -0.060    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.716%)  route 0.282ns (60.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.560    -0.500    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y39         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                                       net (fo=3, routed)           0.282    -0.077    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/o_data[6]
    Routing       SLICE_X22Y40                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/I1
    Routing       SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.032 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.032    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/reg_data_out[6]
    Routing       SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                                       clock pessimism              0.498    -0.236    
                  SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091    -0.145    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.145    
                                       arrival time                          -0.032    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.557    -0.503    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.306    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.503    
                  SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.076    -0.427    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                          -0.306    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    Routing       SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    Routing       SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    Routing       SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    Routing       SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.833    -0.730    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.496    
                  SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.421    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.421    
                                       arrival time                          -0.300    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.182ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.715ns (24.754%)  route 2.173ns (75.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X26Y55         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.280 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                                       net (fo=2, routed)           0.856     0.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I2
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.296     0.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           1.317     2.189    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.091    49.205    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.371    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.371    
                                       arrival time                          -2.189    
  ---------------------------------------------------------------------------------
                                       slack                                 46.182    

Slack (MET) :             46.340ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.975%)  route 2.185ns (79.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          0.845     0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X32Y55                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Routing       SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.727 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.340     2.067    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.091    49.205    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.407    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.407    
                                       arrival time                          -2.067    
  ---------------------------------------------------------------------------------
                                       slack                                 46.340    

Slack (MET) :             46.631ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.747ns (25.773%)  route 2.151ns (74.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.273     2.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.091    49.129    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.298    48.831    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III
  ---------------------------------------------------------------------------------
                                       required time                         48.831    
                                       arrival time                          -2.200    
  ---------------------------------------------------------------------------------
                                       slack                                 46.631    

Slack (MET) :             46.777ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.828ns (26.683%)  route 2.275ns (73.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.651     1.359    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y51                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.797     2.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X29Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.404 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.404    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.091    49.152    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.029    49.181    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.181    
                                       arrival time                          -2.404    
  ---------------------------------------------------------------------------------
                                       slack                                 46.777    

Slack (MET) :             46.881ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.070ns (35.666%)  route 1.930ns (64.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.102     1.976    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.302 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/O
                                       net (fo=1, routed)           0.000     2.302    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[6]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.091    49.152    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.183    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         49.183    
                                       arrival time                          -2.302    
  ---------------------------------------------------------------------------------
                                       slack                                 46.881    

Slack (MET) :             46.885ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.747ns (28.400%)  route 1.883ns (71.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.005     1.932    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.091    49.129    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.312    48.817    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV
  ---------------------------------------------------------------------------------
                                       required time                         48.817    
                                       arrival time                          -1.932    
  ---------------------------------------------------------------------------------
                                       slack                                 46.885    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.839%)  route 2.146ns (72.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.511     1.219    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.808     2.151    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X29Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.275 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     2.275    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.588    49.242    
                                       clock uncertainty           -0.091    49.151    
                  SLICE_X29Y54         FDSE (Setup_fdse_C_D)        0.029    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.275    
  ---------------------------------------------------------------------------------
                                       slack                                 46.904    

Slack (MET) :             46.959ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.839ns (29.749%)  route 1.981ns (70.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
                  SLICE_X21Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=6, routed)           1.137     0.857    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/scndry_out
    Routing       SLICE_X26Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/I2
    Routing       SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.296     1.153 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/O
                                       net (fo=1, routed)           0.845     1.998    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_reg_0
    Routing       SLICE_X27Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/I2
    Routing       SLICE_X27Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.122 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/O
                                       net (fo=1, routed)           0.000     2.122    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_0
    Routing       SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                                       clock pessimism              0.487    49.141    
                                       clock uncertainty           -0.091    49.050    
                  SLICE_X27Y53         FDRE (Setup_fdre_C_D)        0.031    49.081    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.081    
                                       arrival time                          -2.122    
  ---------------------------------------------------------------------------------
                                       slack                                 46.959    

Slack (MET) :             46.986ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.070ns (36.963%)  route 1.825ns (63.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           0.997     1.871    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.197 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                                       net (fo=1, routed)           0.000     2.197    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.091    49.152    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.183    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         49.183    
                                       arrival time                          -2.197    
  ---------------------------------------------------------------------------------
                                       slack                                 46.986    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.718ns (27.171%)  route 1.924ns (72.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.209     0.929    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I0
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.299     1.228 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.716     1.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.091    49.152    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_CE)      -0.205    48.947    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         48.947    
                                       arrival time                          -1.944    
  ---------------------------------------------------------------------------------
                                       slack                                 47.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.559    -0.501    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.295    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.828    -0.735    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.501    
                  SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.075    -0.426    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.426    
                                       arrival time                          -0.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.556    -0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X25Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/Q
                                       net (fo=2, routed)           0.098    -0.265    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rx_FIFO_Full_reg
    Routing       SLICE_X24Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/I0
    Routing       SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/O
                                       net (fo=1, routed)           0.000    -0.220    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DRR_Overrun_reg_int0
    Routing       SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.825    -0.738    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
                                       clock pessimism              0.246    -0.491    
                  SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120    -0.371    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.371    
                                       arrival time                          -0.220    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                  SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.060    -0.432    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.432    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_5
    Routing       SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.110    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/I1
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.204    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                                       clock pessimism              0.246    -0.487    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.367    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.367    
                                       arrival time                          -0.204    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X10Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X11Y49                                                      r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.837    -0.726    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.478    
                  SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.386    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.386    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X6Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                                       net (fo=2, routed)           0.061    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    Routing       SLICE_X7Y46                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/I1
    Routing       SLICE_X7Y46          LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    Routing       SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/C
                                       clock pessimism              0.247    -0.479    
                  SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.387    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.387    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.114    -0.245    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/I0
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                                       net (fo=1, routed)           0.000    -0.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                                       clock pessimism              0.246    -0.487    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.121    -0.366    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.366    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y53     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X26Y55     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0_1
  To Clock:  clkfbout_main_design_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.834ns (42.550%)  route 5.177ns (57.450%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.247     8.357    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.357    
  ---------------------------------------------------------------------------------
                                       slack                                  0.177    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.834ns (42.536%)  route 5.179ns (57.464%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.260     8.360    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.180    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.834ns (42.553%)  route 5.176ns (57.447%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.246     8.356    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.834ns (42.768%)  route 5.131ns (57.232%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.211     8.311    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.311    
  ---------------------------------------------------------------------------------
                                       slack                                  0.222    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.834ns (43.302%)  route 5.020ns (56.698%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.090     8.200    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.532    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.532    
                                       arrival time                          -8.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.834ns (43.360%)  route 5.008ns (56.640%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.778     5.608    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X24Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/I3
    Routing       SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.937 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/O
                                       net (fo=33, routed)          2.252     8.189    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[7]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.189    
  ---------------------------------------------------------------------------------
                                       slack                                  0.351    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.230ns (25.128%)  route 6.645ns (74.872%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.660    -0.698    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X19Y27         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                                       net (fo=1, routed)           0.958     0.679    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[6]
    Routing       SLICE_X18Y27                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I0
    Routing       SLICE_X18Y27         LUT6 (Prop_lut6_I0_O)        0.297     0.976 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     0.976    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X18Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.508 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.508    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X18Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.665 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.906     2.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X10Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X10Y25         LUT4 (Prop_lut4_I0_O)        0.329     2.900 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.332     3.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X12Y26                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     3.356 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.616     3.972    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or_n_3
    Routing       SLICE_X10Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/I1
    Routing       SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/O
                                       net (fo=31, routed)          1.174     5.270    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[0]_0
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.394 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.588     5.983    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1_n_0
    Routing       SLICE_X22Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/I2
    Routing       SLICE_X22Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.107 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.070     8.176    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.176    
  ---------------------------------------------------------------------------------
                                       slack                                  0.363    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.834ns (43.491%)  route 4.982ns (56.509%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.062     8.162    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.536     8.704    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.178    
                                       clock uncertainty           -0.072     9.106    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.162    
  ---------------------------------------------------------------------------------
                                       slack                                  0.378    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.834ns (43.679%)  route 4.944ns (56.321%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.730     5.560    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X20Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/I3
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.889 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/O
                                       net (fo=33, routed)          2.235     8.124    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.124    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.834ns (43.802%)  route 4.919ns (56.198%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.754     5.583    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/I3
    Routing       SLICE_X22Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.912 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/O
                                       net (fo=33, routed)          2.187     8.099    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[14]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.099    
  ---------------------------------------------------------------------------------
                                       slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/Q
                                       net (fo=1, routed)           0.052    -0.304    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][1]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.259    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[1]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/C
                                       clock pessimism              0.247    -0.484    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121    -0.363    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.363    
                                       arrival time                          -0.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.559    -0.501    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Clk
                  SLICE_X25Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/Q
                                       net (fo=1, routed)           0.054    -0.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_result_5[19]
    Routing       SLICE_X24Y12                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/I1
    Routing       SLICE_X24Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/O
                                       net (fo=1, routed)           0.000    -0.261    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_2_out[12]
    Routing       SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
                  SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/C
                                       clock pessimism              0.248    -0.488    
                  SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.121    -0.367    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.367    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][2]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[2]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/C
                                       clock pessimism              0.247    -0.484    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.120    -0.364    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.364    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                  SLICE_X14Y42         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                                       net (fo=1, routed)           0.295    -0.060    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[12]
    Routing       SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
                  SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                                       clock pessimism              0.498    -0.239    
                  SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066    -0.173    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.173    
                                       arrival time                          -0.060    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.716%)  route 0.282ns (60.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.560    -0.500    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y39         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                                       net (fo=3, routed)           0.282    -0.077    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/o_data[6]
    Routing       SLICE_X22Y40                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/I1
    Routing       SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.032 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.032    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/reg_data_out[6]
    Routing       SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                                       clock pessimism              0.498    -0.236    
                  SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091    -0.145    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.145    
                                       arrival time                          -0.032    
  ---------------------------------------------------------------------------------
                                       slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.557    -0.503    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.306    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.503    
                  SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.076    -0.427    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                          -0.306    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    Routing       SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    Routing       SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    Routing       SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                  SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.393    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    Routing       SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.833    -0.730    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.496    
                  SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.421    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.421    
                                       arrival time                          -0.300    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y31     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y32     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       46.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.180ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.715ns (24.754%)  route 2.173ns (75.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X26Y55         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.280 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                                       net (fo=2, routed)           0.856     0.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I2
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.296     0.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           1.317     2.189    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.189    
  ---------------------------------------------------------------------------------
                                       slack                                 46.180    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.975%)  route 2.185ns (79.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          0.845     0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X32Y55                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Routing       SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.727 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.340     2.067    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.405    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.405    
                                       arrival time                          -2.067    
  ---------------------------------------------------------------------------------
                                       slack                                 46.338    

Slack (MET) :             46.629ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.747ns (25.773%)  route 2.151ns (74.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.273     2.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.298    48.829    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III
  ---------------------------------------------------------------------------------
                                       required time                         48.829    
                                       arrival time                          -2.200    
  ---------------------------------------------------------------------------------
                                       slack                                 46.629    

Slack (MET) :             46.775ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.828ns (26.683%)  route 2.275ns (73.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.651     1.359    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y51                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.797     2.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X29Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.404 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.404    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.029    49.178    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.178    
                                       arrival time                          -2.404    
  ---------------------------------------------------------------------------------
                                       slack                                 46.775    

Slack (MET) :             46.879ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.070ns (35.666%)  route 1.930ns (64.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.102     1.976    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.302 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/O
                                       net (fo=1, routed)           0.000     2.302    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[6]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.302    
  ---------------------------------------------------------------------------------
                                       slack                                 46.879    

Slack (MET) :             46.883ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.747ns (28.400%)  route 1.883ns (71.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.005     1.932    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.312    48.815    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV
  ---------------------------------------------------------------------------------
                                       required time                         48.815    
                                       arrival time                          -1.932    
  ---------------------------------------------------------------------------------
                                       slack                                 46.883    

Slack (MET) :             46.902ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.839%)  route 2.146ns (72.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.511     1.219    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.808     2.151    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X29Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.275 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     2.275    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.588    49.242    
                                       clock uncertainty           -0.093    49.148    
                  SLICE_X29Y54         FDSE (Setup_fdse_C_D)        0.029    49.177    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.177    
                                       arrival time                          -2.275    
  ---------------------------------------------------------------------------------
                                       slack                                 46.902    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.839ns (29.749%)  route 1.981ns (70.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
                  SLICE_X21Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=6, routed)           1.137     0.857    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/scndry_out
    Routing       SLICE_X26Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/I2
    Routing       SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.296     1.153 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/O
                                       net (fo=1, routed)           0.845     1.998    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_reg_0
    Routing       SLICE_X27Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/I2
    Routing       SLICE_X27Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.122 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/O
                                       net (fo=1, routed)           0.000     2.122    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_0
    Routing       SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                                       clock pessimism              0.487    49.141    
                                       clock uncertainty           -0.093    49.048    
                  SLICE_X27Y53         FDRE (Setup_fdre_C_D)        0.031    49.079    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.079    
                                       arrival time                          -2.122    
  ---------------------------------------------------------------------------------
                                       slack                                 46.957    

Slack (MET) :             46.984ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.070ns (36.963%)  route 1.825ns (63.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           0.997     1.871    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.197 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                                       net (fo=1, routed)           0.000     2.197    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.197    
  ---------------------------------------------------------------------------------
                                       slack                                 46.984    

Slack (MET) :             47.000ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.718ns (27.171%)  route 1.924ns (72.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.209     0.929    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I0
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.299     1.228 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.716     1.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_CE)      -0.205    48.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         48.944    
                                       arrival time                          -1.944    
  ---------------------------------------------------------------------------------
                                       slack                                 47.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.559    -0.501    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.295    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.828    -0.735    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.501    
                  SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.075    -0.426    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.426    
                                       arrival time                          -0.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.556    -0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X25Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/Q
                                       net (fo=2, routed)           0.098    -0.265    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rx_FIFO_Full_reg
    Routing       SLICE_X24Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/I0
    Routing       SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/O
                                       net (fo=1, routed)           0.000    -0.220    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DRR_Overrun_reg_int0
    Routing       SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.825    -0.738    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
                                       clock pessimism              0.246    -0.491    
                  SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120    -0.371    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.371    
                                       arrival time                          -0.220    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                  SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.060    -0.432    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.432    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_5
    Routing       SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.500    
                  SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060    -0.440    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.440    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.110    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/I1
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.204    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                                       clock pessimism              0.246    -0.487    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.367    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.367    
                                       arrival time                          -0.204    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X10Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X11Y49                                                      r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.837    -0.726    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.478    
                  SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.386    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.386    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X6Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                                       net (fo=2, routed)           0.061    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    Routing       SLICE_X7Y46                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/I1
    Routing       SLICE_X7Y46          LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    Routing       SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/C
                                       clock pessimism              0.247    -0.479    
                  SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.387    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.387    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.114    -0.245    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/I0
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                                       net (fo=1, routed)           0.000    -0.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                                       clock pessimism              0.246    -0.487    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.121    -0.366    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.366    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y52     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y45      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X24Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X25Y54     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y53     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X26Y55     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0
  To Clock:  clkfbout_main_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDSE (Setup_fdse_C_S)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.211     8.763    
                  SLICE_X35Y43         FDSE (Setup_fdse_C_S)       -0.429     8.334    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.334    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.211     8.763    
                  SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429     8.334    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.334    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.206ns (24.370%)  route 0.639ns (75.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X18Y35         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.353    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.107     0.135    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.135    
                                       arrival time                           0.353    
  ---------------------------------------------------------------------------------
                                       slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.996%)  route 0.689ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X9Y45          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.689     0.337    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.076     0.107    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.107    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.638%)  route 0.639ns (75.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.356    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     0.119    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.119    
                                       arrival time                           0.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.237    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.332%)  route 0.686ns (78.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.686     0.336    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_aresetn
    Routing       SLICE_X19Y47                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/I3
    Routing       SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/O
                                       net (fo=1, routed)           0.000     0.381    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER_n_50
    Routing       SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.834    -0.729    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/C
                                       clock pessimism              0.552    -0.177    
                                       clock uncertainty            0.211     0.034    
                  SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.091     0.125    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.125    
                                       arrival time                           0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.255    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.208ns (21.683%)  route 0.751ns (78.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.044     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.211     0.027    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.107     0.134    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.134    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.333    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.765%)  route 0.751ns (78.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.468 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.468    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.211     0.027    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     0.118    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.118    
                                       arrival time                           0.468    
  ---------------------------------------------------------------------------------
                                       slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.678%)  route 0.810ns (81.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.810     0.459    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X25Y44                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X25Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.504 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.504    
  ---------------------------------------------------------------------------------
                                       slack                                  0.383    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.512%)  route 0.819ns (81.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.819     0.468    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X22Y44                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X22Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.513 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.513    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.513    
  ---------------------------------------------------------------------------------
                                       slack                                  0.392    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.186ns (18.230%)  route 0.834ns (81.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.834     0.484    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X25Y41                                                      r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/I4
    Routing       SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.529 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/O
                                       net (fo=1, routed)           0.000     0.529    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1_n_0
    Routing       SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/C
                                       clock pessimism              0.552    -0.182    
                                       clock uncertainty            0.211     0.029    
                  SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.092     0.121    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.529    
  ---------------------------------------------------------------------------------
                                       slack                                  0.408    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.080%)  route 0.693ns (78.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.515     0.165    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X15Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.044     0.209 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         0.177     0.386    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X19Y42         FDRE (Hold_fdre_C_R)        -0.080    -0.048    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                          0.048    
                                       arrival time                           0.386    
  ---------------------------------------------------------------------------------
                                       slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.834ns (42.550%)  route 5.177ns (57.450%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.247     8.357    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.357    
  ---------------------------------------------------------------------------------
                                       slack                                  0.177    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.834ns (42.536%)  route 5.179ns (57.464%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.260     8.360    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.180    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.834ns (42.553%)  route 5.176ns (57.447%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.246     8.356    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.834ns (42.768%)  route 5.131ns (57.232%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.211     8.311    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.311    
  ---------------------------------------------------------------------------------
                                       slack                                  0.222    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.834ns (43.302%)  route 5.020ns (56.698%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.090     8.200    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.532    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.532    
                                       arrival time                          -8.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.834ns (43.360%)  route 5.008ns (56.640%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.778     5.608    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X24Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/I3
    Routing       SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.937 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/O
                                       net (fo=33, routed)          2.252     8.189    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[7]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.189    
  ---------------------------------------------------------------------------------
                                       slack                                  0.351    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.230ns (25.128%)  route 6.645ns (74.872%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.660    -0.698    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X19Y27         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                                       net (fo=1, routed)           0.958     0.679    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[6]
    Routing       SLICE_X18Y27                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I0
    Routing       SLICE_X18Y27         LUT6 (Prop_lut6_I0_O)        0.297     0.976 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     0.976    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X18Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.508 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.508    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X18Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.665 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.906     2.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X10Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X10Y25         LUT4 (Prop_lut4_I0_O)        0.329     2.900 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.332     3.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X12Y26                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     3.356 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.616     3.972    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or_n_3
    Routing       SLICE_X10Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/I1
    Routing       SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/O
                                       net (fo=31, routed)          1.174     5.270    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[0]_0
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.394 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.588     5.983    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1_n_0
    Routing       SLICE_X22Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/I2
    Routing       SLICE_X22Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.107 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.070     8.176    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.176    
  ---------------------------------------------------------------------------------
                                       slack                                  0.363    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.834ns (43.491%)  route 4.982ns (56.509%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.062     8.162    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.536     8.704    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.178    
                                       clock uncertainty           -0.072     9.106    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.162    
  ---------------------------------------------------------------------------------
                                       slack                                  0.378    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.834ns (43.679%)  route 4.944ns (56.321%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.730     5.560    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X20Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/I3
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.889 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/O
                                       net (fo=33, routed)          2.235     8.124    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.124    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.834ns (43.802%)  route 4.919ns (56.198%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.754     5.583    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/I3
    Routing       SLICE_X22Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.912 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/O
                                       net (fo=33, routed)          2.187     8.099    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[14]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.099    
  ---------------------------------------------------------------------------------
                                       slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/Q
                                       net (fo=1, routed)           0.052    -0.304    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][1]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.259    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[1]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/C
                                       clock pessimism              0.247    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121    -0.292    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.292    
                                       arrival time                          -0.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.559    -0.501    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Clk
                  SLICE_X25Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/Q
                                       net (fo=1, routed)           0.054    -0.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_result_5[19]
    Routing       SLICE_X24Y12                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/I1
    Routing       SLICE_X24Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/O
                                       net (fo=1, routed)           0.000    -0.261    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_2_out[12]
    Routing       SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
                  SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/C
                                       clock pessimism              0.248    -0.488    
                                       clock uncertainty            0.072    -0.417    
                  SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.121    -0.296    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.296    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][2]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[2]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/C
                                       clock pessimism              0.247    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.120    -0.293    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.293    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                  SLICE_X14Y42         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                                       net (fo=1, routed)           0.295    -0.060    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[12]
    Routing       SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
                  SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                                       clock pessimism              0.498    -0.239    
                                       clock uncertainty            0.072    -0.167    
                  SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066    -0.101    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.101    
                                       arrival time                          -0.060    
  ---------------------------------------------------------------------------------
                                       slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.716%)  route 0.282ns (60.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.560    -0.500    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y39         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                                       net (fo=3, routed)           0.282    -0.077    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/o_data[6]
    Routing       SLICE_X22Y40                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/I1
    Routing       SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.032 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.032    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/reg_data_out[6]
    Routing       SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                                       clock pessimism              0.498    -0.236    
                                       clock uncertainty            0.072    -0.164    
                  SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091    -0.073    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.073    
                                       arrival time                          -0.032    
  ---------------------------------------------------------------------------------
                                       slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.557    -0.503    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.306    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.503    
                                       clock uncertainty            0.072    -0.432    
                  SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.076    -0.356    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.356    
                                       arrival time                          -0.306    
  ---------------------------------------------------------------------------------
                                       slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    Routing       SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    Routing       SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    Routing       SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    Routing       SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.833    -0.730    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.496    
                                       clock uncertainty            0.072    -0.425    
                  SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.350    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.350    
                                       arrival time                          -0.300    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDSE (Setup_fdse_C_S)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.213     8.761    
                  SLICE_X35Y43         FDSE (Setup_fdse_C_S)       -0.429     8.332    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.332    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.213     8.761    
                  SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429     8.332    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.332    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.206ns (24.370%)  route 0.639ns (75.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X18Y35         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.353    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.107     0.137    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.137    
                                       arrival time                           0.353    
  ---------------------------------------------------------------------------------
                                       slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.996%)  route 0.689ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X9Y45          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.689     0.337    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.076     0.109    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.109    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.638%)  route 0.639ns (75.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.356    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.332%)  route 0.686ns (78.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.686     0.336    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_aresetn
    Routing       SLICE_X19Y47                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/I3
    Routing       SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/O
                                       net (fo=1, routed)           0.000     0.381    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER_n_50
    Routing       SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.834    -0.729    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/C
                                       clock pessimism              0.552    -0.177    
                                       clock uncertainty            0.213     0.036    
                  SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.091     0.127    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.127    
                                       arrival time                           0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.253    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.208ns (21.683%)  route 0.751ns (78.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.044     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.213     0.029    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.107     0.136    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.136    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.330    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.765%)  route 0.751ns (78.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.468 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.468    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.213     0.029    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     0.120    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.120    
                                       arrival time                           0.468    
  ---------------------------------------------------------------------------------
                                       slack                                  0.347    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.678%)  route 0.810ns (81.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.810     0.459    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X25Y44                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X25Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.504 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.504    
  ---------------------------------------------------------------------------------
                                       slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.512%)  route 0.819ns (81.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.819     0.468    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X22Y44                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X22Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.513 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.513    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.513    
  ---------------------------------------------------------------------------------
                                       slack                                  0.390    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.186ns (18.230%)  route 0.834ns (81.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.834     0.484    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X25Y41                                                      r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/I4
    Routing       SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.529 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/O
                                       net (fo=1, routed)           0.000     0.529    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1_n_0
    Routing       SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/C
                                       clock pessimism              0.552    -0.182    
                                       clock uncertainty            0.213     0.031    
                  SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.092     0.123    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.529    
  ---------------------------------------------------------------------------------
                                       slack                                  0.405    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.080%)  route 0.693ns (78.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.515     0.165    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X15Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.044     0.209 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         0.177     0.386    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X19Y42         FDRE (Hold_fdre_C_R)        -0.080    -0.046    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                          0.046    
                                       arrival time                           0.386    
  ---------------------------------------------------------------------------------
                                       slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.180ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.715ns (24.754%)  route 2.173ns (75.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X26Y55         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.280 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                                       net (fo=2, routed)           0.856     0.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I2
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.296     0.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           1.317     2.189    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.189    
  ---------------------------------------------------------------------------------
                                       slack                                 46.180    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.975%)  route 2.185ns (79.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          0.845     0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X32Y55                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Routing       SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.727 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.340     2.067    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.405    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.405    
                                       arrival time                          -2.067    
  ---------------------------------------------------------------------------------
                                       slack                                 46.338    

Slack (MET) :             46.629ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.747ns (25.773%)  route 2.151ns (74.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.273     2.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.298    48.829    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III
  ---------------------------------------------------------------------------------
                                       required time                         48.829    
                                       arrival time                          -2.200    
  ---------------------------------------------------------------------------------
                                       slack                                 46.629    

Slack (MET) :             46.775ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.828ns (26.683%)  route 2.275ns (73.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.651     1.359    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y51                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.797     2.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X29Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.404 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.404    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.029    49.178    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.178    
                                       arrival time                          -2.404    
  ---------------------------------------------------------------------------------
                                       slack                                 46.775    

Slack (MET) :             46.879ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.070ns (35.666%)  route 1.930ns (64.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.102     1.976    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.302 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/O
                                       net (fo=1, routed)           0.000     2.302    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[6]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.302    
  ---------------------------------------------------------------------------------
                                       slack                                 46.879    

Slack (MET) :             46.883ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.747ns (28.400%)  route 1.883ns (71.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.005     1.932    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.312    48.815    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV
  ---------------------------------------------------------------------------------
                                       required time                         48.815    
                                       arrival time                          -1.932    
  ---------------------------------------------------------------------------------
                                       slack                                 46.883    

Slack (MET) :             46.902ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.839%)  route 2.146ns (72.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.511     1.219    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.808     2.151    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X29Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.275 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     2.275    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.588    49.242    
                                       clock uncertainty           -0.093    49.148    
                  SLICE_X29Y54         FDSE (Setup_fdse_C_D)        0.029    49.177    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.177    
                                       arrival time                          -2.275    
  ---------------------------------------------------------------------------------
                                       slack                                 46.902    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.839ns (29.749%)  route 1.981ns (70.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
                  SLICE_X21Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=6, routed)           1.137     0.857    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/scndry_out
    Routing       SLICE_X26Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/I2
    Routing       SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.296     1.153 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/O
                                       net (fo=1, routed)           0.845     1.998    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_reg_0
    Routing       SLICE_X27Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/I2
    Routing       SLICE_X27Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.122 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/O
                                       net (fo=1, routed)           0.000     2.122    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_0
    Routing       SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                                       clock pessimism              0.487    49.141    
                                       clock uncertainty           -0.093    49.048    
                  SLICE_X27Y53         FDRE (Setup_fdre_C_D)        0.031    49.079    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.079    
                                       arrival time                          -2.122    
  ---------------------------------------------------------------------------------
                                       slack                                 46.957    

Slack (MET) :             46.984ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.070ns (36.963%)  route 1.825ns (63.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           0.997     1.871    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.197 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                                       net (fo=1, routed)           0.000     2.197    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.197    
  ---------------------------------------------------------------------------------
                                       slack                                 46.984    

Slack (MET) :             47.000ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.718ns (27.171%)  route 1.924ns (72.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.209     0.929    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I0
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.299     1.228 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.716     1.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_CE)      -0.205    48.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         48.944    
                                       arrival time                          -1.944    
  ---------------------------------------------------------------------------------
                                       slack                                 47.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.559    -0.501    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.295    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.828    -0.735    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.501    
                                       clock uncertainty            0.093    -0.408    
                  SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.075    -0.333    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.333    
                                       arrival time                          -0.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.556    -0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X25Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/Q
                                       net (fo=2, routed)           0.098    -0.265    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rx_FIFO_Full_reg
    Routing       SLICE_X24Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/I0
    Routing       SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/O
                                       net (fo=1, routed)           0.000    -0.220    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DRR_Overrun_reg_int0
    Routing       SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.825    -0.738    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
                                       clock pessimism              0.246    -0.491    
                                       clock uncertainty            0.093    -0.398    
                  SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120    -0.278    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.278    
                                       arrival time                          -0.220    
  ---------------------------------------------------------------------------------
                                       slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                                       clock uncertainty            0.093    -0.399    
                  SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.060    -0.339    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_5
    Routing       SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.110    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/I1
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.204    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                                       clock pessimism              0.246    -0.487    
                                       clock uncertainty            0.093    -0.394    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.274    
                                       arrival time                          -0.204    
  ---------------------------------------------------------------------------------
                                       slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X10Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X11Y49                                                      r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.837    -0.726    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.478    
                                       clock uncertainty            0.093    -0.385    
                  SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.293    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.293    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X6Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                                       net (fo=2, routed)           0.061    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    Routing       SLICE_X7Y46                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/I1
    Routing       SLICE_X7Y46          LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    Routing       SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/C
                                       clock pessimism              0.247    -0.479    
                                       clock uncertainty            0.093    -0.386    
                  SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.294    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.294    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.114    -0.245    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/I0
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                                       net (fo=1, routed)           0.000    -0.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                                       clock pessimism              0.246    -0.487    
                                       clock uncertainty            0.093    -0.394    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.121    -0.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.273    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.834ns (42.550%)  route 5.177ns (57.450%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.247     8.357    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.357    
  ---------------------------------------------------------------------------------
                                       slack                                  0.177    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.834ns (42.536%)  route 5.179ns (57.464%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.260     8.360    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.360    
  ---------------------------------------------------------------------------------
                                       slack                                  0.180    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.834ns (42.553%)  route 5.176ns (57.447%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.246     8.356    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.834ns (42.768%)  route 5.131ns (57.232%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.211     8.311    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.311    
  ---------------------------------------------------------------------------------
                                       slack                                  0.222    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.834ns (43.302%)  route 5.020ns (56.698%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.951     5.781    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.110 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[28]_INST_0/O
                                       net (fo=33, routed)          2.090     8.200    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    Routing       RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.528     8.696    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
                  RAMB36_X1Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.170    
                                       clock uncertainty           -0.072     9.098    
                  RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                                   -0.566     8.532    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.532    
                                       arrival time                          -8.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.834ns (43.360%)  route 5.008ns (56.640%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.778     5.608    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X24Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/I3
    Routing       SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.937 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[22]_INST_0/O
                                       net (fo=33, routed)          2.252     8.189    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[7]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.189    
  ---------------------------------------------------------------------------------
                                       slack                                  0.351    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.230ns (25.128%)  route 6.645ns (74.872%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.660    -0.698    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X19Y27         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                                       net (fo=1, routed)           0.958     0.679    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[6]
    Routing       SLICE_X18Y27                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/I0
    Routing       SLICE_X18Y27         LUT6 (Prop_lut6_I0_O)        0.297     0.976 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                                       net (fo=1, routed)           0.000     0.976    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    Routing       SLICE_X18Y27                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     1.508 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.000     1.508    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    Routing       SLICE_X18Y28                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     1.665 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=6, routed)           0.906     2.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/ex_jump_wanted
    Routing       SLICE_X10Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/I0
    Routing       SLICE_X10Y25         LUT4 (Prop_lut4_I0_O)        0.329     2.900 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_47/O
                                       net (fo=4, routed)           0.332     3.232    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Instr_Addr[0]_INST_0_i_3_0
    Routing       SLICE_X12Y26                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/I3
    Routing       SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     3.356 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__57/O
                                       net (fo=5, routed)           0.616     3.972    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or_n_3
    Routing       SLICE_X10Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/I1
    Routing       SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instr_Addr[0]_INST_0_i_3/O
                                       net (fo=31, routed)          1.174     5.270    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[0]_0
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.394 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.588     5.983    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0_i_1_n_0
    Routing       SLICE_X22Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/I2
    Routing       SLICE_X22Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.107 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.070     8.176    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.176    
  ---------------------------------------------------------------------------------
                                       slack                                  0.363    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.834ns (43.491%)  route 4.982ns (56.509%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.941     5.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y22                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/I3
    Routing       SLICE_X22Y22         LUT5 (Prop_lut5_I3_O)        0.329     6.100 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[21]_INST_0/O
                                       net (fo=33, routed)          2.062     8.162    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[8]
    Routing       RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.536     8.704    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y10         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.178    
                                       clock uncertainty           -0.072     9.106    
                  RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                                   -0.566     8.540    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.540    
                                       arrival time                          -8.162    
  ---------------------------------------------------------------------------------
                                       slack                                  0.378    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.834ns (43.679%)  route 4.944ns (56.321%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.730     5.560    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X20Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/I3
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.889 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[16]_INST_0/O
                                       net (fo=33, routed)          2.235     8.124    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    Routing       RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.529     8.697    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
                  RAMB36_X2Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.171    
                                       clock uncertainty           -0.072     9.099    
                  RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                                   -0.566     8.533    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.533    
                                       arrival time                          -8.124    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.834ns (43.802%)  route 4.919ns (56.198%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.704    -0.654    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                  RAMB36_X1Y5          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                                    2.454     1.800 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[9]
                                       net (fo=4, routed)           1.394     3.195    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]
    Routing       SLICE_X20Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/I2
    Routing       SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.319 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103/O
                                       net (fo=1, routed)           0.575     3.894    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_2__103_n_0
    Routing       SLICE_X21Y24                                                      f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/I0
    Routing       SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.018 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__150/O
                                       net (fo=1, routed)           0.000     4.018    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/A68_out
    Routing       SLICE_X21Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/S[0]
    Routing       SLICE_X21Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     4.550 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=1, routed)           0.009     4.559    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_4
    Routing       SLICE_X21Y25                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.673 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                                       net (fo=5, routed)           0.000     4.673    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Carry_OUT
    Routing       SLICE_X21Y26                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CI
    Routing       SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                                    0.157     4.830 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                                       net (fo=39, routed)          0.754     5.583    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/bt_jump
    Routing       SLICE_X22Y24                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/I3
    Routing       SLICE_X22Y24         LUT5 (Prop_lut5_I3_O)        0.329     5.912 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Instr_Addr[15]_INST_0/O
                                       net (fo=33, routed)          2.187     8.099    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[14]
    Routing       RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.535     8.703    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
                  RAMB36_X0Y11         RAMB36E1                                     r  main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism              0.473     9.177    
                                       clock uncertainty           -0.072     9.105    
                  RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                                   -0.566     8.539    main_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          8.539    
                                       arrival time                          -8.099    
  ---------------------------------------------------------------------------------
                                       slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[1]/Q
                                       net (fo=1, routed)           0.052    -0.304    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][1]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.259    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[1]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]/C
                                       clock pessimism              0.247    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121    -0.292    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.292    
                                       arrival time                          -0.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.559    -0.501    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Clk
                  SLICE_X25Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[19]/Q
                                       net (fo=1, routed)           0.054    -0.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_result_5[19]
    Routing       SLICE_X24Y12                                                      r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/I1
    Routing       SLICE_X24Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_FPU.wb_fpu_result_i[19]_i_1/O
                                       net (fo=1, routed)           0.000    -0.261    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_2_out[12]
    Routing       SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
                  SLICE_X24Y12         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]/C
                                       clock pessimism              0.248    -0.488    
                                       clock uncertainty            0.072    -0.417    
                  SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.121    -0.296    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.296    
                                       arrival time                          -0.261    
  ---------------------------------------------------------------------------------
                                       slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.563    -0.497    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
                  SLICE_X25Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i_reg[7][2]
    Routing       SLICE_X24Y49                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/I1
    Routing       SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_rdata_i[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/ip2bus_data_int[2]
    Routing       SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X24Y49         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]/C
                                       clock pessimism              0.247    -0.484    
                                       clock uncertainty            0.072    -0.413    
                  SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.120    -0.293    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.293    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                  SLICE_X14Y42         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                                       net (fo=1, routed)           0.295    -0.060    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[12]
    Routing       SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
                  SLICE_X22Y37         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                                       clock pessimism              0.498    -0.239    
                                       clock uncertainty            0.072    -0.167    
                  SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066    -0.101    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                          0.101    
                                       arrival time                          -0.060    
  ---------------------------------------------------------------------------------
                                       slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.716%)  route 0.282ns (60.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.560    -0.500    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X21Y39         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                                       net (fo=3, routed)           0.282    -0.077    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/o_data[6]
    Routing       SLICE_X22Y40                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/I1
    Routing       SLICE_X22Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.032 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.032    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/reg_data_out[6]
    Routing       SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y40         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                                       clock pessimism              0.498    -0.236    
                                       clock uncertainty            0.072    -0.164    
                  SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091    -0.073    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.073    
                                       arrival time                          -0.032    
  ---------------------------------------------------------------------------------
                                       slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.557    -0.503    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.306    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.826    -0.737    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/s_axi4_aclk
                  SLICE_X25Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.503    
                                       clock uncertainty            0.072    -0.432    
                  SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.076    -0.356    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.356    
                                       arrival time                          -0.306    
  ---------------------------------------------------------------------------------
                                       slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    Routing       SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X41Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    Routing       SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
                  SLICE_X43Y39         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.592    -0.468    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.272    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_2
    Routing       SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.861    -0.702    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X41Y38         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.468    
                                       clock uncertainty            0.072    -0.397    
                  SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075    -0.322    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.322    
                                       arrival time                          -0.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.564    -0.496    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.300    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_3
    Routing       SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.833    -0.730    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
                  SLICE_X35Y41         FDRE                                         r  main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.496    
                                       clock uncertainty            0.072    -0.425    
                  SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.350    main_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.350    
                                       arrival time                          -0.300    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDSE (Setup_fdse_C_S)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.430    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.211     8.838    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.409    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  ---------------------------------------------------------------------------------
                                       required time                          8.409    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.435    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.211     8.763    
                  SLICE_X35Y43         FDSE (Setup_fdse_C_S)       -0.429     8.334    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.334    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.211     8.763    
                  SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429     8.334    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.334    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.206ns (24.370%)  route 0.639ns (75.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X18Y35         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.353    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.107     0.135    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.135    
                                       arrival time                           0.353    
  ---------------------------------------------------------------------------------
                                       slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.996%)  route 0.689ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X9Y45          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.689     0.337    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.211     0.031    
                  SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.076     0.107    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.107    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.638%)  route 0.639ns (75.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.356    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.211     0.028    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     0.119    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.119    
                                       arrival time                           0.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.237    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.332%)  route 0.686ns (78.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.686     0.336    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_aresetn
    Routing       SLICE_X19Y47                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/I3
    Routing       SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/O
                                       net (fo=1, routed)           0.000     0.381    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER_n_50
    Routing       SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.834    -0.729    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/C
                                       clock pessimism              0.552    -0.177    
                                       clock uncertainty            0.211     0.034    
                  SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.091     0.125    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.125    
                                       arrival time                           0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.255    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.208ns (21.683%)  route 0.751ns (78.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.044     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.211     0.027    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.107     0.134    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.134    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.333    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.765%)  route 0.751ns (78.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.468 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.468    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.211     0.027    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     0.118    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.118    
                                       arrival time                           0.468    
  ---------------------------------------------------------------------------------
                                       slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.678%)  route 0.810ns (81.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.810     0.459    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X25Y44                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X25Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.504 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.504    
  ---------------------------------------------------------------------------------
                                       slack                                  0.383    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.512%)  route 0.819ns (81.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.819     0.468    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X22Y44                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X22Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.513 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.513    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.211     0.030    
                  SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.513    
  ---------------------------------------------------------------------------------
                                       slack                                  0.392    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.186ns (18.230%)  route 0.834ns (81.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.834     0.484    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X25Y41                                                      r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/I4
    Routing       SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.529 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/O
                                       net (fo=1, routed)           0.000     0.529    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1_n_0
    Routing       SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/C
                                       clock pessimism              0.552    -0.182    
                                       clock uncertainty            0.211     0.029    
                  SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.092     0.121    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.529    
  ---------------------------------------------------------------------------------
                                       slack                                  0.408    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.080%)  route 0.693ns (78.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.515     0.165    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X15Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.044     0.209 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         0.177     0.386    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.211     0.032    
                  SLICE_X19Y42         FDRE (Hold_fdre_C_R)        -0.080    -0.048    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                          0.048    
                                       arrival time                           0.386    
  ---------------------------------------------------------------------------------
                                       slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_8
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_9
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDSE (Setup_fdse_C_S)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.943     4.979    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X36Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.979    
  ---------------------------------------------------------------------------------
                                       slack                                  3.428    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_10
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_11
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_12
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.580ns (10.270%)  route 5.068ns (89.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 8.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.938     4.974    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    Routing       SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.578     8.747    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X37Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                                       clock pessimism              0.303     9.049    
                                       clock uncertainty           -0.213     8.836    
                  SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     8.407    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  ---------------------------------------------------------------------------------
                                       required time                          8.407    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                  3.433    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDSE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.213     8.761    
                  SLICE_X35Y43         FDSE (Setup_fdse_C_S)       -0.429     8.332    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.332    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.725%)  route 4.828ns (89.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.685    -0.673    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.217 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          3.129     2.912    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    Routing       SLICE_X31Y46                                                      f  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/I0
    Routing       SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.036 r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                                       net (fo=55, routed)          1.699     4.735    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    Routing       SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                   10.000    10.000 r  
                  K17                                               0.000    10.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        1.503     8.672    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
                  SLICE_X35Y43         FDRE                                         r  main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                                       clock pessimism              0.303     8.974    
                                       clock uncertainty           -0.213     8.761    
                  SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429     8.332    main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  ---------------------------------------------------------------------------------
                                       required time                          8.332    
                                       arrival time                          -4.735    
  ---------------------------------------------------------------------------------
                                       slack                                  3.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.206ns (24.370%)  route 0.639ns (75.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X18Y35         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.353    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.107     0.137    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.137    
                                       arrival time                           0.353    
  ---------------------------------------------------------------------------------
                                       slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.996%)  route 0.689ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X9Y45          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=1, routed)           0.689     0.337    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    Routing       SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.831    -0.732    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                  SLICE_X31Y39         FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                                       clock pessimism              0.552    -0.180    
                                       clock uncertainty            0.213     0.033    
                  SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.076     0.109    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.109    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.638%)  route 0.639ns (75.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.639     0.311    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X18Y35                                                      f  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I0
    Routing       SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.356    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.828    -0.735    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X18Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.183    
                                       clock uncertainty            0.213     0.030    
                  SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.091     0.121    main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.121    
                                       arrival time                           0.356    
  ---------------------------------------------------------------------------------
                                       slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.332%)  route 0.686ns (78.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.686     0.336    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_aresetn
    Routing       SLICE_X19Y47                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/I3
    Routing       SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi_wready_i_i_1/O
                                       net (fo=1, routed)           0.000     0.381    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER_n_50
    Routing       SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.834    -0.729    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X19Y47         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg/C
                                       clock pessimism              0.552    -0.177    
                                       clock uncertainty            0.213     0.036    
                  SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.091     0.127    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_wready_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.127    
                                       arrival time                           0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.253    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.208ns (21.683%)  route 0.751ns (78.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.044     0.467 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                                       net (fo=1, routed)           0.000     0.467    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.213     0.029    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.107     0.136    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.136    
                                       arrival time                           0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.330    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.765%)  route 0.751ns (78.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X8Y44          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  main_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                                       net (fo=4, routed)           0.751     0.423    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    Routing       SLICE_X21Y35                                                      f  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/I1
    Routing       SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.468 r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                                       net (fo=1, routed)           0.000     0.468    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    Routing       SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.827    -0.736    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
                  SLICE_X21Y35         FDRE                                         r  main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                                       clock pessimism              0.552    -0.184    
                                       clock uncertainty            0.213     0.029    
                  SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     0.120    main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.120    
                                       arrival time                           0.468    
  ---------------------------------------------------------------------------------
                                       slack                                  0.347    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.678%)  route 0.810ns (81.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.810     0.459    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aresetn
    Routing       SLICE_X25Y44                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/I3
    Routing       SLICE_X25Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.504 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1/O
                                       net (fo=1, routed)           0.000     0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_i_1_n_0
    Routing       SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
                  SLICE_X25Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi_bvalid_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.504    
  ---------------------------------------------------------------------------------
                                       slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.512%)  route 0.819ns (81.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.819     0.468    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X22Y44                                                      r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/I3
    Routing       SLICE_X22Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.513 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1/O
                                       net (fo=1, routed)           0.000     0.513    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_i_1_n_0
    Routing       SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.830    -0.733    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X22Y44         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg/C
                                       clock pessimism              0.552    -0.181    
                                       clock uncertainty            0.213     0.032    
                  SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     0.123    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/q_data_in_ready_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.513    
  ---------------------------------------------------------------------------------
                                       slack                                  0.390    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.186ns (18.230%)  route 0.834ns (81.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.834     0.484    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    Routing       SLICE_X25Y41                                                      r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/I4
    Routing       SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.529 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1/O
                                       net (fo=1, routed)           0.000     0.529    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1_n_0
    Routing       SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.829    -0.734    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
                  SLICE_X25Y41         FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]/C
                                       clock pessimism              0.552    -0.182    
                                       clock uncertainty            0.213     0.031    
                  SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.092     0.123    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.529    
  ---------------------------------------------------------------------------------
                                       slack                                  0.405    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.080%)  route 0.693ns (78.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
                  SLICE_X11Y48         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.350 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=33, routed)          0.515     0.165    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    Routing       SLICE_X15Y46                                                      f  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/I0
    Routing       SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.044     0.209 r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                                       net (fo=106, routed)         0.177     0.386    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in
    Routing       SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y17                                                    r  main_design_i/clk_wiz_1/inst/clkout1_buf/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                                       net (fo=3284, routed)        0.832    -0.731    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/s00_axi_aclk
                  SLICE_X19Y42         FDRE                                         r  main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                                       clock pessimism              0.552    -0.179    
                                       clock uncertainty            0.213     0.034    
                  SLICE_X19Y42         FDRE (Hold_fdre_C_R)        -0.080    -0.046    main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                          0.046    
                                       arrival time                           0.386    
  ---------------------------------------------------------------------------------
                                       slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       46.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.180ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.715ns (24.754%)  route 2.173ns (75.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X26Y55         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.280 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                                       net (fo=2, routed)           0.856     0.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/I2
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.296     0.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                                       net (fo=2, routed)           1.317     2.189    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.369    
                                       arrival time                          -2.189    
  ---------------------------------------------------------------------------------
                                       slack                                 46.180    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.975%)  route 2.185ns (79.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=10, routed)          0.845     0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    Routing       SLICE_X32Y55                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/I0
    Routing       SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.727 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                                       net (fo=1, routed)           1.340     2.067    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    Routing       OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                                       clock pessimism              0.588    49.296    
                                       clock uncertainty           -0.093    49.203    
                  OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.405    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  ---------------------------------------------------------------------------------
                                       required time                         48.405    
                                       arrival time                          -2.067    
  ---------------------------------------------------------------------------------
                                       slack                                 46.338    

Slack (MET) :             46.629ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.747ns (25.773%)  route 2.151ns (74.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.273     2.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.298    48.829    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III
  ---------------------------------------------------------------------------------
                                       required time                         48.829    
                                       arrival time                          -2.200    
  ---------------------------------------------------------------------------------
                                       slack                                 46.629    

Slack (MET) :             46.775ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.828ns (26.683%)  route 2.275ns (73.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.651     1.359    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y51                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/I5
    Routing       SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                                       net (fo=1, routed)           0.797     2.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/I4
    Routing       SLICE_X29Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.404 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                                       net (fo=1, routed)           0.000     2.404    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.029    49.178    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         49.178    
                                       arrival time                          -2.404    
  ---------------------------------------------------------------------------------
                                       slack                                 46.775    

Slack (MET) :             46.879ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.070ns (35.666%)  route 1.930ns (64.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           1.102     1.976    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.302 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/O
                                       net (fo=1, routed)           0.000     2.302    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[6]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.302    
  ---------------------------------------------------------------------------------
                                       slack                                 46.879    

Slack (MET) :             46.883ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.747ns (28.400%)  route 1.883ns (71.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
                  SLICE_X27Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=11, routed)          0.878     0.599    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
    Routing       SLICE_X28Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/I1
    Routing       SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.328     0.927 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1/O
                                       net (fo=3, routed)           1.005     1.932    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
    Routing       SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X36Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                                       clock pessimism              0.473    49.220    
                                       clock uncertainty           -0.093    49.127    
                  SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.312    48.815    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV
  ---------------------------------------------------------------------------------
                                       required time                         48.815    
                                       arrival time                          -1.932    
  ---------------------------------------------------------------------------------
                                       slack                                 46.883    

Slack (MET) :             46.902ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.839%)  route 2.146ns (72.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.659    -0.699    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                                       net (fo=9, routed)           0.827     0.584    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    Routing       SLICE_X27Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/I2
    Routing       SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.708 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                                       net (fo=11, routed)          0.511     1.219    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    Routing       SLICE_X29Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/I1
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Serial_Dout_i_2/O
                                       net (fo=1, routed)           0.808     2.151    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_1
    Routing       SLICE_X29Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/I0
    Routing       SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.275 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1/O
                                       net (fo=1, routed)           0.000     2.275    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_1_n_0
    Routing       SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y54         FDSE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                                       clock pessimism              0.588    49.242    
                                       clock uncertainty           -0.093    49.148    
                  SLICE_X29Y54         FDSE (Setup_fdse_C_D)        0.029    49.177    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.177    
                                       arrival time                          -2.275    
  ---------------------------------------------------------------------------------
                                       slack                                 46.902    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.839ns (29.749%)  route 1.981ns (70.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
                  SLICE_X21Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                                       net (fo=6, routed)           1.137     0.857    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/scndry_out
    Routing       SLICE_X26Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/I2
    Routing       SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.296     1.153 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/transfer_start_i_2/O
                                       net (fo=1, routed)           0.845     1.998    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_reg_0
    Routing       SLICE_X27Y53                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/I2
    Routing       SLICE_X27Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.122 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/transfer_start_i_1/O
                                       net (fo=1, routed)           0.000     2.122    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_0
    Routing       SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.486    48.654    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X27Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                                       clock pessimism              0.487    49.141    
                                       clock uncertainty           -0.093    49.048    
                  SLICE_X27Y53         FDRE (Setup_fdre_C_D)        0.031    49.079    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg
  ---------------------------------------------------------------------------------
                                       required time                         49.079    
                                       arrival time                          -2.122    
  ---------------------------------------------------------------------------------
                                       slack                                 46.957    

Slack (MET) :             46.984ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.070ns (36.963%)  route 1.825ns (63.037%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          0.828     0.549    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi
    Routing       SLICE_X26Y54                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/I0
    Routing       SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.325     0.874 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                                       net (fo=6, routed)           0.997     1.871    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    Routing       SLICE_X29Y52                                                      f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/I5
    Routing       SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.326     2.197 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                                       net (fo=1, routed)           0.000     2.197    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    49.180    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         49.180    
                                       arrival time                          -2.197    
  ---------------------------------------------------------------------------------
                                       slack                                 46.984    

Slack (MET) :             47.000ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.718ns (27.171%)  route 1.924ns (72.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.660    -0.698    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
                  SLICE_X27Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.279 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                                       net (fo=22, routed)          1.209     0.929    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    Routing       SLICE_X28Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/I0
    Routing       SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.299     1.228 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1/O
                                       net (fo=8, routed)           0.716     1.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0
    Routing       SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                   50.000    50.000 r  
                  K17                                               0.000    50.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         1.487    48.655    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X29Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                                       clock pessimism              0.588    49.243    
                                       clock uncertainty           -0.093    49.149    
                  SLICE_X29Y52         FDRE (Setup_fdre_C_CE)      -0.205    48.944    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         48.944    
                                       arrival time                          -1.944    
  ---------------------------------------------------------------------------------
                                       slack                                 47.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.559    -0.501    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.065    -0.295    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.828    -0.735    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
                  SLICE_X26Y53         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.501    
                                       clock uncertainty            0.093    -0.408    
                  SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.075    -0.333    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.333    
                                       arrival time                          -0.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.556    -0.504    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X25Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/Q
                                       net (fo=2, routed)           0.098    -0.265    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rx_FIFO_Full_reg
    Routing       SLICE_X24Y54                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/I0
    Routing       SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_i_1/O
                                       net (fo=1, routed)           0.000    -0.220    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DRR_Overrun_reg_int0
    Routing       SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.825    -0.738    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X24Y54         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
                                       clock pessimism              0.246    -0.491    
                                       clock uncertainty            0.093    -0.398    
                  SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120    -0.278    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.278    
                                       arrival time                          -0.220    
  ---------------------------------------------------------------------------------
                                       slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.273    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    Routing       SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X10Y45         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.234    -0.492    
                                       clock uncertainty            0.093    -0.399    
                  SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.060    -0.339    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.273    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y51         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/s_level_out_d1_cdc_to
    Routing       SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/ext_spi_clk
                  SLICE_X28Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                                       net (fo=1, routed)           0.056    -0.280    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_5
    Routing       SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
                  SLICE_X30Y50         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                                       clock pessimism              0.233    -0.500    
                                       clock uncertainty            0.093    -0.407    
                  SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060    -0.347    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  ---------------------------------------------------------------------------------
                                       required time                          0.347    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.110    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/I1
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.204    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                                       clock pessimism              0.246    -0.487    
                                       clock uncertainty            0.093    -0.394    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.274    
                                       arrival time                          -0.204    
  ---------------------------------------------------------------------------------
                                       slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.569    -0.491    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X10Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=6, routed)           0.060    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X11Y49                                                      r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[0]
    Routing       SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.837    -0.726    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
                  SLICE_X11Y49         FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism              0.247    -0.478    
                                       clock uncertainty            0.093    -0.385    
                  SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.293    main_design_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.293    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.568    -0.492    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X6Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                                       net (fo=2, routed)           0.061    -0.267    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    Routing       SLICE_X7Y46                                                       r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/I1
    Routing       SLICE_X7Y46          LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                                       net (fo=1, routed)           0.000    -0.222    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    Routing       SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.836    -0.727    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X7Y46          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg/C
                                       clock pessimism              0.247    -0.479    
                                       clock uncertainty            0.093    -0.386    
                  SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.294    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_asr_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.294    
                                       arrival time                          -0.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.560    -0.500    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X31Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/Q
                                       net (fo=3, routed)           0.114    -0.245    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0[4]
    Routing       SLICE_X30Y52                                                      r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/I0
    Routing       SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                                       net (fo=1, routed)           0.000    -0.200    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    Routing       SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  sys_clock (IN)
                                       net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
                  K17                                                               r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
                  MMCME2_ADV_X0Y1                                                   r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
                  BUFGCTRL_X0Y16                                                    r  main_design_i/clk_wiz_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                                       net (fo=168, routed)         0.829    -0.734    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
                  SLICE_X30Y52         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                                       clock pessimism              0.246    -0.487    
                                       clock uncertainty            0.093    -0.394    
                  SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.121    -0.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.273    
                                       arrival time                          -0.200    
  ---------------------------------------------------------------------------------
                                       slack                                  0.073    





