INFO-FLOW: Workspace /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1 opened at Sun Sep 15 04:38:47 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.13 sec.
Execute   set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute     create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /eda/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /eda/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command     create_platform done; 4.99 sec.
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.18 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.449 GB.
Execute       set_directive_top mnist_inference -name=mnist_inference 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'params.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling params.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang params.c -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'fcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fcnn.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang fcnn.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.01 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.06 seconds. CPU system time: 3.14 seconds. Elapsed time: 31.38 seconds; current allocated memory: 1.454 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.g.bc" "/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.g.bc"  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/params.g.bc /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/fcnn.g.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.77 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mnist_inference -reflow-float-conversion 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mnist_inference -reflow-float-conversion -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mnist_inference 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mnist_inference -mllvm -hls-db-dir -mllvm /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,209 Compile/Link /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,209 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,934 Unroll/Inline /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 865 Performance/Pipeline /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 865 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 890 Optimizations /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (fcnn.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_8' (fcnn.cpp:53:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (fcnn.cpp:21:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input' since this interface mode only supports scalar types (fcnn.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (fcnn.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.06 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mnist_inference -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.0.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] fcnn.cpp:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.458 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.g.1.bc to /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_6' (fcnn.cpp:43) in function 'mnist_inference' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_45_7' (fcnn.cpp:45) in function 'mnist_inference' completely: variable loop bound.
Command         transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:30:9) to (fcnn.cpp:29:26) in function 'mnist_inference'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:37:9) to (fcnn.cpp:36:30) in function 'mnist_inference'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:55:30) to (fcnn.cpp:57:1) in function 'mnist_inference'... converting 91 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.483 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.2.bc -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_4' (fcnn.cpp:35:26) in function 'mnist_inference'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_6' (fcnn.cpp:43:26) in function 'mnist_inference' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (fcnn.cpp:27:22) in function 'mnist_inference' more than one sub loop.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 784 for loop 'VITIS_LOOP_45_7' in function 'mnist_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'VITIS_LOOP_45_7' in function 'mnist_inference'.
Execute           auto_get_db
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.494 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.58 sec.
Command     elaborate done; 40.02 sec.
Execute     ap_eval exec zip -j /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mnist_inference' ...
Execute       ap_set_top_model mnist_inference 
Execute       get_model_list mnist_inference -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mnist_inference 
Execute       preproc_iomode -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       preproc_iomode -model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       get_model_list mnist_inference -filter all-wo-channel 
INFO-FLOW: Model list for configure: mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO-FLOW: Configuring Module : mnist_inference_Pipeline_VITIS_LOOP_29_3 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       apply_spec_resource_limit mnist_inference_Pipeline_VITIS_LOOP_29_3 
INFO-FLOW: Configuring Module : mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       apply_spec_resource_limit mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO-FLOW: Configuring Module : mnist_inference ...
Execute       set_default_model mnist_inference 
Execute       apply_spec_resource_limit mnist_inference 
INFO-FLOW: Model list for preprocess: mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO-FLOW: Preprocessing Module: mnist_inference_Pipeline_VITIS_LOOP_29_3 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       cdfg_preprocess -model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_29_3 
INFO-FLOW: Preprocessing Module: mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 ...
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       cdfg_preprocess -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO-FLOW: Preprocessing Module: mnist_inference ...
Execute       set_default_model mnist_inference 
Execute       cdfg_preprocess -model mnist_inference 
Execute       rtl_gen_preprocess mnist_inference 
INFO-FLOW: Model list for synthesis: mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       schedule -model mnist_inference_Pipeline_VITIS_LOOP_29_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.496 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_inference_Pipeline_VITIS_LOOP_29_3.
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       bind -model mnist_inference_Pipeline_VITIS_LOOP_29_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.496 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.bind.adb -f 
INFO-FLOW: Finish binding mnist_inference_Pipeline_VITIS_LOOP_29_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       schedule -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_35_4_VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.496 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.
Execute       set_default_model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       bind -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.496 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.bind.adb -f 
INFO-FLOW: Finish binding mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_inference 
Execute       schedule -model mnist_inference 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_6': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.503 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_inference.
Execute       set_default_model mnist_inference 
Execute       bind -model mnist_inference 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.503 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.bind.adb -f 
INFO-FLOW: Finish binding mnist_inference.
Execute       get_model_list mnist_inference -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       rtl_gen_preprocess mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       rtl_gen_preprocess mnist_inference 
INFO-FLOW: Model list for RTL generation: mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mnist_inference_Pipeline_VITIS_LOOP_29_3 -top_prefix mnist_inference_ -sub_prefix mnist_inference_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_29_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.503 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_29_3 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/vhdl/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_29_3 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/verilog/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_29_3 
Execute       syn_report -csynth -model mnist_inference_Pipeline_VITIS_LOOP_29_3 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_29_3_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model mnist_inference_Pipeline_VITIS_LOOP_29_3 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_29_3_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model mnist_inference_Pipeline_VITIS_LOOP_29_3 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_29_3 -f -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.adb 
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_29_3 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mnist_inference_Pipeline_VITIS_LOOP_29_3 -p /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -top_prefix mnist_inference_ -sub_prefix mnist_inference_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.505 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/vhdl/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       gen_rtl mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/verilog/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       syn_report -csynth -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -f -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.adb 
Execute       db_write -model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -bindview -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -p /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mnist_inference -top_prefix  -sub_prefix mnist_inference_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference'.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_weight_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_sum_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.510 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_inference -istop -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/vhdl/mnist_inference 
Command       gen_rtl done; 0.25 sec.
Execute       gen_rtl mnist_inference -istop -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/verilog/mnist_inference 
Execute       syn_report -csynth -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/mnist_inference_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -model mnist_inference -f -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.adb 
Command       db_write done; 0.35 sec.
Execute       db_write -model mnist_inference -bindview -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mnist_inference -p /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference 
Execute       export_constraint_db -f -tool general -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute       syn_report -designview -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.design.xml 
Command       syn_report done; 0.2 sec.
Execute       syn_report -csynthDesign -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth.rpt -MHOut /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mnist_inference -o /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.protoinst 
Execute       sc_get_clocks mnist_inference 
Execute       sc_get_portdomain mnist_inference 
INFO-FLOW: Model list for RTL component generation: mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO-FLOW: Handling components in module [mnist_inference_Pipeline_VITIS_LOOP_29_3] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.compgen.tcl 
INFO-FLOW: Found component mnist_inference_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model mnist_inference_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component mnist_inference_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mnist_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
INFO-FLOW: Found component mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1
INFO-FLOW: Found component mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R.
INFO-FLOW: Append model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R
INFO-FLOW: Found component mnist_inference_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mnist_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mnist_inference] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
INFO-FLOW: Found component mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component mnist_inference_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model mnist_inference_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component mnist_inference_input_tile_RAM_AUTO_1R1W.
INFO-FLOW: Append model mnist_inference_input_tile_RAM_AUTO_1R1W
INFO-FLOW: Found component mnist_inference_weight_tile_RAM_AUTO_1R1W.
INFO-FLOW: Append model mnist_inference_weight_tile_RAM_AUTO_1R1W
INFO-FLOW: Found component mnist_inference_sum_RAM_AUTO_1R1W.
INFO-FLOW: Append model mnist_inference_sum_RAM_AUTO_1R1W
INFO-FLOW: Append model mnist_inference_Pipeline_VITIS_LOOP_29_3
INFO-FLOW: Append model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5
INFO-FLOW: Append model mnist_inference
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mnist_inference_fpext_32ns_64_2_no_dsp_1 mnist_inference_flow_control_loop_pipe_sequential_init mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1 mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R mnist_inference_flow_control_loop_pipe_sequential_init mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1 mnist_inference_mac_muladd_16s_16s_24ns_24_4_1 mnist_inference_input_tile_RAM_AUTO_1R1W mnist_inference_weight_tile_RAM_AUTO_1R1W mnist_inference_sum_RAM_AUTO_1R1W mnist_inference_Pipeline_VITIS_LOOP_29_3 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 mnist_inference
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mnist_inference_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model mnist_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1
INFO-FLOW: To file: write model mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R
INFO-FLOW: To file: write model mnist_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model mnist_inference_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model mnist_inference_input_tile_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mnist_inference_weight_tile_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mnist_inference_sum_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mnist_inference_Pipeline_VITIS_LOOP_29_3
INFO-FLOW: To file: write model mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5
INFO-FLOW: To file: write model mnist_inference
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/vlog' tclDir='/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db' modelList='mnist_inference_fpext_32ns_64_2_no_dsp_1
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1
mnist_inference_mac_muladd_16s_16s_24ns_24_4_1
mnist_inference_input_tile_RAM_AUTO_1R1W
mnist_inference_weight_tile_RAM_AUTO_1R1W
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_29_3
mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5
mnist_inference
' expOnly='0'
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_source done; 0.11 sec.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.524 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mnist_inference_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mnist_inference_fpext_32ns_64_2_no_dsp_1
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1
mnist_inference_mac_muladd_16s_16s_24ns_24_4_1
mnist_inference_input_tile_RAM_AUTO_1R1W
mnist_inference_weight_tile_RAM_AUTO_1R1W
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_29_3
mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5
mnist_inference
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute       sc_get_clocks mnist_inference 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/misc/mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/misc/mnist_inference_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST mnist_inference MODULE2INSTS {mnist_inference mnist_inference mnist_inference_Pipeline_VITIS_LOOP_29_3 grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498} INST2MODULE {mnist_inference mnist_inference grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489 mnist_inference_Pipeline_VITIS_LOOP_29_3 grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498 mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5} INSTDATA {mnist_inference {DEPTH 1 CHILDREN {grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489 grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498}} grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489 {DEPTH 2 CHILDREN {}} grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498 {DEPTH 2 CHILDREN {}}} MODULEDATA {mnist_inference_Pipeline_VITIS_LOOP_29_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_145_p2 SOURCE fcnn.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_151_p2 SOURCE fcnn.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_215_p2 SOURCE fcnn.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_1_fu_233_p2 SOURCE fcnn.cpp:31 VARIABLE sub_ln31_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_245_p2 SOURCE fcnn.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_2_fu_251_p2 SOURCE fcnn.cpp:31 VARIABLE sub_ln31_2 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_192_p2 SOURCE fcnn.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_201_p2 SOURCE fcnn.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_10ns_10ns_13_4_1_U8 SOURCE fcnn.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_502_p2 SOURCE fcnn.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_251_p2 SOURCE fcnn.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_10ns_10ns_13_4_1_U8 SOURCE fcnn.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_fu_308_p2 SOURCE fcnn.cpp:38 VARIABLE sub_ln38 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_1_fu_326_p2 SOURCE fcnn.cpp:38 VARIABLE sub_ln38_1 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_338_p2 SOURCE fcnn.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_2_fu_344_p2 SOURCE fcnn.cpp:38 VARIABLE sub_ln38_2 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_227_p2 SOURCE fcnn.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME weights_U SOURCE {} VARIABLE weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 16 URAM 0}} mnist_inference {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_U SOURCE fcnn.cpp:16 VARIABLE input_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_tile_U SOURCE fcnn.cpp:17 VARIABLE weight_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME sum_U SOURCE fcnn.cpp:18 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_614_p2 SOURCE fcnn.cpp:27 VARIABLE add_ln27_3 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln27_fu_626_p2 SOURCE fcnn.cpp:27 VARIABLE sub_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln27_1_fu_673_p2 SOURCE fcnn.cpp:27 VARIABLE sub_ln27_1 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_662_p2 SOURCE fcnn.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_692_p2 SOURCE fcnn.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_746_p2 SOURCE fcnn.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_45_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U17 SOURCE fcnn.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U17 SOURCE fcnn.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_756_p2 SOURCE fcnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_703_p2 SOURCE fcnn.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_708_p2 SOURCE fcnn.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_713_p2 SOURCE fcnn.cpp:27 VARIABLE add_ln27_2 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_1_fu_830_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_931_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_40_fu_952_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_844_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_1026_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_2_fu_1041_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_1327_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_540_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_4_fu_899_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_1056_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_41_fu_1077_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_913_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_7_fu_1151_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_5_fu_1166_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_8_fu_1359_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_7_fu_1218_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_10_fu_1383_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_42_fu_1404_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_11_fu_1232_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_12_fu_1478_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_8_fu_1493_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_13_fu_1889_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_540_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_10_fu_1287_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_15_fu_1508_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_43_fu_1529_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_16_fu_1301_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_17_fu_1603_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_11_fu_1618_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_18_fu_1921_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_13_fu_1670_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_20_fu_1945_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_44_fu_1966_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_21_fu_1684_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_22_fu_2040_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_14_fu_2055_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_23_fu_2451_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_540_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_16_fu_1739_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_25_fu_2070_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_45_fu_2091_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_26_fu_1753_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_27_fu_2165_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_17_fu_2180_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_28_fu_2483_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_19_fu_2232_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_30_fu_2507_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_46_fu_2528_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_31_fu_2246_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_32_fu_2602_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_20_fu_2617_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_33_fu_3111_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_540_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_22_fu_2301_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_35_fu_2632_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_47_fu_2653_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_36_fu_2315_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_37_fu_2727_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_23_fu_2742_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_38_fu_3143_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_25_fu_2794_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_40_fu_3167_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_48_fu_3188_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_41_fu_2808_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_42_fu_3262_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_26_fu_3277_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_43_fu_3633_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_540_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_28_fu_2863_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_45_fu_3292_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_49_fu_3313_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_46_fu_2877_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_47_fu_3387_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_29_fu_3402_p2 SOURCE fcnn.cpp:55 VARIABLE sub_ln55_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_48_fu_3665_p2 SOURCE fcnn.cpp:55 VARIABLE add_ln55_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.528 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mnist_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for mnist_inference.
Execute       syn_report -model mnist_inference -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.40 MHz
Command     autosyn done; 7.12 sec.
Command   csynth_design done; 47.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.47 seconds. CPU system time: 4.29 seconds. Elapsed time: 47.32 seconds; current allocated memory: 81.875 MB.
Execute   export_design -format ip_catalog -rtl verilog -output fcnn_ip 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_ip 
Execute     config_export -format=ip_catalog -output=fcnn_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=mnist_inference xml_exists=0
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mnist_inference
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mnist_inference_fpext_32ns_64_2_no_dsp_1
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1
mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R
mnist_inference_flow_control_loop_pipe_sequential_init
mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1
mnist_inference_mac_muladd_16s_16s_24ns_24_4_1
mnist_inference_input_tile_RAM_AUTO_1R1W
mnist_inference_weight_tile_RAM_AUTO_1R1W
mnist_inference_sum_RAM_AUTO_1R1W
mnist_inference_Pipeline_VITIS_LOOP_29_3
mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5
mnist_inference
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_29_3.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute     sc_get_clocks mnist_inference 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/misc/mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/misc/mnist_inference_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mnist_inference
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=mnist_inference
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.constraint.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/mnist_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s fcnn_ip.zip 
INFO: [HLS 200-802] Generated output file fcnn_ip.zip
Command   export_design done; 28.26 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.24 seconds. CPU system time: 1.93 seconds. Elapsed time: 28.26 seconds; current allocated memory: 5.449 MB.
Execute   cleanup_all 
