
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bist_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v bist_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         bist_done (net)
                  0.01    0.00    0.08 v _0643_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    0.09 ^ _0643_/ZN (NAND2_X1)
                                         _0152_ (net)
                  0.01    0.00    0.09 ^ _0644_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _0644_/ZN (AOI21_X1)
                                         _0008_ (net)
                  0.01    0.00    0.10 v bist_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_rdata[10] (input port clocked by core_clock)
Endpoint: error_count[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.04    0.00    0.00    0.20 v mem_rdata[10] (in)
                                         mem_rdata[10] (net)
                  0.00    0.00    0.20 v _0713_/A4 (NOR4_X1)
     1    1.66    0.04    0.08    0.28 ^ _0713_/ZN (NOR4_X1)
                                         _0220_ (net)
                  0.04    0.00    0.28 ^ _0714_/A2 (NAND2_X1)
     1    0.89    0.01    0.02    0.29 v _0714_/ZN (NAND2_X1)
                                         _0221_ (net)
                  0.01    0.00    0.29 v _0715_/A4 (OR4_X1)
     2    4.80    0.02    0.13    0.42 v _0715_/ZN (OR4_X1)
                                         _0222_ (net)
                  0.02    0.00    0.42 v _0739_/C2 (OAI221_X2)
     3    3.62    0.04    0.04    0.46 ^ _0739_/ZN (OAI221_X2)
                                         _0241_ (net)
                  0.04    0.00    0.46 ^ _0740_/A (BUF_X2)
    10   19.45    0.03    0.05    0.51 ^ _0740_/Z (BUF_X2)
                                         _0242_ (net)
                  0.03    0.00    0.51 ^ _0743_/A (BUF_X4)
    10   15.90    0.01    0.03    0.54 ^ _0743_/Z (BUF_X4)
                                         _0245_ (net)
                  0.01    0.00    0.54 ^ _0777_/A2 (NOR3_X1)
     1    1.81    0.01    0.01    0.55 v _0777_/ZN (NOR3_X1)
                                         _0277_ (net)
                  0.01    0.00    0.55 v _0778_/S (MUX2_X1)
     1    1.06    0.01    0.04    0.59 v _0778_/Z (MUX2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.59 v error_count[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ error_count[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_rdata[10] (input port clocked by core_clock)
Endpoint: error_count[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.04    0.00    0.00    0.20 v mem_rdata[10] (in)
                                         mem_rdata[10] (net)
                  0.00    0.00    0.20 v _0713_/A4 (NOR4_X1)
     1    1.66    0.04    0.08    0.28 ^ _0713_/ZN (NOR4_X1)
                                         _0220_ (net)
                  0.04    0.00    0.28 ^ _0714_/A2 (NAND2_X1)
     1    0.89    0.01    0.02    0.29 v _0714_/ZN (NAND2_X1)
                                         _0221_ (net)
                  0.01    0.00    0.29 v _0715_/A4 (OR4_X1)
     2    4.80    0.02    0.13    0.42 v _0715_/ZN (OR4_X1)
                                         _0222_ (net)
                  0.02    0.00    0.42 v _0739_/C2 (OAI221_X2)
     3    3.62    0.04    0.04    0.46 ^ _0739_/ZN (OAI221_X2)
                                         _0241_ (net)
                  0.04    0.00    0.46 ^ _0740_/A (BUF_X2)
    10   19.45    0.03    0.05    0.51 ^ _0740_/Z (BUF_X2)
                                         _0242_ (net)
                  0.03    0.00    0.51 ^ _0743_/A (BUF_X4)
    10   15.90    0.01    0.03    0.54 ^ _0743_/Z (BUF_X4)
                                         _0245_ (net)
                  0.01    0.00    0.54 ^ _0777_/A2 (NOR3_X1)
     1    1.81    0.01    0.01    0.55 v _0777_/ZN (NOR3_X1)
                                         _0277_ (net)
                  0.01    0.00    0.55 v _0778_/S (MUX2_X1)
     1    1.06    0.01    0.04    0.59 v _0778_/Z (MUX2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.59 v error_count[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ error_count[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.32e-04   3.14e-05   3.90e-06   4.67e-04  30.3%
Combinational          5.85e-04   4.78e-04   1.33e-05   1.08e-03  69.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-03   5.09e-04   1.72e-05   1.54e-03 100.0%
                          65.9%      33.0%       1.1%
