<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Contiki-NG: arch/cpu/cc2538/dev/rfcore-xreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rfcore-xreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rfcore-xreg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * \addtogroup cc2538-rfcore</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * \file</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * Header with declarations of the RF Core XREGs.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef RFCORE_XREG_H_</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/** \name RFCORE_FFSM register offsets</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga31ef0a5a7f0cfe4bf0f972c5c507ff16">   44</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0    0x40088600 </span><span class="comment">/**&lt; Frame filtering control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga86abb0fdd4213ac73e6a8789738af9d8">   45</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT1    0x40088604 </span><span class="comment">/**&lt; Frame filtering control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga26e90d4b8d2247cf67d995d883042ffe">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCMATCH    0x40088608 </span><span class="comment">/**&lt; Source address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga06337444367f4f56a133c94e3f453c6c">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0 0x4008860C </span><span class="comment">/**&lt; Short address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa0de6f991dca5f40e7f11a7a16259b91">   48</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN1 0x40088610 </span><span class="comment">/**&lt; Short address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1eb8cfb753829624c921d8bf045edff3">   49</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN2 0x40088614 </span><span class="comment">/**&lt; Short address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3192d6e610b1dcc5794fb059806767cb">   50</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0   0x40088618 </span><span class="comment">/**&lt; Extended address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga64a4bc951e4ebd28ed9b17a1db032962">   51</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCEXTEN1   0x4008861C </span><span class="comment">/**&lt; Extended address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacee0663475de028edc71fd1c4120d00a">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCEXTEN2   0x40088620 </span><span class="comment">/**&lt; Extended address matching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1f19febb9c08a3a6433185307040db05">   53</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0    0x40088624 </span><span class="comment">/**&lt; Frame handling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga391d6837e2fd27192af075840ff32af3">   54</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL1    0x40088628 </span><span class="comment">/**&lt; Frame handling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac58280b38f880924a25d0154b373a955">   55</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXENABLE    0x4008862C </span><span class="comment">/**&lt; RX enabling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae4487f6ca0ae010d0ce4b8978255d543">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXMASKSET   0x40088630 </span><span class="comment">/**&lt; RX enabling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga15bee370e2d074806ab1802b5ce0335c">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXMASKCLR   0x40088634 </span><span class="comment">/**&lt; RX disabling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga77cd38507bd8f43091803b851ae66036">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FREQTUNE    0x40088638 </span><span class="comment">/**&lt; Crystal oscillator freq tuning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gadecf5df0d5f7cfc92feef994f9a4120b">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FREQCTRL    0x4008863C </span><span class="comment">/**&lt; Controls the RF frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga58a880dd39551de613879973619a46d0">   60</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXPOWER     0x40088640 </span><span class="comment">/**&lt; Controls the output power */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaff550c84ea593fed2d42a1f19417f64a">   61</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXCTRL      0x40088644 </span><span class="comment">/**&lt; Controls the TX settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga41b3c3a5dbac42b428f44f58db92340e">   62</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT0    0x40088648 </span><span class="comment">/**&lt; Radio status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2045a8c5399b1b8e0aa41f1d699b26e6">   63</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1    0x4008864C </span><span class="comment">/**&lt; Radio status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gabbfec4e049e89bf2d57eacc9904d48f3">   64</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL   0x40088650 </span><span class="comment">/**&lt; FIFOP threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4c453b53d07012a3dae3eef0e0fe6142">   65</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMCTRL     0x40088654 </span><span class="comment">/**&lt; FSM options */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga095f60721d5941bb8701f467d7d3a6f1">   66</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CCACTRL0    0x40088658 </span><span class="comment">/**&lt; CCA threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae92aa92dad0414bdd4f7c9957a60a2e5">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CCACTRL1    0x4008865C </span><span class="comment">/**&lt; Other CCA Options */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9cd522d091195f88bcfe1e3142b3cdc3">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RSSI        0x40088660 </span><span class="comment">/**&lt; RSSI status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5ed8a4b7b4522109c785cfdcb0d01714">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RSSISTAT    0x40088664 </span><span class="comment">/**&lt; RSSI valid status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga94e30f08bf6df04d0040d3c1e1e429d9">   70</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXFIRST     0x40088668 </span><span class="comment">/**&lt; First byte in RX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab477ad037017f0ea13e86e8923f24351">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXFIFOCNT   0x4008866C </span><span class="comment">/**&lt; Number of bytes in RX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga98f4eb3b16475f5f19619f0d7560ed0d">   72</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXFIFOCNT   0x40088670 </span><span class="comment">/**&lt; Number of bytes in TX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga59ce71a61cc9c47a55b2f6940b06f27a">   73</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXFIRST_PTR 0x40088674 </span><span class="comment">/**&lt; RX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga68fe5237421483b9d0818dbef93926a1">   74</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXLAST_PTR  0x40088678 </span><span class="comment">/**&lt; RX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae80894f38fa94e90faea4d82bb32b9f9">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXP1_PTR    0x4008867C </span><span class="comment">/**&lt; RX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4d3eb9d6fc3a530ac38defa75c28d84a">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXP2_PTR    0x40088680 </span><span class="comment">/**&lt; RX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga404555f18693175508a4905c4e34f798">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXFIRST_PTR 0x40088684 </span><span class="comment">/**&lt; TX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga579ee93408bddb7ac1a70e6b5059c4f2">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXLAST_PTR  0x40088688 </span><span class="comment">/**&lt; TX FIFO pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9022d650f1bf2e3992a20ea9a6c2fed1">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0     0x4008868C </span><span class="comment">/**&lt; RF interrupt masks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gadc5f6e6c268fa975cb4bf9f653ddb457">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1     0x40088690 </span><span class="comment">/**&lt; RF interrupt masks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d">   81</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM      0x40088694 </span><span class="comment">/**&lt; RF error interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga725b1355b1a1b4e0e361de726c29ea71">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_D18_SPARE_OPAMPMC 0x40088698 </span><span class="comment">/**&lt; Operational amp mode ctrl */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf7b3e1715cb249be01705c3cf00f37f9">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFRND       0x4008869C </span><span class="comment">/**&lt; Random data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaebdadf12afb5815009faaa8d2fc1b945">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL0    0x400886A0 </span><span class="comment">/**&lt; Controls modem */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga874877010ed3a7577c1b4a912ee5c31e">   85</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL1    0x400886A4 </span><span class="comment">/**&lt; Controls modem */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga90e2a2cfd0d39120e50db43bb6c5d252">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FREQEST     0x400886A8 </span><span class="comment">/**&lt; Estimated RF frequency offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab01662a86a6417dafd03fab3c3d9ec0f">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXCTRL      0x400886AC </span><span class="comment">/**&lt; Tune receive section */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6706429e220e976b2251971719b7f721">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCTRL      0x400886B0 </span><span class="comment">/**&lt; Tune frequency synthesizer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaffb70776ce4ed8f84c19f52f782182f4">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL1      0x400886B8 </span><span class="comment">/**&lt; Tune frequency calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga68186b22fa64908d68729b76c6afb412">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL2      0x400886BC </span><span class="comment">/**&lt; Tune frequency calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaac7efabc4eb66334153f9d36dd7930f9">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL3      0x400886C0 </span><span class="comment">/**&lt; Tune frequency calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga27f7b95d227a92fb9e5cc274bf032545">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL0    0x400886C4 </span><span class="comment">/**&lt; AGC dynamic range control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa5df330a9a1289aae7cd08d4cd46e246">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL1    0x400886C8 </span><span class="comment">/**&lt; AGC reference level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaeda34ae222ad3a7d2450fc2937a0e77f">   94</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL2    0x400886CC </span><span class="comment">/**&lt; AGC gain override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga917153bd86a351dd8d78d10743255c94">   95</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL3    0x400886D0 </span><span class="comment">/**&lt; AGC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac054507aebfe82027eab25af6c3e0430">   96</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST0    0x400886D4 </span><span class="comment">/**&lt; ADC tuning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa7bf5cf11578852271e2719a1dfac01e">   97</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST1    0x400886D8 </span><span class="comment">/**&lt; ADC tuning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4be03acbbd2bbde59c7629c24d832446">   98</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST2    0x400886DC </span><span class="comment">/**&lt; ADC tuning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga38714a24ab56ad4fe6d6df3c6332029c">   99</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST0    0x400886E0 </span><span class="comment">/**&lt; Test register for modem */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga66a5733604e89796880044189b44f319">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1    0x400886E4 </span><span class="comment">/**&lt; Test Register for Modem */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0b9cd91f5f18f73d91a28ab45553c1ed">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_DACTEST0    0x400886E8 </span><span class="comment">/**&lt; DAC override value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gadefe6d307778718245e143aa1fe0cf94">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_DACTEST1    0x400886EC </span><span class="comment">/**&lt; DAC override value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab156ba30660af311cab51fe0d1c8d896">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_DACTEST2    0x400886F0 </span><span class="comment">/**&lt; DAC test setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga49900504dc87f15104f2fb4bb9b777d4">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ATEST       0x400886F4 </span><span class="comment">/**&lt; Analog test control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga81d0f6b289799ab16e9c1fee8e6788f9">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0      0x400886F8 </span><span class="comment">/**&lt; Override power-down register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1ea903164148930f0f449bd4b29da7cc">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST1      0x400886FC </span><span class="comment">/**&lt; Override power-down register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0333a57d14314c3fb9d4d818529f1781">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG0    0x40088700 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gace3fcf0dd213a6b4eee627fd014d9e7a">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG1    0x40088704 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga59c5a1b6bb3bf57c33ec2022ae260555">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG2    0x40088708 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9cd75ed200e2dd3e426b632921395da0">  110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG3    0x4008870C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad9dc24639cdb67d7e9c75fb7117eb170">  111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG4    0x40088710 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga530f608c9940253399c9428252c293ac">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG5    0x40088714 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga03fff884884e96eb42be65b411b471ca">  113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG6    0x40088718 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae91c06f9eb7215a474c31e49e96cd9d7">  114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG7    0x4008871C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gafc17b9ed480b6448b0c5fb4f4c2fe848">  115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG8    0x40088720 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2d52c3a5ea3bcd8ddfc25731d2e460bb">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG9    0x40088724 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga86e8024077b4ea22f57e2c32dd90c573">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG10   0x40088728 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8b84f6f9e67869f03935f64cc9b0c2a8">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG11   0x4008872C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0b828a45c91fec99cfa566a0f84d9e46">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG12   0x40088730 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gafa108063212f869e8d41ec8a7df5d252">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG13   0x40088734 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae0a05b4cfda83688748891a517426dda">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG14   0x40088738 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa8ccc7cb7d0d387ff75eee29906ca6a0">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG15   0x4008873C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaff3b6886b3f5b25f2ef016f86c6f3f2e">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG16   0x40088740 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga48f6d509eec8f87514a8f3f28e0efacb">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG17   0x40088744 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5a18a46db4c2c1b2ebd84c85d4c57878">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG18   0x40088748 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9d2728f78bfafcd3022f821b81200188">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG19   0x4008874C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga42d999fe5e4fe3babe36b3457b7cfe8b">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG20   0x40088750 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac6db4dd9a357c47ffc77e36b7a631a49">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG21   0x40088754 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab36a0d5d9aa70166f9a5c214f22ce01a">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG22   0x40088758 </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacd58b59e7623aa2aa472e7c8a591c31e">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPPROG23   0x4008875C </span><span class="comment">/**&lt; CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3a0ab625d3c6705693b50b1990b781ac">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPCTRL     0x40088780 </span><span class="comment">/**&lt; CSP control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaaeff2d4b63d0e4307ba0894201db28b1">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPSTAT     0x40088784 </span><span class="comment">/**&lt; CSP status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gada53baa77e6a247068db8a23cb4c6c2c">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPX        0x40088788 </span><span class="comment">/**&lt; CSP X data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaecfb1d2fa18d7c88172aafd64e3023e8">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPY        0x4008878C </span><span class="comment">/**&lt; CSP Y data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5a6bb1b43920f0fc0b3967baa2f8d981">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPZ        0x40088790 </span><span class="comment">/**&lt; CSP Z data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0331fda85ad98658e5afda239dcd82f3">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPT        0x40088794 </span><span class="comment">/**&lt; CSP T data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7b6d95875f74748d0bb91bf24c163865">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_DUTY_CYCLE 0x400887A0 </span><span class="comment">/**&lt; RX duty cycle control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga286a05768add4cf10de28892d7e8bf8e">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0  0x400887AC </span><span class="comment">/**&lt; RF observation mux control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9086fdde66e58ef4b24b3a77623f3637">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1  0x400887B0 </span><span class="comment">/**&lt; RF observation mux control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab70f4ed9571b45e567248b2452d3ce64">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2  0x400887B4 </span><span class="comment">/**&lt; RF observation mux control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf3bdbb78e0fd80a55419ce3990c60a90">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXFILTCFG   0x400887E8 </span><span class="comment">/**&lt; TX filter configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/** \name RFCORE_XREG_FRMFILT0 register offsets</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9779081a0018125a5f9d4fcadaf256c6">  147</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_MAX_FRAME_VERSION 0x0000000C </span><span class="comment">/**&lt; Frame version filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga00eba4398f25d9da44740ef62a22a36d">  148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT0_PAN_COORDINATOR 0x00000002 </span><span class="comment">/**&lt; PAN coordinator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac8e9a51c5490bd5b9df2121b26f85073">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN 0x00000001 </span><span class="comment">/**&lt; Enables frame filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/** \name RFCORE_XREG_FRMFILT1 register offsets</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gafe986e2ad5bd68ebd2cb88d58466482c">  155</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_3_MAC_CMD 0x00000040 </span><span class="comment">/**&lt; MAC command frame filt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9bd5e5d24632887f48ca3a551d5a2008">  156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_2_ACK 0x00000020 </span><span class="comment">/**&lt; ack frame filt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6b24ba95f6e7bd292abae642a94879c4">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_1_DATA 0x00000010 </span><span class="comment">/**&lt; data frame filt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7df4879731c5da08b0ace141ccef077d">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_0_BEACON 0x00000008 </span><span class="comment">/**&lt; beacon frame filt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacd5e61b4c6f456e3e158c7c4a35b1ff1">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMFILT1_MODIFY_FT_FILTER 0x00000006 </span><span class="comment">/**&lt; Frame type modify */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCMATCH register bit masks</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5468a6e422ee7d47d4403a4869559a38">  165</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY 0x00000004 </span><span class="comment">/**&lt; AUTOPEND function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga93cf524bb297db77b220b7d33d559ebb">  166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCMATCH_AUTOPEND 0x00000002 </span><span class="comment">/**&lt; Automatic acknowledgment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8cad5828954a306a4f74e0330c2cf6ca">  167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SRC_MATCH_EN 0x00000001 </span><span class="comment">/**&lt; Source address matching enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCSHORTEN0 register bit masks</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga570818587bf822af98570ee59eb94a63">  173</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0_SHORT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; SHORT_ADDR_EN[7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCSHORTEN1 register bit masks</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga838e8210c08bf30ebc7a67ef612acf67">  179</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN1_SHORT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; SHORT_ADDR_EN[15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCSHORTEN2 register bit masks</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga57283e8499f958a589dc49824ac8c1df">  185</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN2_SHORT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; SHORT_ADDR_EN[23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCEXTEN0 register bit masks</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga65a11306515e537b7359afa6984e4b9c">  191</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0_EXT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; EXT_ADDR_EN[7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCEXTEN1 register bit masks</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9a89e883ab9c1a939c7a5de6191b75c9">  197</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN1_EXT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; EXT_ADDR_EN[15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/** \name RFCORE_XREG_SRCEXTEN2 register bit masks</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga73ec046b2f37174ed003b922a6652ba6">  203</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN2_EXT_ADDR_EN 0x000000FF </span><span class="comment">/**&lt; EXT_ADDR_EN[23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/** \name RFCORE_XREG_FRMCTRL0 register bit masks</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaaf1e4c8d1919f9c0907869eaa204e6d4">  209</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_APPEND_DATA_MODE 0x00000080 </span><span class="comment">/**&lt; Append data mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e">  210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOCRC 0x00000040 </span><span class="comment">/**&lt; Auto CRC generation / checking */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5e355be71e73c3dbc693d3140a4db82f">  211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOACK 0x00000020 </span><span class="comment">/**&lt; Transmit ACK frame enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6385ab7609349eaaeb8b0f771daf78c8">  212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_ENERGY_SCAN 0x00000010 </span><span class="comment">/**&lt; RSSI register content control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga39eebda5b125c8ebeeff32001709d02c">  213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_RX_MODE 0x0000000C </span><span class="comment">/**&lt; Set RX modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac49703ad0bfe4eafae0ea271f86b5ad1">  214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_TX_MODE 0x00000003 </span><span class="comment">/**&lt; Set test modes for TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/** \name RFCORE_XREG_FRMCTRL1 register bit masks</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaaa4e36d2dcdd75e9ab75ed709b1704e5">  220</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_PENDING_OR 0x00000004 </span><span class="comment">/**&lt; Pending data bit control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gafd5a1012b4fa5332a1d71befc656b33f">  221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_IGNORE_TX_UNDERF 0x00000002 </span><span class="comment">/**&lt; TX underflow ignore */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa758c7363b747298bd6fec18fe620f99">  222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_SET_RXENMASK_ON_TX 0x00000001 </span><span class="comment">/**&lt; RXENABLE control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXENABLE register bit masks</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2e2ad89df33397b49762c2d5c3f8d6d7">  228</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXENABLE_RXENMASK 0x000000FF </span><span class="comment">/**&lt; Enables the receiver. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXMASKSET register bit masks</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4991b63cdfc6868d8262a4a477036f7f">  234</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKSET_RXENMASKSET 0x000000FF </span><span class="comment">/**&lt; Write to RXENMASK (OR) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXMASKCLR register bit masks</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga30b833de2768e71c3bddb1340270cc76">  240</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKCLR_RXENMASKCLR 0x000000FF </span><span class="comment">/**&lt; RXENMASK clear bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/** \name RFCORE_XREG_FREQTUNE register bit masks</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5f2e1ae7bfbf231d4387d77c80e10457">  246</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQTUNE_XOSC32M_TUNE 0x0000000F </span><span class="comment">/**&lt; Tune crystal oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/** \name RFCORE_XREG_FREQCTRL register bit masks</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga95137ad62efa6ad2fba210784eb5c7df">  252</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQCTRL_FREQ 0x0000007F </span><span class="comment">/**&lt; Frequency control word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/** \name RFCORE_XREG_TXPOWER register bit masks</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2392156c898e7f2fe0264cee5b703baf">  258</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_POWER 0x000000F0 </span><span class="comment">/**&lt; PA power control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacd41cf4d072625bf18661afa7c5fff38">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_BIAS 0x0000000F </span><span class="comment">/**&lt; PA bias control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/** \name RFCORE_XREG_TXCTRL register bit masks</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga625e013860540ee702a9463b5accc6ba">  265</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_CURR 0x00000070 </span><span class="comment">/**&lt; Change the current in the DAC. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga57b72d1a39bec4f92f869761e8da06b7">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_DC 0x0000000C </span><span class="comment">/**&lt; Adjusts the DC level to the TX mixer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaaecb1699611d12fe53f48704a79ff90c">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXCTRL_TXMIX_CURRENT 0x00000003 </span><span class="comment">/**&lt; TX mixer core current */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSMSTAT0 register bit masks</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8d3f8ab89c4632a15b7c9d499975207e">  273</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_DONE 0x00000080 </span><span class="comment">/**&lt; Calib has been performed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4a838619c81a51276d39bac4672aafa6">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_RUNNING 0x00000040 </span><span class="comment">/**&lt; Calib status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac327106a3bfe6542189aca10cac7438b">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_FSM_FFCTRL_STATE 0x0000003F </span><span class="comment">/**&lt; FIFO and FFCTRL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSMSTAT1 register bit masks</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaeed735c783f17a91316cc1539c5679d2">  281</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFO 0x00000080 </span><span class="comment">/**&lt; FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7338c716e311db8c65358ed6d92bc943">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFOP 0x00000040 </span><span class="comment">/**&lt; FIFOP status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga05d3ebcbbd6bd83658bb4b8349858adc">  283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SFD 0x00000020 </span><span class="comment">/**&lt; SFD was sent/received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga902d2e041989baa6cf16a6c4e657e012">  284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_CCA 0x00000010 </span><span class="comment">/**&lt; Clear channel assessment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga687d60918660f81310e8e8f94cdb1780">  285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SAMPLED_CCA 0x00000008 </span><span class="comment">/**&lt; CCA sample value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaba0f7824679f7ea7bee0cd692881d8c0">  286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_LOCK_STATUS 0x00000004 </span><span class="comment">/**&lt; PLL lock status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8e58e415541127990c9449aa1bb9d18a">  287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_TX_ACTIVE 0x00000002 </span><span class="comment">/**&lt; Status signal - TX states */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3f3c85d81b8d8daccb367bfd9172fd00">  288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_RX_ACTIVE 0x00000001 </span><span class="comment">/**&lt; Status signal - RX states */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/** \name RFCORE_XREG_FIFOPCTRL register bit masks</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4196c2b134347dacb9392e728227af05">  294</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL_FIFOP_THR 0x0000007F </span><span class="comment">/**&lt; FIFOP signal threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSMCTRL register bit masks</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa30e445bff7cb12498feb8227933c887">  300</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_SLOTTED_ACK 0x00000002 </span><span class="comment">/**&lt; ACK frame TX timing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga414af412af0980cb81026b8bd98e6587">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSMCTRL_RX2RX_TIME_OFF 0x00000001 </span><span class="comment">/**&lt; 12-sym timeout after RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/** \name RFCORE_XREG_CCACTRL0 register bit masks</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad248e7bfb5549298afec57cb3291c193">  307</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL0_CCA_THR 0x000000FF </span><span class="comment">/**&lt; Clear-channel-assessment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/** \name RFCORE_XREG_CCACTRL1 register bit masks</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab79b544f7c94579fd61b15972f1b2e9a">  313</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_MODE 0x00000018 </span><span class="comment">/**&lt; CCA mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6364abbca794c3960f8d6b97b541bedb">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_HYST 0x00000007 </span><span class="comment">/**&lt; CCA hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/** \name RFCORE_XREG_RSSI register bit masks</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaddef5614a3397ba56695cd06f84fb24a">  320</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSI_RSSI_VAL 0x000000FF </span><span class="comment">/**&lt; RSSI estimate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RSSI_RSSI_VAL_S 0</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/** \name RFCORE_XREG_RSSISTAT register bit masks</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf10786ad574613b86e5b9aa1d20c0e00">  327</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT_RSSI_VALID 0x00000001 </span><span class="comment">/**&lt; RSSI value is valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXFIRST register bit masks</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad99d7dfefd48c0d138f4ccbc9818ed5f">  333</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_DATA 0x000000FF </span><span class="comment">/**&lt; First byte of the RX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXFIFOCNT register bit masks</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1f26fb2409a29b37186133c2418cdeb7">  339</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIFOCNT_RXFIFOCNT 0x000000FF </span><span class="comment">/**&lt; Number of bytes in the RX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/** \name RFCORE_XREG_TXFIFOCNT register bit masks</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9cf25d8a27ec26e8256ef05531db8b79">  345</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIFOCNT_TXFIFOCNT 0x000000FF </span><span class="comment">/**&lt; Number of bytes in the TX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/** \name RX FIFO pointers</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaaa1db2f08cc6bcc2ac33737c68194b94">  351</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_PTR_RXFIRST_PTR 0x000000FF </span><span class="comment">/**&lt; Byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga80394ac2e3058757c875fd7409b2378b">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXLAST_PTR_RXLAST_PTR 0x000000FF </span><span class="comment">/**&lt; Last byte + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga252d5f21cc8760f9ed9bb096dc9b9a45">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXP1_PTR_RXP1_PTR 0x000000FF </span><span class="comment">/**&lt; Frame 1, byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga17b8d74444a108f4b03e7e5205367542">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXP2_PTR_RXP2_PTR 0x000000FF </span><span class="comment">/**&lt; Last frame, byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/** \name TX FIFO pointers</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga79c432e7747c9abf7f2d115d1cebaf43">  360</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIRST_PTR_TXFIRST_PTR 0x000000FF </span><span class="comment">/**&lt; Next byte to be TXd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa4b9d4598ca979d65023279bd4451bf8">  361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_TXLAST_PTR_TXLAST_PTR 0x000000FF </span><span class="comment">/**&lt; Last byte + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFIRQM0 register bit masks</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac3b1988207a5d65e79da74c2b7e3070b">  367</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM0_RFIRQM          0x000000FF </span><span class="comment">/**&lt; Interrupt source bit mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga39eb5b6b884087e438fad02e96f9e746">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_RXMASKZERO      0x00000080 </span><span class="comment">/**&lt; RXENABLE gone all-zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab6c0b924a5c56680277d94d5a66dd497">  369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_RXPKTDONE       0x00000040 </span><span class="comment">/**&lt; Complete frame RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4bbdd112afe7cb559609b1d93472214f">  370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_FRAME_ACCEPTED  0x00000020 </span><span class="comment">/**&lt; Frame has passed frame filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa89d24bc6e9f3c01c7d2ba254d616968">  371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_SRC_MATCH_FOUND 0x00000010 </span><span class="comment">/**&lt; Source match is found */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_SRC_MATCH_DONE  0x00000008 </span><span class="comment">/**&lt; Source matching is complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf641f25b5668e80fad3fc2cf08daeafa">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_FIFOP           0x00000004 </span><span class="comment">/**&lt; RX FIFO exceeded threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gade642541a0dcc2ba1af21d4fbfe6beb4">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_SFD             0x00000002 </span><span class="comment">/**&lt; SFD TX or RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4ca0ba8eb3049e8a2690dd48e50bad86">  375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM0_ACT_UNUSED      0x00000001 </span><span class="comment">/**&lt; Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFIRQM1 register bit masks</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf77a5e67d37eb20700e14c54e6698d79">  381</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM1_RFIRQM     0x0000003F </span><span class="comment">/**&lt; Interrupt source bit mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf367abec794a7e2bbc0d0b0af1bd83dc">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_CSP_WAIT   0x00000020 </span><span class="comment">/**&lt; CSP Execution continued */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga26b784d76d6b8efa3ec1f988b1843626">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_CSP_STOP   0x00000010 </span><span class="comment">/**&lt; CSP has stopped program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae826b1a8fccc0b9aec6fde41b4bf051e">  384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_CSP_MANINT 0x00000008 </span><span class="comment">/**&lt; CSP Manual interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga22c670e154df7b2f21997b8f3c285b20">  385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_RFIDLE     0x00000004 </span><span class="comment">/**&lt; IDLE state entered */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa4fbed39e4295ac98f90abbb5b255d50">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_TXDONE     0x00000002 </span><span class="comment">/**&lt; Complete frame TX finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3e6ec09fcc4f16d5942d27af4c5be0bf">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFIRQM1_TXACKDONE  0x00000001 </span><span class="comment">/**&lt; ACK frame TX finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFERRM register bit masks</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3c81f0a1bd2e4bdac8287de3802cc6ee">  393</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFERRM_RFERRM    0x0000007F </span><span class="comment">/**&lt; RF error interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga646126b591750b411acd8d7c9ebacf70">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_STROBEERR 0x00000040 </span><span class="comment">/**&lt; Strobe error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaee98afc7d4dae14d4a2404885214390e">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_TXUNDERF  0x00000020 </span><span class="comment">/**&lt; TX FIFO underflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga342343b29492f647cf4549f8d3b6e08b">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_TXOVERF   0x00000010 </span><span class="comment">/**&lt; TX FIFO overflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1d459929d0eca809ef86b7c60a0b7b89">  397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_RXUNDERF  0x00000008 </span><span class="comment">/**&lt; RX FIFO underflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2bd2d2d766fbba8e116017523ebe8262">  398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_RXOVERF   0x00000004 </span><span class="comment">/**&lt; RX FIFO overflowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6d4d95f9e119339c304430a30d113c6a">  399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_RXABO     0x00000002 </span><span class="comment">/**&lt; Frame RX was aborted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga574c695e7e291001cbd4c14556c9c8c5">  400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFERRM_NLOCK     0x00000001 </span><span class="comment">/**&lt; Frequency synthesizer lock error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/** \name RFCORE_XREG_D18_SPARE_OPAMPMC register bit masks</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3d1ba75e6d6138eb33366e8a241f11db">  406</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_D18_SPARE_OPAMPMC_MODE 0x00000003 </span><span class="comment">/**&lt; Operational amplifier mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFRND register bit masks</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga56fd932dd0e8ba72ee322ee1c920b816">  412</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_QRND  0x00000002 </span><span class="comment">/**&lt; Random bit from the Q channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga64213012ba29c676615896c6697f3075">  413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFRND_IRND  0x00000001 </span><span class="comment">/**&lt; Random bit from the I channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/** \name RFCORE_XREG_MDMCTRL0 register bit masks</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga296305eb56de706b644924e548f733a6">  419</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEM_NUM_ZEROS 0x000000C0 </span><span class="comment">/**&lt; Num of zero symbols before sync word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2e3b3d337e3014953d69f6c6c5bbfb22">  420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEMOD_AVG_MODE 0x00000020 </span><span class="comment">/**&lt; Frequency offset averaging filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa64504dc966d45e1f1e8fc747085687f">  421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_PREAMBLE_LENGTH 0x0000001E </span><span class="comment">/**&lt; Number of preamble bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac14a20430fbddfde08e5d5ac728aaf66">  422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_TX_FILTER 0x00000001 </span><span class="comment">/**&lt; TX filter type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/** \name RFCORE_XREG_MDMCTRL1 register bit masks</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaef5d17b547105a00d8ece4e7ae50d31d">  428</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_SFD 0x00000020 </span><span class="comment">/**&lt; SFD detection requirements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaabcb7846fcf917b18c7c8320da22fbaf">  429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR 0x0000001F </span><span class="comment">/**&lt; Demodulator correlator threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/** \name RFCORE_XREG_FREQEST register bit masks</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQEST_FREQEST 0x000000FF</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/** \name RFCORE_XREG_RXCTRL register bit masks</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7211da42a8ca85a4abe3501ea62d8d86">  441</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA2_REF 0x00000030 </span><span class="comment">/**&lt;  LNA2/mixer PTAT current output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0">  442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA_REF 0x0000000C </span><span class="comment">/**&lt; LNA PTAT current output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga937bda555ef319df6d34f45d7ef023be">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RXCTRL_MIX_CURRENT 0x00000003 </span><span class="comment">/**&lt; Control of the output current */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSCTRL register bit masks</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga14be2095ad9c42ec58c67aaacd856c0c">  449</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_PRE_CURRENT 0x000000C0 </span><span class="comment">/**&lt; Prescaler current setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac4d319264245ce39391cd91c4e2e5ba8">  450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_TX 0x00000030 </span><span class="comment">/**&lt; Adjusts current in mixer and PA adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae26c01cc6647c063e209a8c8f0bef930">  451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_RX 0x0000000C </span><span class="comment">/**&lt; Adjusts current in mixer and PA adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaf378c13a7b3ca1dce78991de175ef3bc">  452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_CURRENT 0x00000003 </span><span class="comment">/**&lt; Adjusts divider currents */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSCAL1 register bit masks</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gadbe3551eb407f9b324c396fe494de389">  458</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_OE 0x00000080 </span><span class="comment">/**&lt; Override current calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5d6256aa19267473f5a653b62aeaac1a">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL 0x0000007C </span><span class="comment">/**&lt; Calibration result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9ae924ea2d37fb2c2de802c631b4a00a">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR 0x00000003 </span><span class="comment">/**&lt; Defines current in VCO core */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSCAL2 register bit masks</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae3c399c8159f16ae1d7b4d53172b0d52">  466</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_OE 0x00000040 </span><span class="comment">/**&lt; Override the calibration result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaed033bcba0d6f3916db0c05088ad2b15">  467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR 0x0000003F </span><span class="comment">/**&lt; VCO capacitor array setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/** \name RFCORE_XREG_FSCAL3 register bit masks</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga21f898a260af6db73965c678b4e4d167">  473</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_DAC_EN_OV 0x00000040 </span><span class="comment">/**&lt; VCO DAC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga55306d0b8b4f9a91c440788abfbe1088">  474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_VC_DAC 0x0000003C </span><span class="comment">/**&lt; Varactor control voltage Bit vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga307392730171c65469403ebbdec63185">  475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_CAPARR_CAL_CTRL 0x00000003 </span><span class="comment">/**&lt; Calibration accuracy setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/** \name RFCORE_XREG_AGCCTRL0 register bit masks</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2194443b2c066c9f18147112c22669e3">  481</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_EN 0x00000040 </span><span class="comment">/**&lt; AAF attenuation adjustment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacf34b80eaf3f8e5702ff7ac020d79b11">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_THR 0x0000003F </span><span class="comment">/**&lt; Enable extra attenuation in front end */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/** \name RFCORE_XREG_AGCCTRL1 register bit masks</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8b40bae5c7ffc7070e2cb2f07845069b">  488</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL1_AGC_REF 0x0000003F </span><span class="comment">/**&lt; Target value for the AGC control loop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/** \name RFCORE_XREG_AGCCTRL2 register bit masks</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad4a72c24bf5d34e7ece89f1a53aa925f">  494</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA1_CURRENT 0x000000C0 </span><span class="comment">/**&lt; Overrride value for LNA 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa1fb399452ca19084b48436b700e4999">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA2_CURRENT 0x00000038 </span><span class="comment">/**&lt; Overrride value for LNA 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga3f5415018190afcba770982af8663b15">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA3_CURRENT 0x00000006 </span><span class="comment">/**&lt; Overrride value for LNA 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2e85fc1b776437cdd5004c45e2d366ae">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA_CURRENT_OE 0x00000001 </span><span class="comment">/**&lt; AGC LNA override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/** \name RFCORE_XREG_AGCCTRL3 register bit masks</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5c29d50702df195def9586d6dbca6c5a">  503</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_SETTLE_WAIT 0x00000060 </span><span class="comment">/**&lt; AGC analog gain wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga63b68f5146f6a7614849b56e83bde7ff">  504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_WIN_SIZE 0x00000018 </span><span class="comment">/**&lt; AGC accumulate-and-dump window size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae298d50941645e0266d3e0e88ee4b767">  505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP 0x00000006 </span><span class="comment">/**&lt; AGC to AAF control signal override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0fd88c26ff2b9242f7c7a37a6f4a2a21">  506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_OE 0x00000001 </span><span class="comment">/**&lt; AAF control signal override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/** \name RFCORE_XREG_ADCTEST0 register bit masks</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab988ed87fc4afeca1ff0e67d1f9a5fe4">  512</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_VREF_ADJ 0x000000C0 </span><span class="comment">/**&lt; Quantizer threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1668eba11bc01ef6f35a44c6c76d30b4">  513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_QUANT_ADJ 0x00000030 </span><span class="comment">/**&lt; Quantizer threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1fd84727e3a458c852123d0ce3cd8f74">  514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_GM_ADJ 0x0000000E </span><span class="comment">/**&lt; Gm-control for test and debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaacb00a92fa6690894fd884e5a9d332c8">  515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_DAC2_EN 0x00000001 </span><span class="comment">/**&lt; Enables DAC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/** \name RFCORE_XREG_ADCTEST1 register bit masks</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga869dbc4cea7b150e62a24623ea9f4a99">  521</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_TEST_CTRL 0x000000F0 </span><span class="comment">/**&lt; ADC test mode selector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9f53b4918534d792a53ab81f866d5ca7">  522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C2_ADJ 0x0000000C </span><span class="comment">/**&lt; ADC capacitor value adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga4434d5e022b6c536cb3051174539594d">  523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C3_ADJ 0x00000003 </span><span class="comment">/**&lt; ADC capacitor value adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/** \name RFCORE_XREG_ADCTEST2 register bit masks</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gab2df07e7fda124c80c232255e8df8522">  529</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_TEST_MODE 0x00000060 </span><span class="comment">/**&lt; ADC data output test mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga82830638c01a07f2c8f747aa796bb5c2">  530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST2_AAF_RS 0x00000018 </span><span class="comment">/**&lt; AAF series resistance control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga33c1ba555d114a0d66f6bd9cb24d7b4e">  531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_FF_ADJ 0x00000006 </span><span class="comment">/**&lt; Adjust feed forward */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9c1e9e3cb7f4a695ca29071ada44eb84">  532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_DAC_ROT 0x00000001 </span><span class="comment">/**&lt; Control of DAC DWA scheme */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/** \name RFCORE_XREG_MDMTEST0 register bit masks</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7e6d35e2f51ac9ba47ae159a4117f8c3">  538</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_TX_TONE 0x000000F0 </span><span class="comment">/**&lt; Baseband tone TX enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad1da32a2da8d31b01fd1fad443201dca">  539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_WIN_SIZE 0x0000000C </span><span class="comment">/**&lt; Controls the numbers of samples */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8ef38a0d87efcd9f90d1bbea11f0ba0e">  540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_BLOCK_MODE 0x00000003 </span><span class="comment">/**&lt; Mode of operation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/** \name RFCORE_XREG_MDMTEST1 register bit masks</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga67fd81ad0269aaf7a11f4fba98d2d370">  546</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_USEMIRROR_IF 0x00000020 </span><span class="comment">/**&lt; IF frequency select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1e4351f4d7321b3315dd93c9f5507b24">  547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1_MOD_IF 0x00000010 </span><span class="comment">/**&lt; Modulation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7cd7323b9b053be9ce5172ec226632ef">  548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RAMP_AMP 0x00000008 </span><span class="comment">/**&lt; Ramping of DAC output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2539650e05c127547287aaa3dee62183">  549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RFC_SNIFF_EN 0x00000004 </span><span class="comment">/**&lt; Packet sniffer module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa49cbe220b749e6cdff8b0553ae58ffc">  550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1_MODULATION_MODE 0x00000002 </span><span class="comment">/**&lt; RF-modulation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gacc313818628e3ed2395f1707de539385">  551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_MDMTEST1_LOOPBACK_EN 0x00000001 </span><span class="comment">/**&lt; Modulated data loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/** \name RFCORE_XREG_DACTEST0 register bit masks</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaa2bf53112ee166c02d1b706e9adc0e82">  557</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST0_DAC_Q 0x400886FF </span><span class="comment">/**&lt; Q-branch DAC override value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/** \name RFCORE_XREG_DACTEST1 register bit masks</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1649278712b9016d39d7e1abdc241f2b">  563</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST1_DAC_I 0x400886FF </span><span class="comment">/**&lt; I-branch DAC override value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/** \name RFCORE_XREG_DACTEST2 register bit masks</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7f022578c4e81b87b01aa6cca17f5238">  569</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_DEM_EN 0x00000020 </span><span class="comment">/**&lt; Dynamic element matching enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga32ba14700448fbe9a2d6c441c97b823b">  570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_CASC_CTRL 0x00000018 </span><span class="comment">/**&lt; Adjustment of output stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5b2016521925da33111d53f5a8f53f7d">  571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_SRC 0x00000007 </span><span class="comment">/**&lt; TX DAC data src select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/** \name RFCORE_XREG_ATEST register bit masks</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga96b3b41221f45b2fdeca787b85cd9773">  577</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ATEST_ATEST_CTRL 0x0000003F </span><span class="comment">/**&lt; Controls the analog test mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga76e76ab27dc9a430a8fe2efcde0a517c">  578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ATEST_ATEST_CTRL_DIS 0x00000000 </span><span class="comment">/**&lt; Analog test mode: disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae61eaf109a7313b429759fa53b5621c8">  579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_ATEST_ATEST_CTRL_TEMP 0x00000001 </span><span class="comment">/**&lt; Analog test mode: enable temperature sensor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/** \name RFCORE_XREG_PTEST0 register bit masks</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga181ad22f22331bf3ec665bb1d5829bc3">  585</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_PRE_PD 0x00000080 </span><span class="comment">/**&lt; Prescaler power-down signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7ffb92d82a0c3c39305ed3266ba4f29c">  586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_CHP_PD 0x00000040 </span><span class="comment">/**&lt; Charge pump power-down signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga75c6e6ec0e600bbd430c6c37e3026062">  587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_ADC_PD 0x00000020 </span><span class="comment">/**&lt; ADC power-down signal When */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga9ea84f3cb2ea57c1cf6aaf4c177efbc2">  588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_DAC_PD 0x00000010 </span><span class="comment">/**&lt; DAC power-down signal When */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gac0b91f625bdd86b0a7e4f570feef5dd5">  589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_LNA_PD 0x0000000C </span><span class="comment">/**&lt; Low-noise amplifier power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga997adbebe368259fee21d4774aae8aea">  590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_TXMIX_PD 0x00000002 </span><span class="comment">/**&lt; Transmit mixer power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaafc72bbc6347d420a1766ffdb7fd0d85">  591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST0_AAF_PD 0x00000001 </span><span class="comment">/**&lt; Antialiasing filter power-down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/** \name RFCORE_XREG_PTEST1 register bit masks</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga8a4e3ab37d2945308c36dc2cfd59cd2e">  597</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PD_OVERRIDE 0x00000008 </span><span class="comment">/**&lt; Override module enabling and disabling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1394f6d0fa8b3b035632e9a1955770ac">  598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST1_PA_PD 0x00000004 </span><span class="comment">/**&lt; Power amplifier power-down signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6063e4364b8424d580f7340a5b0ecebb">  599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST1_VCO_PD 0x00000002 </span><span class="comment">/**&lt; VCO power-down signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6dbd1642c99828b8dd5aa2d35487e8ab">  600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_PTEST1_LODIV_PD 0x00000001 </span><span class="comment">/**&lt; LO power-down signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPPROG[0:24] register bit masks</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga98089588d635c29e531161d4d0134101">  606</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG_CSP_INSTR 0x000000FF </span><span class="comment">/**&lt; Byte N of the CSP program */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPCTRL register bit masks</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gaec36088349ba9387e631d4e488619913">  612</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPCTRL_MCU_CTRL 0x00000001 </span><span class="comment">/**&lt; CSP MCU control input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPSTAT register bit masks</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga740a0ba2479bbf151511dbaa2f26e19e">  618</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_RUNNING 0x00000020 </span><span class="comment">/**&lt; CSP Running / Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga1f78aff9657d73ec813a02ff25c16c7e">  619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_PC 0x0000001F </span><span class="comment">/**&lt; CSP program counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPX register bit masks</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga348d19aaf6db342a28592f54cd5e0786">  625</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPX_CSPX 0x000000FF </span><span class="comment">/**&lt; CSP X data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPY register bit masks</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga5a472d2de1fd4156a46c068344281220">  631</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPY_CSPY 0x000000FF </span><span class="comment">/**&lt; CSP Y data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPZ register bit masks</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gae49a4ac3fffa35f0f3b7b33a7bcf8de5">  637</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPZ_CSPZ 0x000000FF </span><span class="comment">/**&lt; CSP Z data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/** \name RFCORE_XREG_CSPT register bit masks</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga2de9356e29b67fee2f83200ffbcb018c">  643</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPT_CSPT 0x000000FF </span><span class="comment">/**&lt; CSP T data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFC_DUTY_CYCLE register bit masks</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga6b86d3fce52c1f9ad6afc4315ae5a01b">  649</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_DUTY_CYCLE_SWD_EN 0x00000040 </span><span class="comment">/**&lt; Wire debug mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga06d11b9f1fdef474d792dc63351e6aca">  650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_DUTY_CYCLE_DTC_DCCAL_MODE 0x00000030 </span><span class="comment">/**&lt; Periodic DC-recalibration mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga190bfb88a04a5f2620491ee60e73e4a6">  651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_DUTY_CYCLE_DUTYCYCLE_CNF 0x0000000E </span><span class="comment">/**&lt; Defines duty cycling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gafd54366e7d5a13de49fc909b4f8e6131">  652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_DUTY_CYCLE_DUTYCYCLE_EN 0x00000001 </span><span class="comment">/**&lt; Duty cycling mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/** \name RFCORE_XREG_RFC_OBS_CTRL[0:2] register bit masks</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga379e321b453fc1ec9e31cb8b2bcf5c56">  658</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_POL0 0x00000040 </span><span class="comment">/**&lt; RFC_OBS_MUX0 XOR bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga0b7ec03c6e95cfbf5e30b4f4f661f141">  659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_MUX0 0x0000003F </span><span class="comment">/**&lt; RF Core MUX out control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga80532aba28b1ed7733c9e2d59b1c97da">  660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_POL1 0x00000040 </span><span class="comment">/**&lt; RFC_OBS_MUX0 XOR bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga68ab1d160d706a83a89034becf1e01bc">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_MUX1 0x0000003F </span><span class="comment">/**&lt; RF Core MUX out control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#gad320c4c665b654e2c46126594ef8a0ee">  662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_POL2 0x00000040 </span><span class="comment">/**&lt; RFC_OBS_MUX0 XOR bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga45bca362981d3f54575e2a6d0c043490">  663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_MUX2 0x0000003F </span><span class="comment">/**&lt; RF Core MUX out control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/** \name RFCORE_XREG_TXFILTCFG register bit masks</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__cc2538-rfcore.html#ga7b0462602fda8e030a039cbcf9b99cac">  669</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFILTCFG_FC 0x0000000F </span><span class="comment">/**&lt; Drives signal rfr_txfilt_fc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RFCORE_XREG_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="comment">/** @} */</span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 31 2017 23:28:47 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
