

================================================================
== Vivado HLS Report for 'imTemplateMatching'
================================================================
* Date:           Wed Dec 16 08:39:50 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |   30|  200613894430|   31|  200613894431|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+--------------+-----+--------------+---------+
        |                                |                     |       Latency      |      Interval      | Pipeline|
        |            Instance            |        Module       | min |      max     | min |      max     |   Type  |
        +--------------------------------+---------------------+-----+--------------+-----+--------------+---------+
        |grp_imGreyNormalization_fu_144  |imGreyNormalization  |   10|      84964810|   10|      84964810|   none  |
        |grp_imGrayScale_fu_153          |imGrayScale          |    1|      41762401|    1|      41762401|   none  |
        |grp_imDiff_fu_169               |imDiff               |    1|  200402002001|    1|  200402002001|   none  |
        +--------------------------------+---------------------+-----+--------------+-----+--------------+---------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |- L110    |    0|  200400| 2 ~ 1002 |          -|          -| 0 ~ 200 |    no    |
        | + L111   |    0|    1000|         5|          -|          -| 0 ~ 200 |    no    |
        +----------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (tmp_i)
10 --> 
	11  / (tmp_56_i)
	9  / (!tmp_56_i)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: imWidth_read (20)  [1/1] 0.00ns
:11  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth) nounwind

ST_1: imHeight_read (21)  [1/1] 0.00ns
:12  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight) nounwind

ST_1: StgValue_17 (23)  [2/2] 1.57ns  loc: imProcessing.cpp:165
:14  call fastcc void @imGrayScale([1440000 x i32]* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_18 (23)  [1/2] 0.00ns  loc: imProcessing.cpp:165
:14  call fastcc void @imGrayScale([1440000 x i32]* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 3>: 1.57ns
ST_3: tplWidth_read (18)  [1/1] 0.00ns
:9  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth) nounwind

ST_3: tplHeight_read (19)  [1/1] 0.00ns
:10  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight) nounwind

ST_3: StgValue_21 (22)  [2/2] 1.57ns  loc: imProcessing.cpp:164
:13  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind

ST_3: StgValue_22 (24)  [2/2] 1.57ns
:15  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_23 (22)  [1/2] 0.00ns  loc: imProcessing.cpp:164
:13  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind

ST_4: StgValue_24 (24)  [1/2] 0.00ns
:15  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 5>: 1.57ns
ST_5: StgValue_25 (25)  [2/2] 1.57ns
:16  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_26 (25)  [1/2] 0.00ns
:16  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 7>: 2.44ns
ST_7: imDiff_ret1 (26)  [2/2] 2.44ns  loc: imProcessing.cpp:169
:17  %imDiff_ret1 = call fastcc { i32, i32 } @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind


 <State 8>: 1.57ns
ST_8: StgValue_28 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imINPUT) nounwind, !map !398

ST_8: StgValue_29 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imOUTPUT) nounwind, !map !404

ST_8: StgValue_30 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imHeight) nounwind, !map !408

ST_8: StgValue_31 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imWidth) nounwind, !map !414

ST_8: StgValue_32 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplINPUT) nounwind, !map !418

ST_8: StgValue_33 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplOUTPUT) nounwind, !map !422

ST_8: StgValue_34 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplHeight) nounwind, !map !426

ST_8: StgValue_35 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplWidth) nounwind, !map !430

ST_8: StgValue_36 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @imTemplateMatching_s) nounwind

ST_8: imDiff_ret1 (26)  [1/2] 0.00ns  loc: imProcessing.cpp:169
:17  %imDiff_ret1 = call fastcc { i32, i32 } @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind

ST_8: template_match_posit (27)  [1/1] 0.00ns  loc: imProcessing.cpp:169
:18  %template_match_posit = extractvalue { i32, i32 } %imDiff_ret1, 0

ST_8: template_match_posit_1 (28)  [1/1] 0.00ns  loc: imProcessing.cpp:169
:19  %template_match_posit_1 = extractvalue { i32, i32 } %imDiff_ret1, 1

ST_8: StgValue_40 (29)  [1/1] 1.57ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:20  br label %1


 <State 9>: 8.58ns
ST_9: row_i (31)  [1/1] 0.00ns
:0  %row_i = phi i31 [ 0, %0 ], [ %row, %5 ]

ST_9: phi_mul (32)  [1/1] 0.00ns
:1  %phi_mul = phi i42 [ 0, %0 ], [ %next_mul, %5 ]

ST_9: tmp (33)  [1/1] 0.00ns
:2  %tmp = trunc i42 %phi_mul to i22

ST_9: next_mul (34)  [1/1] 2.80ns
:3  %next_mul = add i42 1200, %phi_mul

ST_9: row_i_cast (35)  [1/1] 0.00ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:4  %row_i_cast = zext i31 %row_i to i32

ST_9: tmp_i (36)  [1/1] 2.52ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:5  %tmp_i = icmp slt i32 %row_i_cast, %tplHeight_read

ST_9: row (37)  [1/1] 2.44ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:6  %row = add i31 1, %row_i

ST_9: StgValue_48 (38)  [1/1] 0.00ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:7  br i1 %tmp_i, label %2, label %imConstructOutputImage.exit

ST_9: StgValue_49 (40)  [1/1] 0.00ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1132) nounwind

ST_9: tmp_39_i (41)  [1/1] 0.00ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:1  %tmp_39_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1132) nounwind

ST_9: StgValue_51 (42)  [1/1] 0.00ns  loc: imProcessing.cpp:144->imProcessing.cpp:171
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_9: tmp_4 (43)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:3  %tmp_4 = trunc i31 %row_i to i22

ST_9: tmp_5 (44)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:4  %tmp_5 = trunc i32 %template_match_posit_1 to i22

ST_9: tmp_6 (45)  [1/1] 2.20ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:5  %tmp_6 = add i22 %tmp_5, %tmp_4

ST_9: tmp_1 (46)  [1/1] 6.38ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:6  %tmp_1 = mul i22 1200, %tmp_6

ST_9: StgValue_56 (47)  [1/1] 1.57ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:7  br label %3

ST_9: StgValue_57 (76)  [1/1] 0.00ns  loc: imProcessing.cpp:174
imConstructOutputImage.exit:0  ret void


 <State 10>: 4.81ns
ST_10: col_i (49)  [1/1] 0.00ns
:0  %col_i = phi i31 [ 0, %2 ], [ %col, %4 ]

ST_10: col_i_cast (50)  [1/1] 0.00ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:1  %col_i_cast = zext i31 %col_i to i32

ST_10: tmp_56_i (51)  [1/1] 2.52ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:2  %tmp_56_i = icmp slt i32 %col_i_cast, %tplWidth_read

ST_10: col (52)  [1/1] 2.44ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:3  %col = add i31 %col_i, 1

ST_10: StgValue_62 (53)  [1/1] 0.00ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:4  br i1 %tmp_56_i, label %4, label %5

ST_10: tmp_7 (58)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:3  %tmp_7 = trunc i31 %col_i to i22

ST_10: tmp_2 (59)  [1/1] 2.20ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:4  %tmp_2 = add i22 %tmp, %tmp_7

ST_10: tmp_2_cast (60)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:5  %tmp_2_cast = zext i22 %tmp_2 to i64

ST_10: tplINPUT_addr (61)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:6  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_2_cast

ST_10: tplINPUT_load (62)  [4/4] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_10: tmp_8 (63)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:8  %tmp_8 = trunc i31 %col_i to i22

ST_10: tmp_9 (64)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:9  %tmp_9 = trunc i32 %template_match_posit to i22

ST_10: tmp_10 (65)  [1/1] 1.85ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:10  %tmp_10 = add i22 %tmp_9, %tmp_8

ST_10: tmp_3 (66)  [1/1] 1.85ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:11  %tmp_3 = add i22 %tmp_1, %tmp_10

ST_10: empty_11 (73)  [1/1] 0.00ns  loc: imProcessing.cpp:151->imProcessing.cpp:171
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1132, i32 %tmp_39_i) nounwind

ST_10: StgValue_73 (74)  [1/1] 0.00ns  loc: imProcessing.cpp:142->imProcessing.cpp:171
:1  br label %1


 <State 11>: 2.61ns
ST_11: tplINPUT_load (62)  [3/4] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 12>: 2.61ns
ST_12: tplINPUT_load (62)  [2/4] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 13>: 5.22ns
ST_13: tplINPUT_load (62)  [1/4] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_13: tmp_3_cast (67)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:12  %tmp_3_cast = sext i22 %tmp_3 to i64

ST_13: imOUTPUT_addr (68)  [1/1] 0.00ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:13  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imOUTPUT, i64 0, i64 %tmp_3_cast

ST_13: StgValue_79 (69)  [2/2] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:14  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4


 <State 14>: 2.61ns
ST_14: StgValue_80 (55)  [1/1] 0.00ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1233) nounwind

ST_14: tmp_40_i (56)  [1/1] 0.00ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:1  %tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1233) nounwind

ST_14: StgValue_82 (57)  [1/1] 0.00ns  loc: imProcessing.cpp:146->imProcessing.cpp:171
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_14: StgValue_83 (69)  [1/2] 2.61ns  loc: imProcessing.cpp:148->imProcessing.cpp:171
:14  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4

ST_14: empty (70)  [1/1] 0.00ns  loc: imProcessing.cpp:149->imProcessing.cpp:171
:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1233, i32 %tmp_40_i) nounwind

ST_14: StgValue_85 (71)  [1/1] 0.00ns  loc: imProcessing.cpp:145->imProcessing.cpp:171
:16  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imWidth_read           (read             ) [ 001111111000000]
imHeight_read          (read             ) [ 001111111000000]
StgValue_18            (call             ) [ 000000000000000]
tplWidth_read          (read             ) [ 000011111111111]
tplHeight_read         (read             ) [ 000011111111111]
StgValue_23            (call             ) [ 000000000000000]
StgValue_24            (call             ) [ 000000000000000]
StgValue_26            (call             ) [ 000000000000000]
StgValue_28            (specbitsmap      ) [ 000000000000000]
StgValue_29            (specbitsmap      ) [ 000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000]
StgValue_33            (specbitsmap      ) [ 000000000000000]
StgValue_34            (specbitsmap      ) [ 000000000000000]
StgValue_35            (specbitsmap      ) [ 000000000000000]
StgValue_36            (spectopmodule    ) [ 000000000000000]
imDiff_ret1            (call             ) [ 000000000000000]
template_match_posit   (extractvalue     ) [ 000000000111111]
template_match_posit_1 (extractvalue     ) [ 000000000111111]
StgValue_40            (br               ) [ 000000001111111]
row_i                  (phi              ) [ 000000000100000]
phi_mul                (phi              ) [ 000000000100000]
tmp                    (trunc            ) [ 000000000011111]
next_mul               (add              ) [ 000000001111111]
row_i_cast             (zext             ) [ 000000000000000]
tmp_i                  (icmp             ) [ 000000000111111]
row                    (add              ) [ 000000001111111]
StgValue_48            (br               ) [ 000000000000000]
StgValue_49            (specloopname     ) [ 000000000000000]
tmp_39_i               (specregionbegin  ) [ 000000000011111]
StgValue_51            (speclooptripcount) [ 000000000000000]
tmp_4                  (trunc            ) [ 000000000000000]
tmp_5                  (trunc            ) [ 000000000000000]
tmp_6                  (add              ) [ 000000000000000]
tmp_1                  (mul              ) [ 000000000011111]
StgValue_56            (br               ) [ 000000000111111]
StgValue_57            (ret              ) [ 000000000000000]
col_i                  (phi              ) [ 000000000010000]
col_i_cast             (zext             ) [ 000000000000000]
tmp_56_i               (icmp             ) [ 000000000111111]
col                    (add              ) [ 000000000111111]
StgValue_62            (br               ) [ 000000000000000]
tmp_7                  (trunc            ) [ 000000000000000]
tmp_2                  (add              ) [ 000000000000000]
tmp_2_cast             (zext             ) [ 000000000000000]
tplINPUT_addr          (getelementptr    ) [ 000000000001110]
tmp_8                  (trunc            ) [ 000000000000000]
tmp_9                  (trunc            ) [ 000000000000000]
tmp_10                 (add              ) [ 000000000000000]
tmp_3                  (add              ) [ 000000000001110]
empty_11               (specregionend    ) [ 000000000000000]
StgValue_73            (br               ) [ 000000001111111]
tplINPUT_load          (load             ) [ 000000000000001]
tmp_3_cast             (sext             ) [ 000000000000000]
imOUTPUT_addr          (getelementptr    ) [ 000000000000001]
StgValue_80            (specloopname     ) [ 000000000000000]
tmp_40_i               (specregionbegin  ) [ 000000000000000]
StgValue_82            (speclooptripcount) [ 000000000000000]
StgValue_83            (store            ) [ 000000000000000]
empty                  (specregionend    ) [ 000000000000000]
StgValue_85            (br               ) [ 000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imOUTPUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imHeight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tplINPUT">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplOUTPUT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tplHeight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tplWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGrayScale"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGreyNormalization"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imDiff"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imTemplateMatching_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1132"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1233"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="imWidth_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="imHeight_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tplWidth_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tplHeight_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tplINPUT_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="22" slack="0"/>
<pin id="90" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="21" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imOUTPUT_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="22" slack="0"/>
<pin id="102" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imOUTPUT_addr/13 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/13 "/>
</bind>
</comp>

<comp id="111" class="1005" name="row_i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="1"/>
<pin id="113" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="row_i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="31" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/9 "/>
</bind>
</comp>

<comp id="122" class="1005" name="phi_mul_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="42" slack="1"/>
<pin id="124" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_mul_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="42" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/9 "/>
</bind>
</comp>

<comp id="133" class="1005" name="col_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="1"/>
<pin id="135" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="col_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="31" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_imGreyNormalization_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="2"/>
<pin id="148" dir="0" index="3" bw="32" slack="2"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/3 StgValue_25/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_imGrayScale_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="0" index="3" bw="32" slack="0"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 StgValue_21/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_imDiff_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="6"/>
<pin id="173" dir="0" index="3" bw="32" slack="6"/>
<pin id="174" dir="0" index="4" bw="32" slack="0"/>
<pin id="175" dir="0" index="5" bw="32" slack="4"/>
<pin id="176" dir="0" index="6" bw="32" slack="4"/>
<pin id="177" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="imDiff_ret1/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="template_match_posit_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="template_match_posit/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="template_match_posit_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="template_match_posit_1/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="42" slack="0"/>
<pin id="191" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="next_mul_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="42" slack="0"/>
<pin id="196" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="row_i_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_i_cast/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="6"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="row_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="31" slack="0"/>
<pin id="211" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="22" slack="0"/>
<pin id="223" dir="0" index="1" bw="22" slack="0"/>
<pin id="224" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="22" slack="0"/>
<pin id="230" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="col_i_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_i_cast/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_56_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="7"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56_i/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="col_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="1"/>
<pin id="254" dir="0" index="1" bw="22" slack="0"/>
<pin id="255" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_2_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="22" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_10_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="22" slack="0"/>
<pin id="271" dir="0" index="1" bw="22" slack="0"/>
<pin id="272" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="22" slack="1"/>
<pin id="277" dir="0" index="1" bw="22" slack="0"/>
<pin id="278" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_3_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="22" slack="3"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/13 "/>
</bind>
</comp>

<comp id="284" class="1005" name="imWidth_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imWidth_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="imHeight_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imHeight_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="tplWidth_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="tplHeight_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="template_match_posit_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2"/>
<pin id="315" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="template_match_posit "/>
</bind>
</comp>

<comp id="318" class="1005" name="template_match_posit_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="template_match_posit_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="22" slack="1"/>
<pin id="325" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="328" class="1005" name="next_mul_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="42" slack="0"/>
<pin id="330" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="336" class="1005" name="row_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="1"/>
<pin id="343" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="col_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="0"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="354" class="1005" name="tplINPUT_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="21" slack="1"/>
<pin id="356" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="3"/>
<pin id="361" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tplINPUT_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="imOUTPUT_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="21" slack="1"/>
<pin id="371" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imOUTPUT_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="68" pin="2"/><net_sink comp="153" pin=3"/></net>

<net id="164"><net_src comp="62" pin="2"/><net_sink comp="153" pin=4"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="80" pin="2"/><net_sink comp="153" pin=3"/></net>

<net id="168"><net_src comp="74" pin="2"/><net_sink comp="153" pin=4"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="184"><net_src comp="169" pin="7"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="169" pin="7"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="126" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="126" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="115" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="115" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="115" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="137" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="137" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="137" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="265"><net_src comp="137" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="287"><net_src comp="62" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="294"><net_src comp="68" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="301"><net_src comp="74" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="309"><net_src comp="80" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="316"><net_src comp="181" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="321"><net_src comp="185" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="326"><net_src comp="189" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="331"><net_src comp="193" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="339"><net_src comp="208" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="344"><net_src comp="227" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="352"><net_src comp="242" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="357"><net_src comp="86" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="362"><net_src comp="275" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="367"><net_src comp="93" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="372"><net_src comp="98" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imOUTPUT | {1 2 3 4 13 14 }
	Port: tplOUTPUT | {3 4 5 6 }
 - Input state : 
	Port: imTemplateMatching : imINPUT | {1 2 }
	Port: imTemplateMatching : imOUTPUT | {3 4 7 8 }
	Port: imTemplateMatching : imHeight | {1 }
	Port: imTemplateMatching : imWidth | {1 }
	Port: imTemplateMatching : tplINPUT | {3 4 10 11 12 13 }
	Port: imTemplateMatching : tplOUTPUT | {5 6 7 8 }
	Port: imTemplateMatching : tplHeight | {3 }
	Port: imTemplateMatching : tplWidth | {3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		template_match_posit : 1
		template_match_posit_1 : 1
	State 9
		tmp : 1
		next_mul : 1
		row_i_cast : 1
		tmp_i : 2
		row : 1
		StgValue_48 : 3
		tmp_4 : 1
		tmp_6 : 2
		tmp_1 : 3
	State 10
		col_i_cast : 1
		tmp_56_i : 2
		col : 1
		StgValue_62 : 3
		tmp_7 : 1
		tmp_2 : 2
		tmp_2_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
		tmp_8 : 1
		tmp_10 : 2
		tmp_3 : 3
	State 11
	State 12
	State 13
		imOUTPUT_addr : 1
		StgValue_79 : 2
	State 14
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_imGreyNormalization_fu_144 |    7    |  5.081  |   5168  |   6458  |
|   call   |     grp_imGrayScale_fu_153     |    25   |  14.139 |   2910  |   4381  |
|          |        grp_imDiff_fu_169       |    1    |  7.855  |   811   |   657   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         next_mul_fu_193        |    0    |    0    |    0    |    42   |
|          |           row_fu_208           |    0    |    0    |    0    |    31   |
|          |          tmp_6_fu_221          |    0    |    0    |    0    |    22   |
|    add   |           col_fu_242           |    0    |    0    |    0    |    31   |
|          |          tmp_2_fu_252          |    0    |    0    |    0    |    22   |
|          |          tmp_10_fu_269         |    0    |    0    |    0    |    11   |
|          |          tmp_3_fu_275          |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |          tmp_i_fu_203          |    0    |    0    |    0    |    11   |
|          |         tmp_56_i_fu_237        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |          tmp_1_fu_227          |    1    |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     imWidth_read_read_fu_62    |    0    |    0    |    0    |    0    |
|   read   |    imHeight_read_read_fu_68    |    0    |    0    |    0    |    0    |
|          |    tplWidth_read_read_fu_74    |    0    |    0    |    0    |    0    |
|          |    tplHeight_read_read_fu_80   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|extractvalue|   template_match_posit_fu_181  |    0    |    0    |    0    |    0    |
|          |  template_match_posit_1_fu_185 |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_189           |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_214          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_5_fu_218          |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_248          |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_262          |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_266          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        row_i_cast_fu_199       |    0    |    0    |    0    |    0    |
|   zext   |        col_i_cast_fu_233       |    0    |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_257       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   sext   |        tmp_3_cast_fu_280       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    34   |  27.075 |   8889  |  11689  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         col_i_reg_133        |   31   |
|          col_reg_349         |   31   |
|     imHeight_read_reg_291    |   32   |
|     imOUTPUT_addr_reg_369    |   21   |
|     imWidth_read_reg_284     |   32   |
|       next_mul_reg_328       |   42   |
|        phi_mul_reg_122       |   42   |
|         row_i_reg_111        |   31   |
|          row_reg_336         |   31   |
|template_match_posit_1_reg_318|   32   |
| template_match_posit_reg_313 |   32   |
|         tmp_1_reg_341        |   22   |
|         tmp_3_reg_359        |   22   |
|          tmp_reg_323         |   22   |
|    tplHeight_read_reg_306    |   32   |
|     tplINPUT_addr_reg_354    |   21   |
|     tplINPUT_load_reg_364    |   32   |
|     tplWidth_read_reg_298    |   32   |
+------------------------------+--------+
|             Total            |   540  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_93        |  p0  |   2  |  21  |   42   ||    21   |
|        grp_access_fu_105       |  p0  |   2  |  21  |   42   ||    21   |
|        grp_access_fu_105       |  p1  |   2  |  32  |   64   ||    32   |
| grp_imGreyNormalization_fu_144 |  p1  |   2  |  32  |   64   ||    32   |
| grp_imGreyNormalization_fu_144 |  p2  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_153     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_153     |  p2  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_153     |  p3  |   4  |  32  |   128  ||    32   |
|     grp_imGrayScale_fu_153     |  p4  |   4  |  32  |   128  ||    32   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   660  ||  14.139 ||   266   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |   27   |  8889  |  11689 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   266  |
|  Register |    -   |    -   |   540  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   41   |  9429  |  11955 |
+-----------+--------+--------+--------+--------+
