// Seed: 261837331
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3 = id_3;
  assign id_3 = id_3 - 1;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  inout wire _id_1;
  wire id_5;
  ;
  wire [id_1 : 1] id_6;
endmodule
module module_2;
  wire [-1 'b0 : -1] id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
