# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PSI.srcs/sources_1/new/ALU.vhd" \
"../../../../PSI.srcs/sources_1/new/REG.vhd" \
"../../../../PSI.srcs/sources_1/new/DM.vhd" \
"../../../../PSI.srcs/sources_1/new/IM.vhd" \
"../../../../PSI.srcs/sim_1/new/ALU_Test.vhd" \
"../../../../PSI.srcs/sources_1/new/DATA_PATH.vhd" \
"../../../../PSI.srcs/sim_1/new/testFig5.vhd" \
"../../../../PSI.srcs/sim_1/new/testDP.vhd" \

# Do not sort compile order
nosort
