IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2023-11-10 06:56
Instance: wr_fram_buf (E:\Verilog\pango_prj\HDMI_DDR3_OV5640_test\source\rtl\wr_fram_buf\wr_fram_buf.idf)
IP: Pango DRM Based Simple Dual Port RAM (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_wr_fram_buf.v' ...
Copy 'ipml_sdpram_wrapper_v1_6.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_6.v.xml' to 'wr_fram_buf.v' ...
Found top module 'wr_fram_buf' in file 'wr_fram_buf.v'.
Copy 'ipml_sdpram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_3_tb.v.xml' to 'wr_fram_buf_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'wr_fram_buf_tmpl.v' ...
Create template file 'wr_fram_buf_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
