// Seed: 1972499712
module module_0;
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  always @(1);
  module_0 modCall_1 ();
  wire id_6;
  function reg id_8;
    input id_9;
    id_9 <= id_1;
  endfunction
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_4 = id_2;
  assign id_4 = id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
