Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Dec 22 15:03:50 2021
| Host         : DESKTOP-5DABIT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 185 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 185 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.562        0.000                      0               125069       -0.169       -0.169                      1               125069        3.000        0.000                       0                 49021  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)             Period(ns)      Frequency(MHz)
-----            ------------             ----------      --------------
CLK100MHZ        {0.000 5.000}            10.000          100.000         
  clk_out2_mmcm  {0.000 62.500}           125.000         8.000           
  clkfbout_mmcm  {0.000 5.000}            10.000          100.000         
sys_clk_pin      {0.000 15258.789}        30517.578       0.033           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out2_mmcm       72.135        0.000                      0                93502        0.065        0.000                      0                93502       61.250        0.000                       0                 48026  
  clkfbout_mmcm                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin        30507.029        0.000                      0                 1957        0.122        0.000                      0                 1957    15258.286        0.000                       0                   991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out2_mmcm       44.942        0.000                      0                   37        2.472        0.000                      0                   37  
clk_out2_mmcm  sys_clk_pin          8.562        0.000                      0                   50       -0.169       -0.169                      1                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm          115.251        0.000                      0                29128        0.632        0.000                      0                29128  
**async_default**  sys_clk_pin        clk_out2_mmcm           39.418        0.000                      0                   20        4.464        0.000                      0                   20  
**async_default**  sys_clk_pin        sys_clk_pin          30512.025        0.000                      0                  425        0.373        0.000                      0                  425  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       72.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.135ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.526ns  (logic 3.425ns (6.521%)  route 49.101ns (93.479%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.494    51.368    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X3Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.714   123.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X3Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[12][4]/C
                         clock pessimism              0.475   123.911    
                         clock uncertainty           -0.125   123.786    
    SLICE_X3Y167         FDRE (Setup_fdre_C_D)       -0.283   123.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[12][4]
  -------------------------------------------------------------------
                         required time                        123.503    
                         arrival time                         -51.368    
  -------------------------------------------------------------------
                         slack                                 72.135    

Slack (MET) :             72.162ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.513ns  (logic 3.425ns (6.522%)  route 49.088ns (93.478%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.481    51.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X0Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.714   123.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X0Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][4]/C
                         clock pessimism              0.475   123.911    
                         clock uncertainty           -0.125   123.786    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.269   123.517    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][4]
  -------------------------------------------------------------------
                         required time                        123.517    
                         arrival time                         -51.354    
  -------------------------------------------------------------------
                         slack                                 72.162    

Slack (MET) :             72.313ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.361ns  (logic 3.425ns (6.541%)  route 48.936ns (93.459%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 123.435 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.329    51.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X4Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.713   123.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X4Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[2][4]/C
                         clock pessimism              0.475   123.910    
                         clock uncertainty           -0.125   123.785    
    SLICE_X4Y167         FDRE (Setup_fdre_C_D)       -0.269   123.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[2][4]
  -------------------------------------------------------------------
                         required time                        123.516    
                         arrival time                         -51.202    
  -------------------------------------------------------------------
                         slack                                 72.313    

Slack (MET) :             72.335ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.341ns  (logic 3.425ns (6.544%)  route 48.916ns (93.456%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.309    51.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X1Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.714   123.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X1Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[6][4]/C
                         clock pessimism              0.475   123.911    
                         clock uncertainty           -0.125   123.786    
    SLICE_X1Y167         FDRE (Setup_fdre_C_D)       -0.269   123.517    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[6][4]
  -------------------------------------------------------------------
                         required time                        123.517    
                         arrival time                         -51.182    
  -------------------------------------------------------------------
                         slack                                 72.335    

Slack (MET) :             72.356ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[19][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.359ns  (logic 3.425ns (6.541%)  route 48.934ns (93.459%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 123.437 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.327    51.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X2Y166         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.715   123.437    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X2Y166         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[19][4]/C
                         clock pessimism              0.475   123.912    
                         clock uncertainty           -0.125   123.787    
    SLICE_X2Y166         FDRE (Setup_fdre_C_D)       -0.230   123.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[19][4]
  -------------------------------------------------------------------
                         required time                        123.557    
                         arrival time                         -51.201    
  -------------------------------------------------------------------
                         slack                                 72.356    

Slack (MET) :             72.361ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[10][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.337ns  (logic 3.425ns (6.544%)  route 48.912ns (93.456%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.152    44.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_2__6/O
                         net (fo=9, routed)           5.123    49.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[4]
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.360    49.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][4]_i_1__31/O
                         net (fo=32, routed)          1.305    51.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[4]
    SLICE_X2Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.714   123.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X2Y167         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[10][4]/C
                         clock pessimism              0.475   123.911    
                         clock uncertainty           -0.125   123.786    
    SLICE_X2Y167         FDRE (Setup_fdre_C_D)       -0.247   123.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[10][4]
  -------------------------------------------------------------------
                         required time                        123.539    
                         arrival time                         -51.178    
  -------------------------------------------------------------------
                         slack                                 72.361    

Slack (MET) :             72.392ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.232ns  (logic 3.383ns (6.477%)  route 48.849ns (93.523%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 123.350 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.226    44.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X87Y119        LUT5 (Prop_lut5_I0_O)        0.118    44.340 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][2]_i_2__6/O
                         net (fo=9, routed)           4.860    49.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[2]
    SLICE_X10Y160        LUT5 (Prop_lut5_I4_O)        0.352    49.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][2]_i_1__31/O
                         net (fo=32, routed)          1.521    51.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[2]
    SLICE_X8Y177         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.628   123.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X8Y177         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][2]/C
                         clock pessimism              0.475   123.825    
                         clock uncertainty           -0.125   123.700    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)       -0.235   123.465    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[21][2]
  -------------------------------------------------------------------
                         required time                        123.465    
                         arrival time                         -51.073    
  -------------------------------------------------------------------
                         slack                                 72.392    

Slack (MET) :             72.402ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.265ns  (logic 3.187ns (6.098%)  route 49.078ns (93.902%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 123.430 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.124    44.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][0]_i_2__6/O
                         net (fo=9, routed)           5.079    49.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[0]
    SLICE_X10Y162        LUT5 (Prop_lut5_I4_O)        0.150    49.592 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][0]_i_1__31/O
                         net (fo=32, routed)          1.515    51.107    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[0]
    SLICE_X1Y172         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.708   123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X1Y172         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[22][0]/C
                         clock pessimism              0.475   123.905    
                         clock uncertainty           -0.125   123.780    
    SLICE_X1Y172         FDRE (Setup_fdre_C_D)       -0.271   123.509    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[22][0]
  -------------------------------------------------------------------
                         required time                        123.509    
                         arrival time                         -51.107    
  -------------------------------------------------------------------
                         slack                                 72.402    

Slack (MET) :             72.423ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.242ns  (logic 3.383ns (6.476%)  route 48.859ns (93.524%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 123.428 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.226    44.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X87Y119        LUT5 (Prop_lut5_I0_O)        0.118    44.340 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][2]_i_2__6/O
                         net (fo=9, routed)           4.860    49.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[2]
    SLICE_X10Y160        LUT5 (Prop_lut5_I4_O)        0.352    49.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][2]_i_1__31/O
                         net (fo=32, routed)          1.532    51.084    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[2]
    SLICE_X7Y176         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.706   123.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X7Y176         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[4][2]/C
                         clock pessimism              0.475   123.903    
                         clock uncertainty           -0.125   123.778    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)       -0.271   123.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[4][2]
  -------------------------------------------------------------------
                         required time                        123.507    
                         arrival time                         -51.084    
  -------------------------------------------------------------------
                         slack                                 72.423    

Slack (MET) :             72.424ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        52.241ns  (logic 3.187ns (6.101%)  route 49.054ns (93.899%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 123.427 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.644    -1.159    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/clk_out2
    SLICE_X78Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M_reg[0]/Q
                         net (fo=17, routed)          1.131     0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/M[0]
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry_i_7_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.799 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/cal_cycle__0_carry/O[0]
                         net (fo=266, routed)        12.518    13.317    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/O[0]
    SLICE_X121Y15        LUT4 (Prop_lut4_I1_O)        0.299    13.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6/O
                         net (fo=129, routed)         5.574    19.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_19__6_n_0
    SLICE_X150Y69        LUT6 (Prop_lut6_I2_O)        0.124    19.314 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15/O
                         net (fo=128, routed)         5.709    25.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/last_buf[7][7]_i_15_n_0
    SLICE_X154Y5         LUT3 (Prop_lut3_I1_O)        0.124    25.147 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42/O
                         net (fo=1, routed)           0.000    25.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R[15]_i_11__42_n_0
    SLICE_X154Y5         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12/CO[3]
                         net (fo=1, routed)           0.000    25.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_5__12_n_0
    SLICE_X154Y6         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.756 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/data_B_R_reg[15]_i_4__40/CO[2]
                         net (fo=54, routed)          0.887    26.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/MultiCount_reg[10]_2[0]
    SLICE_X152Y5         LUT6 (Prop_lut6_I1_O)        0.310    26.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C9/INextPE_OMap_R[15]_i_2__59/O
                         net (fo=39, routed)          1.880    28.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/R8C12_INextPE_OMapVld
    SLICE_X160Y29        LUT6 (Prop_lut6_I3_O)        0.124    28.957 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C4/INextPE_OMap_R[15]_i_2__62/O
                         net (fo=39, routed)          2.515    31.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/R8C7_INextPE_OMapVld
    SLICE_X163Y77        LUT6 (Prop_lut6_I3_O)        0.124    31.596 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/INextPE_OMap_R[15]_i_2__65/O
                         net (fo=14, routed)          4.558    36.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/R8C2_INextPE_OMapVld
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/i___0_i_3__0/O
                         net (fo=12, routed)          3.199    39.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/PE_OMapVld8_sf
    SLICE_X156Y101       LUT6 (Prop_lut6_I1_O)        0.124    39.601 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4/O
                         net (fo=1, routed)           3.271    42.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_6__4_n_0
    SLICE_X92Y107        LUT3 (Prop_lut3_I0_O)        0.124    42.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6/O
                         net (fo=5, routed)           1.242    44.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][4]_i_3__6_n_0
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.124    44.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R8C1/RCA_8bit/regfile[31][0]_i_2__6/O
                         net (fo=9, routed)           5.079    49.442    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/Relu_Dout8[0]
    SLICE_X10Y162        LUT5 (Prop_lut5_I4_O)        0.150    49.592 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/regfile[31][0]_i_1__31/O
                         net (fo=32, routed)          1.490    51.082    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/ft_N_cnt_reg[3]_rep__7[0]
    SLICE_X1Y174         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.705   123.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/clk_out2
    SLICE_X1Y174         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[14][0]/C
                         clock pessimism              0.475   123.902    
                         clock uncertainty           -0.125   123.777    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)       -0.271   123.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_output_regfile72/u_output_regfile4_8/regfile_reg[14][0]
  -------------------------------------------------------------------
                         required time                        123.506    
                         arrival time                         -51.082    
  -------------------------------------------------------------------
                         slack                                 72.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C6/INextPE_OMap_R_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/INextPE_OMap_R_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.990%)  route 0.172ns (48.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.687    -0.585    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C6/clk_out2
    SLICE_X151Y97        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C6/INextPE_OMap_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y97        FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C6/INextPE_OMap_R_reg[7]/Q
                         net (fo=1, routed)           0.172    -0.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/INextPE_OMap_R_reg[15]_146[3]
    SLICE_X151Y101       LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_Mem_Ctrl/INextPE_OMap_R[7]_i_1__38/O
                         net (fo=1, routed)           0.000    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/INextPE_OMap_R_reg[15]_2[3]
    SLICE_X151Y101       FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/INextPE_OMap_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.893    -0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/clk_out2
    SLICE_X151Y101       FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/INextPE_OMap_R_reg[7]/C
                         clock pessimism              0.509    -0.385    
    SLICE_X151Y101       FDCE (Hold_fdce_C_D)         0.092    -0.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C5/INextPE_OMap_R_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.802%)  route 0.195ns (51.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.755    -0.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X41Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.377 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_r[2]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/qout_r[0]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_1
    SLICE_X40Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.959    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X40Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.506    -0.322    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.120    -0.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_rx_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.227ns (45.439%)  route 0.273ns (54.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.653    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/clk_out2
    SLICE_X50Y51         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_rx_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.491 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_rx_sync_reg[2]/Q
                         net (fo=8, routed)           0.273    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/p_0_in
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.099    -0.120 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_i_1_n_0
    SLICE_X49Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.003    -0.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/clk_out2
    SLICE_X49Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_reg/C
                         clock pessimism              0.506    -0.278    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.092    -0.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.795    -0.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=21, routed)          0.274    -0.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/ADDRD1
    SLICE_X6Y44          RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.074    -0.713    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X6Y44          RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
                         clock pessimism              0.273    -0.440    
    SLICE_X6Y44          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y43      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y43      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X6Y44      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30507.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    15258.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30507.029ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 1.290ns (12.941%)  route 8.678ns (87.059%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 30523.145 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          0.803    10.955    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.079 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2/O
                         net (fo=16, routed)          1.398    12.477    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.152    12.629 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_10[31]_i_1/O
                         net (fo=32, routed)          3.314    15.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2584
    SLICE_X19Y20         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.983 30523.145    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y20         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[10]/C
                         clock pessimism              0.280 30523.426    
                         clock uncertainty           -0.035 30523.391    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.413 30522.979    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[10]
  -------------------------------------------------------------------
                         required time                      30522.973    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                              30507.029    

Slack (MET) :             30507.029ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 1.290ns (12.941%)  route 8.678ns (87.059%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 30523.145 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          0.803    10.955    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.079 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2/O
                         net (fo=16, routed)          1.398    12.477    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.152    12.629 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_10[31]_i_1/O
                         net (fo=32, routed)          3.314    15.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2584
    SLICE_X19Y20         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.983 30523.145    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y20         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[17]/C
                         clock pessimism              0.280 30523.426    
                         clock uncertainty           -0.035 30523.391    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.413 30522.979    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_10_reg[17]
  -------------------------------------------------------------------
                         required time                      30522.973    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                              30507.029    

Slack (MET) :             30507.420ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.184ns  (logic 1.269ns (12.461%)  route 8.915ns (87.539%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 30523.223 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.126     5.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.478     6.371 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=237, routed)         4.688    11.059    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r_reg[30][1]
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.295    11.354 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_18__0/O
                         net (fo=1, routed)           1.248    12.602    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_18__0_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.726 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_14__1/O
                         net (fo=1, routed)           0.952    13.678    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_14__1_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.802 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_7__5/O
                         net (fo=1, routed)           1.371    15.173    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_7__5_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    15.297 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_3__14/O
                         net (fo=1, routed)           0.656    15.953    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_3__14_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.124    16.077 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[2]_i_1__44/O
                         net (fo=1, routed)           0.000    16.077    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[2]
    SLICE_X5Y30          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.062 30523.225    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.280 30523.506    
                         clock uncertainty           -0.035 30523.471    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.029 30523.500    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                      30523.498    
                         arrival time                         -16.077    
  -------------------------------------------------------------------
                         slack                              30507.420    

Slack (MET) :             30507.424ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.262ns (12.760%)  route 8.628ns (87.240%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 30523.234 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.577 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[41]_i_1/O
                         net (fo=16, routed)          1.288    15.865    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_1
    SLICE_X1Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.073 30523.234    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[40]/C
                         clock pessimism              0.294 30523.529    
                         clock uncertainty           -0.035 30523.494    
    SLICE_X1Y40          FDCE (Setup_fdce_C_CE)      -0.205 30523.289    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[40]
  -------------------------------------------------------------------
                         required time                      30523.289    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                              30507.424    

Slack (MET) :             30507.424ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.262ns (12.760%)  route 8.628ns (87.240%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 30523.234 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.577 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[41]_i_1/O
                         net (fo=16, routed)          1.288    15.865    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_1
    SLICE_X1Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.073 30523.234    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[41]/C
                         clock pessimism              0.294 30523.529    
                         clock uncertainty           -0.035 30523.494    
    SLICE_X1Y40          FDCE (Setup_fdce_C_CE)      -0.205 30523.289    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[41]
  -------------------------------------------------------------------
                         required time                      30523.289    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                              30507.424    

Slack (MET) :             30507.502ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 1.284ns (13.378%)  route 8.313ns (86.622%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 30523.225 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.146    14.599 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[25]_i_1/O
                         net (fo=26, routed)          0.974    15.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_2
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.064 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[16]/C
                         clock pessimism              0.294 30523.521    
                         clock uncertainty           -0.035 30523.486    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.409 30523.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[16]
  -------------------------------------------------------------------
                         required time                      30523.074    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                              30507.502    

Slack (MET) :             30507.502ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 1.284ns (13.378%)  route 8.313ns (86.622%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 30523.225 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.146    14.599 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[25]_i_1/O
                         net (fo=26, routed)          0.974    15.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_2
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.064 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[22]/C
                         clock pessimism              0.294 30523.521    
                         clock uncertainty           -0.035 30523.486    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.409 30523.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[22]
  -------------------------------------------------------------------
                         required time                      30523.074    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                              30507.502    

Slack (MET) :             30507.502ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 1.284ns (13.378%)  route 8.313ns (86.622%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 30523.225 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.146    14.599 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[25]_i_1/O
                         net (fo=26, routed)          0.974    15.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_2
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.064 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[4]/C
                         clock pessimism              0.294 30523.521    
                         clock uncertainty           -0.035 30523.486    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.409 30523.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[4]
  -------------------------------------------------------------------
                         required time                      30523.074    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                              30507.502    

Slack (MET) :             30507.502ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 1.284ns (13.378%)  route 8.313ns (86.622%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 30523.225 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          2.502    12.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.778 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_145[5]_i_4/O
                         net (fo=34, routed)          1.674    14.453    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/ram_index_reg[4]_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.146    14.599 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/T_148[25]_i_1/O
                         net (fo=26, routed)          0.974    15.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1_n_2
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.064 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[5]/C
                         clock pessimism              0.294 30523.521    
                         clock uncertainty           -0.035 30523.486    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.409 30523.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[5]
  -------------------------------------------------------------------
                         required time                      30523.074    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                              30507.502    

Slack (MET) :             30507.547ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_5_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.262ns (13.056%)  route 8.404ns (86.944%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 30523.148 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.208     5.975    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     6.493 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/Q
                         net (fo=9, routed)           0.987     7.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.604 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5/O
                         net (fo=1, routed)           0.402     8.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/ram_index[9]_i_3/O
                         net (fo=8, routed)           0.817     8.946    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[43]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     9.070 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[3]_i_2__19/O
                         net (fo=7, routed)           0.958    10.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/scale[3]_i_4/O
                         net (fo=11, routed)          0.803    10.955    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.079 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2/O
                         net (fo=16, routed)          1.295    12.374    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_15[31]_i_2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    12.498 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_5[31]_i_1/O
                         net (fo=32, routed)          3.143    15.641    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2664
    SLICE_X15Y32         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_5_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.987 30523.148    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_5_reg[20]/C
                         clock pessimism              0.280 30523.430    
                         clock uncertainty           -0.035 30523.395    
    SLICE_X15Y32         FDRE (Setup_fdre_C_CE)      -0.205 30523.189    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_5_reg[20]
  -------------------------------------------------------------------
                         required time                      30523.188    
                         arrival time                         -15.641    
  -------------------------------------------------------------------
                         slack                              30507.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.795     1.800    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.941 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X3Y43          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.076     2.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism             -0.532     1.800    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.075     1.875    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.764     1.769    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.910 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/Q
                         net (fo=2, routed)           0.125     2.036    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[39]
    SLICE_X9Y37          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.041     2.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]/C
                         clock pessimism             -0.492     1.805    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.076     1.881    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.695%)  route 0.137ns (49.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.765     1.770    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.911 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           0.137     2.049    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[2]
    SLICE_X10Y40         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.044     2.300    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[2]/C
                         clock pessimism             -0.492     1.808    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.083     1.891    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.788     1.793    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.934 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           0.116     2.051    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[12]
    SLICE_X6Y33          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.067     2.323    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]/C
                         clock pessimism             -0.517     1.806    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.059     1.865    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.791     1.796    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.937 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[26]/Q
                         net (fo=21, routed)          0.137     2.074    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/Queue_1_io_deq_bits_data[25]
    SLICE_X5Y38          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.072     2.328    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y38          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[26]/C
                         clock pessimism             -0.516     1.812    
    SLICE_X5Y38          FDPE (Hold_fdpe_C_D)         0.066     1.878    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.041%)  route 0.139ns (45.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.791     1.796    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.960 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[1]/Q
                         net (fo=42, routed)          0.139     2.100    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/Queue_1_io_deq_bits_data[0]
    SLICE_X5Y33          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.067     2.323    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y33          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[1]/C
                         clock pessimism             -0.492     1.831    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.070     1.901    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.764     1.769    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.910 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/Q
                         net (fo=1, routed)           0.169     2.080    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[25]
    SLICE_X9Y37          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.041     2.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/C
                         clock pessimism             -0.492     1.805    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.075     1.880    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.509%)  route 0.169ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.764     1.769    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.910 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           0.169     2.079    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[14]
    SLICE_X11Y40         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.044     2.300    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/C
                         clock pessimism             -0.492     1.808    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.070     1.878    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.762     1.767    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.908 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           0.201     2.109    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[3]
    SLICE_X7Y35          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.069     2.325    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[3]/C
                         clock pessimism             -0.492     1.833    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.066     1.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.794     1.799    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.947 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.087     2.034    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I2_O)        0.098     2.132 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.132    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r[0]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.075     2.331    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.532     1.799    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.121     1.920    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15258.789 }
Period(ns):         30517.578
Sources:            { CLK32768KHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         30517.578   30515.424  BUFGCTRL_X0Y2  CLK32768KHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30517.578   30516.578  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.578   30516.578  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X2Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X9Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X9Y42    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X7Y33    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X9Y35    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.578   30516.578  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X8Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X8Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.787   15258.286  SLICE_X8Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X5Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X2Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X2Y40    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X9Y39    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X9Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X9Y36    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X9Y42    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       44.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.942ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.724%)  route 1.744ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        -7.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 122123.711 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.971ns = ( 122076.281 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.204 122076.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456 122076.734 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/Q
                         net (fo=6, routed)           1.744 122078.477    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtc_irq
    SLICE_X12Y14         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.990 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X12Y14         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X12Y14         FDCE (Setup_fdce_C_D)       -0.045 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      122123.430    
                         arrival time                       -122078.492    
  -------------------------------------------------------------------
                         slack                                 44.942    

Slack (MET) :             45.380ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.755ns  (logic 0.456ns (25.984%)  route 1.299ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        -7.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.968ns = ( 122076.281 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.201 122076.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456 122076.734 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           1.299 122078.031    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[14]
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.995 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)       -0.061 122123.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                      122123.414    
                         arrival time                       -122078.039    
  -------------------------------------------------------------------
                         slack                                 45.380    

Slack (MET) :             45.475ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.914%)  route 1.238ns (73.086%))
  Logic Levels:           0  
  Clock Path Skew:        -7.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 122076.273 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.196 122076.273    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456 122076.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           1.238 122077.969    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[2]
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)       -0.030 122123.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                      122123.445    
                         arrival time                       -122077.969    
  -------------------------------------------------------------------
                         slack                                 45.475    

Slack (MET) :             45.493ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.467ns  (logic 0.419ns (28.566%)  route 1.048ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        -7.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 122076.281 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.203 122076.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.419 122076.703 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/Q
                         net (fo=1, routed)           1.048 122077.750    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[31]
    SLICE_X9Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X9Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)       -0.233 122123.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                      122123.234    
                         arrival time                       -122077.750    
  -------------------------------------------------------------------
                         slack                                 45.493    

Slack (MET) :             45.538ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.582ns  (logic 0.456ns (28.826%)  route 1.126ns (71.174%))
  Logic Levels:           0  
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.962ns = ( 122076.273 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.195 122076.273    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.456 122076.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/Q
                         net (fo=1, routed)           1.126 122077.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[13]
    SLICE_X9Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X9Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)       -0.081 122123.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                      122123.398    
                         arrival time                       -122077.852    
  -------------------------------------------------------------------
                         slack                                 45.538    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.577ns  (logic 0.456ns (28.910%)  route 1.121ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        -7.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.962ns = ( 122076.273 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.195 122076.273    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.456 122076.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)           1.121 122077.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[10]
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.995 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)       -0.067 122123.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                      122123.414    
                         arrival time                       -122077.852    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.575ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.558ns  (logic 0.456ns (29.266%)  route 1.102ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.962ns = ( 122076.273 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.195 122076.273    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.456 122076.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           1.102 122077.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[11]
    SLICE_X9Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X9Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)       -0.067 122123.406    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                      122123.414    
                         arrival time                       -122077.836    
  -------------------------------------------------------------------
                         slack                                 45.575    

Slack (MET) :             45.614ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.300%)  route 1.100ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        -7.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.968ns = ( 122076.281 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.201 122076.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456 122076.734 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)           1.100 122077.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[16]
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)       -0.024 122123.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                      122123.453    
                         arrival time                       -122077.836    
  -------------------------------------------------------------------
                         slack                                 45.614    

Slack (MET) :             45.629ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.541ns  (logic 0.456ns (29.582%)  route 1.085ns (70.418%))
  Logic Levels:           0  
  Clock Path Skew:        -7.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 122076.281 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.199 122076.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456 122076.734 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/Q
                         net (fo=1, routed)           1.085 122077.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[1]
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)       -0.026 122123.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                      122123.453    
                         arrival time                       -122077.820    
  -------------------------------------------------------------------
                         slack                                 45.629    

Slack (MET) :             45.662ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        1.565ns  (logic 0.518ns (33.103%)  route 1.047ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        -7.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 122123.719 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.891ns = ( 122076.203 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.124 122076.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.518 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           1.047 122077.766    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[27]
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994 122123.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.000 122123.719    
                         clock uncertainty           -0.239 122123.477    
    SLICE_X8Y45          FDCE (Setup_fdce_C_D)       -0.045 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                      122123.430    
                         arrival time                       -122077.766    
  -------------------------------------------------------------------
                         slack                                 45.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.794     1.799    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.940 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.129     2.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/i_vld_a
    SLICE_X0Y42          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.075    -0.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X0Y42          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.712    
                         clock uncertainty            0.239    -0.473    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.070    -0.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.499ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        -2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.935 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           0.160     2.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[30]
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.069    -0.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.239    -0.479    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.075    -0.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        -2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.935 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           0.150     2.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[18]
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.069    -0.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.239    -0.479    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.047    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.955%)  route 0.193ns (54.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.762     1.767    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.931 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.193     2.124    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[24]
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.045    -0.742    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X8Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.239    -0.503    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.076    -0.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.720%)  route 0.195ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.784     1.789    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164     1.953 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           0.195     2.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[3]
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.069    -0.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.239    -0.479    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.071    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.560ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.432%)  route 0.197ns (54.568%))
  Logic Levels:           0  
  Clock Path Skew:        -2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.763     1.768    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164     1.932 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.197     2.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[15]
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.045    -0.742    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X11Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.239    -0.503    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.072    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.561ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.467%)  route 0.197ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        -2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.762     1.767    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.164     1.931 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)           0.197     2.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[26]
    SLICE_X9Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.045    -0.742    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X9Y43          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.239    -0.503    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.070    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.640%)  route 0.212ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.759     1.764    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y14         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDCE (Prop_fdce_C_Q)         0.164     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.212     2.140    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtcToggle
    SLICE_X20Y14         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.038    -0.749    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X20Y14         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.749    
                         clock uncertainty            0.239    -0.510    
    SLICE_X20Y14         FDCE (Hold_fdce_C_D)         0.087    -0.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.043%)  route 0.196ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.794     1.799    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.947 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.196     2.143    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/aon_icb_cmd_ready
    SLICE_X3Y42          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.075    -0.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X3Y42          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.712    
                         clock uncertainty            0.239    -0.473    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.022    -0.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.988%)  route 0.227ns (58.012%))
  Logic Levels:           0  
  Clock Path Skew:        -2.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.791     1.796    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.960 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/Q
                         net (fo=1, routed)           0.227     2.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[21]
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.069    -0.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X7Y36          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.239    -0.479    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.047    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  2.619    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.562ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.169ns,  Total Violation       -0.169ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        15.056ns  (logic 0.642ns (4.264%)  route 14.414ns (95.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 30523.150 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 30499.324 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.127 30499.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X8Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.518 30499.842 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)          14.414 30514.256    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[3]
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.124 30514.379 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[3]_i_1__43/O
                         net (fo=1, routed)           0.000 30514.379    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[3]
    SLICE_X9Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.989 30523.150    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.000 30523.150    
                         clock uncertainty           -0.239 30522.912    
    SLICE_X9Y35          FDCE (Setup_fdce_C_D)        0.031 30522.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                      30522.941    
                         arrival time                       -30514.381    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        14.740ns  (logic 0.773ns (5.244%)  route 13.967ns (94.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 30523.227 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 30499.328 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.130 30499.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X12Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.478 30499.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)          13.967 30513.773    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[12]
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.295 30514.068 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[12]_i_1__27/O
                         net (fo=1, routed)           0.000 30514.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[12]
    SLICE_X7Y33          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.066 30523.229    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.000 30523.229    
                         clock uncertainty           -0.239 30522.990    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.029 30523.020    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                      30523.018    
                         arrival time                       -30514.068    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        14.719ns  (logic 0.580ns (3.941%)  route 14.139ns (96.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 30499.326 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.129 30499.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X13Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456 30499.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)          14.139 30513.920    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[33]
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.124 30514.043 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[33]_i_1__4/O
                         net (fo=1, routed)           0.000 30514.043    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[33]
    SLICE_X8Y39          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.992 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C
                         clock pessimism              0.000 30523.154    
                         clock uncertainty           -0.239 30522.916    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.081 30522.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]
  -------------------------------------------------------------------
                         required time                      30522.994    
                         arrival time                       -30514.043    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        14.737ns  (logic 0.642ns (4.356%)  route 14.095ns (95.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 30523.227 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 30499.326 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.129 30499.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X12Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518 30499.844 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/Q
                         net (fo=1, routed)          14.095 30513.939    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[4]
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124 30514.062 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[4]_i_1__38/O
                         net (fo=1, routed)           0.000 30514.062    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[4]
    SLICE_X7Y33          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.066 30523.229    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.000 30523.229    
                         clock uncertainty           -0.239 30522.990    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.032 30523.021    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                      30523.021    
                         arrival time                       -30514.064    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        14.582ns  (logic 0.773ns (5.301%)  route 13.809ns (94.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 30523.150 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 30499.328 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.130 30499.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.478 30499.807 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)          13.809 30513.615    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[10]
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.295 30513.910 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[10]_i_1__27/O
                         net (fo=1, routed)           0.000 30513.910    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[10]
    SLICE_X9Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.989 30523.150    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.000 30523.150    
                         clock uncertainty           -0.239 30522.912    
    SLICE_X9Y36          FDCE (Setup_fdce_C_D)        0.029 30522.941    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                      30522.941    
                         arrival time                       -30513.910    
  -------------------------------------------------------------------
                         slack                                  9.031    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        14.520ns  (logic 0.642ns (4.421%)  route 13.878ns (95.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.576ns = ( 30523.154 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 30499.328 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.130 30499.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518 30499.846 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)          13.878 30513.725    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[26]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124 30513.848 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[26]_i_1__23/O
                         net (fo=1, routed)           0.000 30513.848    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[26]
    SLICE_X8Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.993 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.000 30523.154    
                         clock uncertainty           -0.239 30522.916    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.077 30522.992    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                      30522.992    
                         arrival time                       -30513.848    
  -------------------------------------------------------------------
                         slack                                  9.145    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        13.804ns  (logic 0.580ns (4.202%)  route 13.224ns (95.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 30523.227 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 30499.326 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.128 30499.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X15Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456 30499.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)          13.224 30513.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[17]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.124 30513.129 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[17]_i_1__23/O
                         net (fo=1, routed)           0.000 30513.129    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[17]
    SLICE_X7Y32          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.065 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.000 30523.227    
                         clock uncertainty           -0.239 30522.988    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)        0.029 30523.018    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                      30523.018    
                         arrival time                       -30513.129    
  -------------------------------------------------------------------
                         slack                                  9.887    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        13.675ns  (logic 0.773ns (5.653%)  route 12.902ns (94.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 30523.227 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 30499.324 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.127 30499.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X8Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.478 30499.803 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)          12.902 30512.705    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[7]
    SLICE_X7Y32          LUT2 (Prop_lut2_I1_O)        0.295 30513.000 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[7]_i_1__34/O
                         net (fo=1, routed)           0.000 30513.000    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[7]
    SLICE_X7Y32          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.065 30523.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.000 30523.227    
                         clock uncertainty           -0.239 30522.988    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)        0.031 30523.020    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                      30523.018    
                         arrival time                       -30512.998    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.213ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        13.454ns  (logic 0.718ns (5.337%)  route 12.736ns (94.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.576ns = ( 30523.154 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 30499.328 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.130 30499.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X11Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.419 30499.748 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[36]/Q
                         net (fo=1, routed)          12.736 30512.484    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[36]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.299 30512.783 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[36]_i_1__2/O
                         net (fo=1, routed)           0.000 30512.783    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[36]
    SLICE_X8Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.993 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/C
                         clock pessimism              0.000 30523.154    
                         clock uncertainty           -0.239 30522.916    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.079 30522.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]
  -------------------------------------------------------------------
                         required time                      30522.994    
                         arrival time                       -30512.781    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.333ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.579ns  (sys_clk_pin rise@30517.578ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        13.285ns  (logic 0.642ns (4.833%)  route 12.643ns (95.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 30523.150 - 30517.578 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 30499.324 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509 30501.510 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 30502.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485 30495.258 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843 30497.102    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 30497.197 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       2.127 30499.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X8Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.518 30499.842 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)          12.643 30512.484    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[32]
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.124 30512.607 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[32]_i_1__8/O
                         net (fo=1, routed)           0.000 30512.607    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[32]
    SLICE_X9Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.989 30523.150    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C
                         clock pessimism              0.000 30523.150    
                         clock uncertainty           -0.239 30522.912    
    SLICE_X9Y36          FDCE (Setup_fdce_C_D)        0.031 30522.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                      30522.941    
                         arrival time                       -30512.609    
  -------------------------------------------------------------------
                         slack                                 10.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 0.626ns (8.240%)  route 6.971ns (91.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.385    -0.899 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/Q
                         net (fo=1, routed)           6.971     6.072    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[6]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.241     6.313 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[6]_i_1__30/O
                         net (fo=1, routed)           0.000     6.313    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[6]
    SLICE_X5Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.239     6.213    
    SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.269     6.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.482    
                         arrival time                           6.313    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.879ns  (logic 0.467ns (5.927%)  route 7.412ns (94.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.992    -1.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X15Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.367    -0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/Q
                         net (fo=1, routed)           7.412     6.492    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[46]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.100     6.592 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[46]_i_1__1/O
                         net (fo=1, routed)           0.000     6.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[46]
    SLICE_X11Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.128     5.895    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.239     6.134    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.271     6.405    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]
  -------------------------------------------------------------------
                         required time                         -6.405    
                         arrival time                           6.592    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.518ns (6.373%)  route 7.610ns (93.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.993    -1.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X12Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.418    -0.867 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[44]/Q
                         net (fo=1, routed)           7.610     6.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[44]
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.100     6.842 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[44]_i_1__1/O
                         net (fo=1, routed)           0.000     6.842    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[44]
    SLICE_X9Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.124     5.891    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[44]/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.239     6.130    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.271     6.401    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[44]
  -------------------------------------------------------------------
                         required time                         -6.401    
                         arrival time                           6.842    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 0.467ns (5.731%)  route 7.682ns (94.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X11Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.367    -0.917 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/Q
                         net (fo=1, routed)           7.682     6.765    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[8]
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.100     6.865 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[8]_i_1__28/O
                         net (fo=1, routed)           0.000     6.865    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[8]
    SLICE_X9Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.128     5.895    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.239     6.134    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.271     6.405    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.405    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.518ns (6.303%)  route 7.701ns (93.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X12Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.418    -0.866 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)           7.701     6.834    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[16]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.100     6.934 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[16]_i_1__23/O
                         net (fo=1, routed)           0.000     6.934    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[16]
    SLICE_X9Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.127     5.894    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.239     6.133    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.270     6.403    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.403    
                         arrival time                           6.934    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.518ns (6.108%)  route 7.963ns (93.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y41         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.418    -0.866 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/Q
                         net (fo=1, routed)           7.963     7.097    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[22]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.100     7.197 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[22]_i_1__25/O
                         net (fo=1, routed)           0.000     7.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[22]
    SLICE_X9Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.127     5.894    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.239     6.133    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.270     6.403    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.403    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 0.626ns (7.355%)  route 7.886ns (92.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.385    -0.899 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/Q
                         net (fo=1, routed)           7.886     6.986    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[29]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.241     7.227 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[29]_i_1__23/O
                         net (fo=1, routed)           0.000     7.227    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[29]
    SLICE_X9Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.128     5.895    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.239     6.134    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.270     6.404    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -6.404    
                         arrival time                           7.227    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 0.518ns (6.004%)  route 8.109ns (93.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.418    -0.866 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           8.109     7.243    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[23]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.100     7.343 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[23]_i_1__25/O
                         net (fo=1, routed)           0.000     7.343    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[23]
    SLICE_X8Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.128     5.895    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.239     6.134    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.333     6.467    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.467    
                         arrival time                           7.343    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 0.518ns (5.976%)  route 8.149ns (94.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X8Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.418    -0.866 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           8.149     7.283    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/aon_icb_rsp_ready
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.100     7.383 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[0]_i_1__54/O
                         net (fo=1, routed)           0.000     7.383    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/isl_icb_rsp_ready
    SLICE_X3Y43          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.210     5.977    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.239     6.216    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.269     6.485    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           7.383    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.623ns (7.146%)  route 8.096ns (92.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729    -5.129 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.369    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.278 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.994    -1.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X10Y42         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.385    -0.899 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           8.096     7.196    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[11]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.238     7.434 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[11]_i_1__27/O
                         net (fo=1, routed)           0.000     7.434    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[11]
    SLICE_X9Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.128     5.895    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.239     6.134    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.269     6.403    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.403    
                         arrival time                           7.434    
  -------------------------------------------------------------------
                         slack                                  1.031    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      115.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.251ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/INextPE_OMap_R_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 0.738ns (8.026%)  route 8.457ns (91.974%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 123.422 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.799     8.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/q_reg
    SLICE_X75Y56         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/INextPE_OMap_R_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.700   123.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/clk_out2
    SLICE_X75Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/INextPE_OMap_R_reg[8]/C
                         clock pessimism              0.578   124.000    
                         clock uncertainty           -0.125   123.876    
    SLICE_X75Y56         FDCE (Recov_fdce_C_CLR)     -0.405   123.471    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R1C6/INextPE_OMap_R_reg[8]
  -------------------------------------------------------------------
                         required time                        123.471    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                115.251    

Slack (MET) :             115.351ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 0.738ns (8.363%)  route 8.086ns (91.637%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 123.246 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.428     7.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/q_reg
    SLICE_X79Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.524   123.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/clk_out2
    SLICE_X79Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[2]/C
                         clock pessimism              0.483   123.729    
                         clock uncertainty           -0.125   123.605    
    SLICE_X79Y106        FDCE (Recov_fdce_C_CLR)     -0.405   123.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        123.200    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                115.351    

Slack (MET) :             115.351ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 0.738ns (8.363%)  route 8.086ns (91.637%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 123.246 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.428     7.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/q_reg
    SLICE_X79Y106        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.524   123.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/clk_out2
    SLICE_X79Y106        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[3]/C
                         clock pessimism              0.483   123.729    
                         clock uncertainty           -0.125   123.605    
    SLICE_X79Y106        FDCE (Recov_fdce_C_CLR)     -0.405   123.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_configurator/cfg_SPU_ECG/nn_layer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        123.200    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                115.351    

Slack (MET) :             115.356ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/register2_7_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 0.738ns (8.324%)  route 8.128ns (91.676%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 123.293 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.470     7.891    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/q_reg
    SLICE_X137Y103       FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/register2_7_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.571   123.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/clk_out2
    SLICE_X137Y103       FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/register2_7_reg[2][3]/C
                         clock pessimism              0.483   123.776    
                         clock uncertainty           -0.125   123.652    
    SLICE_X137Y103       FDCE (Recov_fdce_C_CLR)     -0.405   123.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pool2iob72/register2_7_reg[2][3]
  -------------------------------------------------------------------
                         required time                        123.247    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                115.356    

Slack (MET) :             115.360ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 0.738ns (8.187%)  route 8.277ns (91.813%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 123.438 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.618     8.039    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/q_reg
    SLICE_X99Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.716   123.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/clk_out2
    SLICE_X99Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[6]/C
                         clock pessimism              0.491   123.929    
                         clock uncertainty           -0.125   123.805    
    SLICE_X99Y53         FDCE (Recov_fdce_C_CLR)     -0.405   123.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[6]
  -------------------------------------------------------------------
                         required time                        123.400    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                115.360    

Slack (MET) :             115.360ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 0.738ns (8.187%)  route 8.277ns (91.813%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 123.438 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.618     8.039    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/q_reg
    SLICE_X99Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.716   123.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/clk_out2
    SLICE_X99Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[7]/C
                         clock pessimism              0.491   123.929    
                         clock uncertainty           -0.125   123.805    
    SLICE_X99Y53         FDCE (Recov_fdce_C_CLR)     -0.405   123.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[7]
  -------------------------------------------------------------------
                         required time                        123.400    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                115.360    

Slack (MET) :             115.360ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 0.738ns (8.187%)  route 8.277ns (91.813%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 123.438 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.618     8.039    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/q_reg
    SLICE_X99Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.716   123.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/clk_out2
    SLICE_X99Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[8]/C
                         clock pessimism              0.491   123.929    
                         clock uncertainty           -0.125   123.805    
    SLICE_X99Y53         FDCE (Recov_fdce_C_CLR)     -0.405   123.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[8]
  -------------------------------------------------------------------
                         required time                        123.400    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                115.360    

Slack (MET) :             115.360ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 0.738ns (8.187%)  route 8.277ns (91.813%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 123.438 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.618     8.039    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/q_reg
    SLICE_X99Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.716   123.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/clk_out2
    SLICE_X99Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[9]/C
                         clock pessimism              0.491   123.929    
                         clock uncertainty           -0.125   123.805    
    SLICE_X99Y53         FDCE (Recov_fdce_C_CLR)     -0.405   123.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R4C8/MultiCount_reg[9]
  -------------------------------------------------------------------
                         required time                        123.400    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                115.360    

Slack (MET) :             115.412ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/data_B_R_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.738ns (8.116%)  route 8.355ns (91.884%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 123.524 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.696     8.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/q_reg
    SLICE_X148Y52        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/data_B_R_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.802   123.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/clk_out2
    SLICE_X148Y52        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/data_B_R_reg[15]/C
                         clock pessimism              0.491   124.015    
                         clock uncertainty           -0.125   123.891    
    SLICE_X148Y52        FDCE (Recov_fdce_C_CLR)     -0.361   123.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R6C6/data_B_R_reg[15]
  -------------------------------------------------------------------
                         required time                        123.530    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                115.412    

Slack (MET) :             115.442ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/INextPE_OMap_R_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out2_mmcm rise@125.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 0.738ns (8.324%)  route 8.128ns (91.676%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 123.293 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.485    -4.742 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -2.899    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.827    -0.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=144, routed)         5.103     4.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/per_rst_n
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.769 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.556     5.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.421 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt_reg[1]_0_BUFG_inst/O
                         net (fo=28414, routed)       2.470     7.891    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/q_reg
    SLICE_X136Y103       FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/INextPE_OMap_R_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                    125.000   125.000 r  
    W19                                               0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438   126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.600    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729   119.871 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   121.631    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.722 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.571   123.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/clk_out2
    SLICE_X136Y103       FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/INextPE_OMap_R_reg[6]/C
                         clock pessimism              0.483   123.776    
                         clock uncertainty           -0.125   123.652    
    SLICE_X136Y103       FDCE (Recov_fdce_C_CLR)     -0.319   123.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/u_pearray16_8/PE_R3C2/INextPE_OMap_R_reg[6]
  -------------------------------------------------------------------
                         required time                        123.333    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                115.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.430%)  route 0.370ns (66.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.187     0.045    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.041    -0.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/clk_out2
    SLICE_X27Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.250    -0.496    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.430%)  route 0.370ns (66.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.187     0.045    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.041    -0.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/clk_out2
    SLICE_X27Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.250    -0.496    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[7].rowbuf_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.661%)  route 0.401ns (68.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.218     0.076    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/clk_out2
    SLICE_X27Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X27Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.661%)  route 0.401ns (68.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.218     0.076    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/clk_out2
    SLICE_X27Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X27Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[25]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.661%)  route 0.401ns (68.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.218     0.076    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/clk_out2
    SLICE_X27Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X27Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.661%)  route 0.401ns (68.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.218     0.076    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/clk_out2
    SLICE_X27Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X27Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.661%)  route 0.401ns (68.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.218     0.076    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X27Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/clk_out2
    SLICE_X27Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X27Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[6].rowbuf_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.428%)  route 0.406ns (68.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.223     0.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X26Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/clk_out2
    SLICE_X26Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.428%)  route 0.406ns (68.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.223     0.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X26Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/clk_out2
    SLICE_X26Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.428%)  route 0.406ns (68.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.761    -0.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X25Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X26Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_3__6/O
                         net (fo=944, routed)         0.223     0.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X26Y3          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.040    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/clk_out2
    SLICE_X26Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.250    -0.497    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[5].rowbuf_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       39.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.418ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        7.174ns  (logic 0.580ns (8.085%)  route 6.594ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.738 122083.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X74Y58         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.699 122123.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.000 122123.422    
                         clock uncertainty           -0.239 122123.180    
    SLICE_X74Y58         FDCE (Recov_fdce_C_CLR)     -0.319 122122.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                      122122.859    
                         arrival time                       -122083.438    
  -------------------------------------------------------------------
                         slack                                 39.418    

Slack (MET) :             39.418ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        7.174ns  (logic 0.580ns (8.085%)  route 6.594ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.738 122083.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X74Y58         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.699 122123.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/clk_out2
    SLICE_X74Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.000 122123.422    
                         clock uncertainty           -0.239 122123.180    
    SLICE_X74Y58         FDCE (Recov_fdce_C_CLR)     -0.319 122122.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                      122122.859    
                         arrival time                       -122083.438    
  -------------------------------------------------------------------
                         slack                                 39.418    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.245 122082.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X75Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.701 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/clk_out2
    SLICE_X75Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.000 122123.430    
                         clock uncertainty           -0.239 122123.188    
    SLICE_X75Y50         FDCE (Recov_fdce_C_CLR)     -0.405 122122.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                      122122.773    
                         arrival time                       -122082.945    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.245 122082.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/corerst
    SLICE_X75Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.701 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/clk_out2
    SLICE_X75Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/C
                         clock pessimism              0.000 122123.430    
                         clock uncertainty           -0.239 122123.188    
    SLICE_X75Y50         FDCE (Recov_fdce_C_CLR)     -0.405 122122.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                      122122.773    
                         arrival time                       -122082.945    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.245 122082.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/corerst
    SLICE_X75Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.701 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/clk_out2
    SLICE_X75Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/C
                         clock pessimism              0.000 122123.430    
                         clock uncertainty           -0.239 122123.188    
    SLICE_X75Y50         FDCE (Recov_fdce_C_CLR)     -0.405 122122.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                      122122.773    
                         arrival time                       -122082.945    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 122123.422 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          4.245 122082.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/corerst
    SLICE_X74Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.701 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/clk_out2
    SLICE_X74Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/C
                         clock pessimism              0.000 122123.430    
                         clock uncertainty           -0.239 122123.188    
    SLICE_X74Y50         FDCE (Recov_fdce_C_CLR)     -0.319 122122.867    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                      122122.859    
                         arrival time                       -122082.945    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             40.372ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        6.225ns  (logic 0.580ns (9.317%)  route 5.645ns (90.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 122123.430 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          3.790 122082.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/corerst
    SLICE_X70Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.704 122123.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/clk_out2
    SLICE_X70Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/C
                         clock pessimism              0.000 122123.430    
                         clock uncertainty           -0.239 122123.188    
    SLICE_X70Y50         FDCE (Recov_fdce_C_CLR)     -0.319 122122.867    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                      122122.859    
                         arrival time                       -122082.492    
  -------------------------------------------------------------------
                         slack                                 40.372    

Slack (MET) :             41.275ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        5.411ns  (logic 0.580ns (10.719%)  route 4.831ns (89.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 122123.602 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.975 122081.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/corerst
    SLICE_X49Y27         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.879 122123.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/clk_out2
    SLICE_X49Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/C
                         clock pessimism              0.000 122123.602    
                         clock uncertainty           -0.239 122123.359    
    SLICE_X49Y27         FDCE (Recov_fdce_C_CLR)     -0.405 122122.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                      122122.961    
                         arrival time                       -122081.680    
  -------------------------------------------------------------------
                         slack                                 41.275    

Slack (MET) :             41.605ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        5.078ns  (logic 0.580ns (11.421%)  route 4.498ns (88.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 122123.602 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.643 122081.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/corerst
    SLICE_X50Y27         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.877 122123.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/clk_out2
    SLICE_X50Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/C
                         clock pessimism              0.000 122123.602    
                         clock uncertainty           -0.239 122123.359    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.405 122122.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                      122122.945    
                         arrival time                       -122081.344    
  -------------------------------------------------------------------
                         slack                                 41.605    

Slack (MET) :             41.605ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            54.686ns  (clk_out2_mmcm rise@122125.000ns - sys_clk_pin rise@122070.313ns)
  Data Path Delay:        5.078ns  (logic 0.580ns (11.421%)  route 4.498ns (88.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 122123.602 - 122125.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 122076.266 - 122070.312 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  122070.312 122070.312 r  
    Y18                                               0.000 122070.312 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 122070.312    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522 122071.836 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148 122073.984    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 122074.078 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.190 122076.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456 122076.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.856 122078.578    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124 122078.703 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.643 122081.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/corerst
    SLICE_X50Y27         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  122125.000 122125.000 r  
    W19                                               0.000 122125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 122125.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438 122126.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 122127.602    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.729 122119.875 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760 122121.633    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 122121.727 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       1.877 122123.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/clk_out2
    SLICE_X50Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/C
                         clock pessimism              0.000 122123.602    
                         clock uncertainty           -0.239 122123.359    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.405 122122.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                      122122.945    
                         arrival time                       -122081.344    
  -------------------------------------------------------------------
                         slack                                 41.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.464ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.186ns (9.162%)  route 1.844ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.006     3.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/corerst
    SLICE_X47Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.993    -0.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/clk_out2
    SLICE_X47Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/C
                         clock pessimism              0.000    -0.794    
                         clock uncertainty            0.239    -0.555    
    SLICE_X47Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.186ns (9.162%)  route 1.844ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.006     3.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/corerst
    SLICE_X47Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.993    -0.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/clk_out2
    SLICE_X47Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/C
                         clock pessimism              0.000    -0.794    
                         clock uncertainty            0.239    -0.555    
    SLICE_X47Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.088     3.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/corerst
    SLICE_X51Y34         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.996    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/clk_out2
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/C
                         clock pessimism              0.000    -0.791    
                         clock uncertainty            0.239    -0.552    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.088     3.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/corerst
    SLICE_X51Y34         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.996    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/clk_out2
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/C
                         clock pessimism              0.000    -0.791    
                         clock uncertainty            0.239    -0.552    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.088     3.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/corerst
    SLICE_X51Y34         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.996    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/clk_out2
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/C
                         clock pessimism              0.000    -0.791    
                         clock uncertainty            0.239    -0.552    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.088     3.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/corerst
    SLICE_X51Y34         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.996    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/clk_out2
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/C
                         clock pessimism              0.000    -0.791    
                         clock uncertainty            0.239    -0.552    
    SLICE_X51Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.584ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.186ns (8.677%)  route 1.958ns (91.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.120     3.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/corerst
    SLICE_X50Y26         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/clk_out2
    SLICE_X50Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.239    -0.561    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.186ns (8.677%)  route 1.958ns (91.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.120     3.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/corerst
    SLICE_X50Y26         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/clk_out2
    SLICE_X50Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.239    -0.561    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.186ns (8.677%)  route 1.958ns (91.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.120     3.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/corerst
    SLICE_X50Y26         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/clk_out2
    SLICE_X50Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.239    -0.561    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.648ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.417%)  route 2.024ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.782     1.787    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.928 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.838     2.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[33]
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.045     2.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.186     3.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/corerst
    SLICE_X51Y27         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=48024, routed)       0.989    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/clk_out2
    SLICE_X51Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.239    -0.559    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  4.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30512.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30512.025ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.899    10.966    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X15Y37         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.991 30523.152    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/C
                         clock pessimism              0.280 30523.434    
                         clock uncertainty           -0.035 30523.398    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405 30522.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg
  -------------------------------------------------------------------
                         required time                      30522.992    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                              30512.025    

Slack (MET) :             30512.025ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.899    10.966    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X15Y37         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.991 30523.152    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg/C
                         clock pessimism              0.280 30523.434    
                         clock uncertainty           -0.035 30523.398    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405 30522.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_155_reg
  -------------------------------------------------------------------
                         required time                      30522.992    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                              30512.025    

Slack (MET) :             30512.025ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.899    10.966    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X15Y37         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.991 30523.152    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[1]/C
                         clock pessimism              0.280 30523.434    
                         clock uncertainty           -0.035 30523.398    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405 30522.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[1]
  -------------------------------------------------------------------
                         required time                      30522.992    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                              30512.025    

Slack (MET) :             30512.025ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.899    10.966    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X15Y37         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.991 30523.152    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[2]/C
                         clock pessimism              0.280 30523.434    
                         clock uncertainty           -0.035 30523.398    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405 30522.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[2]
  -------------------------------------------------------------------
                         required time                      30522.992    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                              30512.025    

Slack (MET) :             30512.311ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.580ns (12.115%)  route 4.208ns (87.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 30523.148 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.695    10.762    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/AR[0]
    SLICE_X22Y14         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.987 30523.148    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y14         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                         clock pessimism              0.280 30523.430    
                         clock uncertainty           -0.035 30523.395    
    SLICE_X22Y14         FDCE (Recov_fdce_C_CLR)     -0.319 30523.076    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30523.072    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                              30512.311    

Slack (MET) :             30512.393ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[11]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.580ns (12.421%)  route 4.090ns (87.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.577    10.644    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X13Y38         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.992 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X13Y38         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[11]/C
                         clock pessimism              0.280 30523.436    
                         clock uncertainty           -0.035 30523.400    
    SLICE_X13Y38         FDPE (Recov_fdpe_C_PRE)     -0.359 30523.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[11]
  -------------------------------------------------------------------
                         required time                      30523.035    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                              30512.393    

Slack (MET) :             30512.393ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.580ns (12.421%)  route 4.090ns (87.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.577    10.644    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X13Y38         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.992 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X13Y38         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[12]/C
                         clock pessimism              0.280 30523.436    
                         clock uncertainty           -0.035 30523.400    
    SLICE_X13Y38         FDPE (Recov_fdpe_C_PRE)     -0.359 30523.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[12]
  -------------------------------------------------------------------
                         required time                      30523.035    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                              30512.393    

Slack (MET) :             30512.393ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.580ns (12.421%)  route 4.090ns (87.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 30523.152 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.577    10.644    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X13Y38         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.992 30523.154    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X13Y38         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[15]/C
                         clock pessimism              0.280 30523.436    
                         clock uncertainty           -0.035 30523.400    
    SLICE_X13Y38         FDPE (Recov_fdpe_C_PRE)     -0.359 30523.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[15]
  -------------------------------------------------------------------
                         required time                      30523.035    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                              30512.393    

Slack (MET) :             30512.451ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.490%)  route 4.064ns (87.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 30523.145 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.551    10.618    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X14Y30         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.984 30523.146    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[3]/C
                         clock pessimism              0.280 30523.428    
                         clock uncertainty           -0.035 30523.393    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.319 30523.074    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_164_reg[3]
  -------------------------------------------------------------------
                         required time                      30523.068    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                              30512.451    

Slack (MET) :             30512.559ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.578ns  (sys_clk_pin rise@30517.578ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.580ns (12.890%)  route 3.919ns (87.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 30523.148 - 30517.578 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.671    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.767 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         2.207     5.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     6.430 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     6.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     7.067 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2__0/O
                         net (fo=154, routed)         3.407    10.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X14Y32         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.578 30517.578 r  
    Y18                                               0.000 30517.578 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.578    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.451 30519.029 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           2.041 30521.070    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 30521.162 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.987 30523.148    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[10]/C
                         clock pessimism              0.280 30523.430    
                         clock uncertainty           -0.035 30523.395    
    SLICE_X14Y32         FDPE (Recov_fdpe_C_PRE)     -0.361 30523.033    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/cmp_0_reg[10]
  -------------------------------------------------------------------
                         required time                      30523.031    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                              30512.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.943%)  route 0.180ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.180     2.115    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X3Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[1]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.943%)  route 0.180ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.180     2.115    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X3Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[7]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.943%)  route 0.180ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.180     2.115    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X3Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[8]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.943%)  route 0.180ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.180     2.115    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X3Y15          FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X3Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[4]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X3Y15          FDPE (Remov_fdpe_C_PRE)     -0.095     1.739    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.934%)  route 0.212ns (60.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.212     2.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X1Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[1]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.934%)  route 0.212ns (60.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.212     2.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X1Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[7]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.934%)  route 0.212ns (60.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.212     2.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X1Y15          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.070     2.326    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[8]/C
                         clock pessimism             -0.492     1.834    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.241     2.176    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X2Y16          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.069     2.325    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[1]/C
                         clock pessimism             -0.492     1.833    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.241     2.176    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X2Y16          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.069     2.325    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[8]/C
                         clock pessimism             -0.492     1.833    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.766    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.789ns period=30517.578ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         0.789     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.935 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.241     2.176    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X2Y16          FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=990, routed)         1.069     2.325    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X2Y16          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[7]/C
                         clock pessimism             -0.492     1.833    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     1.762    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.414    





