# RTL Cheat

VHDL and Verilog minimal examples. IC design and synthesis tutorials. Asserts used wherever possible.

1.  [Getting started](getting-started.md)
1.  Examples
    1. [VHDL](vhdl/)
    1. [Verilog](verilog/)
    1. [Interactive](interactive/)
1.  Theory
    1.  [Introduction](introduction.md)
    1.  Alternatives
        1. [Verilog](verilog/)
    1.  [Motivation](motivation.md)
    1.  [Synthesis](synthesis.md)
        1. [Standard cell library](standard-cell-library.md)
    1.  [History](language.md)
    1.  [Standards](standards.md)
    1.  [Wave files](wave-files.md)
        1. [gtkwave](gtkwave.md)
    1.  [Language](language.md)
    1.  [Behavioural vs structural](behavioural-vs-structural.md)
    1.  [Proprietary tools](proprietary-tools.md)
    1.  [Design](design.md)
        1.  [Clock tree](clock-tree.md)
    1.  [Latch](latch.md)
1.  [Simulators](simulators.md)
    1.  [GHDL](ghdl.md)
1.  [Bibliography](bibliography.md)
