## Mentor Graphics | Siemens | Schematic | Layout | Calibre - EEET2475 Advanced Digital Design 1

### *Designed and simulated on **The Schematic Editor** by **Mentor Graphics - Siemens***

#### 1. Inverter Logic Gate Schematic with Test Bench

![Screenshot (22)](https://user-images.githubusercontent.com/111240739/184555812-d1dbad75-ede3-44d7-a333-c6636185e749.png)

![Screenshot (23)](https://user-images.githubusercontent.com/111240739/184555820-418ae501-7bea-4411-81e0-983cd1a7d146.png)

![Screenshot (26)](https://user-images.githubusercontent.com/111240739/184556006-f3eb75d2-9668-4904-b069-7efd748bea91.png)

#### 2. NAND Logic Gate Schematic with Test Bench

![Screenshot (34)](https://user-images.githubusercontent.com/111240739/184556084-be6736d7-9831-4724-8e5f-921223fa7f83.png)

![Screenshot (35)](https://user-images.githubusercontent.com/111240739/184556089-e5471377-d43d-49fe-9058-9a66d40b2f8b.png)

![Screenshot (38)](https://user-images.githubusercontent.com/111240739/184556104-64d39941-f951-494a-8ebe-37129b0a4041.png)

#### 3. NOR Logic Gate Schematic with Test Bench

![Screenshot (46)](https://user-images.githubusercontent.com/111240739/184556195-05c3665d-9c0d-4374-8310-a5235072666d.png)

![Screenshot (47)](https://user-images.githubusercontent.com/111240739/184556202-77334e9e-a7bc-4d37-934a-2e69a63b3de9.png)

![Screenshot (50)](https://user-images.githubusercontent.com/111240739/184556206-dd81e5af-b420-47b3-91e3-6cc2cb5729f3.png)

#### 4. XOR Logic Gate Schematic with Test Bench

![Screenshot (58)](https://user-images.githubusercontent.com/111240739/184556357-02ab857b-5d73-48f7-a0f5-42b3cae299f6.png)

![Screenshot (60)](https://user-images.githubusercontent.com/111240739/184556362-60695edc-3581-4f0c-8734-58130da57cec.png)

![Screenshot (61)](https://user-images.githubusercontent.com/111240739/184556367-cb41725f-9f6b-4859-b1fe-2d5b622a2132.png)

#### 5. Full Adder Schematic with Test Bench

![Screenshot (66)](https://user-images.githubusercontent.com/111240739/184556635-6a86031a-c944-4547-be98-74942e85c9e0.png)

![Screenshot (67)](https://user-images.githubusercontent.com/111240739/184556643-0e2a58c7-6055-4061-859b-b21cf09adbc9.png)

![Screenshot (68)](https://user-images.githubusercontent.com/111240739/184556656-4f095ac7-a5d2-48ba-a2df-1eeb0b68cf26.png)

#### 6. D Flip-Flop Schematic with Test Bench

![Screenshot (73)](https://user-images.githubusercontent.com/111240739/184556677-ca63f6dd-1a36-4cbc-b68e-7c893015d36e.png)

![Screenshot (74)](https://user-images.githubusercontent.com/111240739/184556685-2b0862ea-aa99-4e4a-94ff-58d0a7ce344e.png)

![Screenshot (75)](https://user-images.githubusercontent.com/111240739/184556691-016ca834-b25c-4cf8-b16d-257d97821d9e.png)

#### 7. Full Adder and D Flip-Flop Top-Level Schematic with Test Bench

![Screenshot (77)](https://user-images.githubusercontent.com/111240739/184556791-bc34e875-ea2a-47ea-b024-f02bfb551bb5.png)

![Screenshot (78)](https://user-images.githubusercontent.com/111240739/184556796-3810f4b7-c585-44e3-9712-855a37c87707.png)

![Screenshot (79)](https://user-images.githubusercontent.com/111240739/184556799-e06360ea-ff15-41bd-a2fe-fb611f2597c8.png)

### *Designed on **The Layout Editor** and verified via **Calibre** for Design Rule Checking (DRC) and Layout Versus Schematic (LVS) by **Mentor Graphics - Siemens***

#### 1. Inverter Logic Gate Layout

![Screenshot (28)](https://user-images.githubusercontent.com/111240739/184557303-13befd18-7315-46fe-9ab6-d84256c27d85.png)

![Screenshot (29)](https://user-images.githubusercontent.com/111240739/184557316-263abccf-2683-43bc-9e38-444fc2d90652.png)

#### 2. NAND Logic Gate Layout

![Screenshot (40)](https://user-images.githubusercontent.com/111240739/184557369-0d07baa4-8818-46db-a61e-43a992e7d22f.png)

![Screenshot (41)](https://user-images.githubusercontent.com/111240739/184557373-0d13bf1c-f937-4e3b-bb7d-c66c763a3977.png)

#### 3. NOR Logic Gate Layout

![Screenshot (52)](https://user-images.githubusercontent.com/111240739/184557388-57a45ef7-e79e-45bd-aa55-bc484f0c6526.png)

![Screenshot (53)](https://user-images.githubusercontent.com/111240739/184557389-e4a19230-3755-4ef6-add9-27158b000a7d.png)

#### 4. XOR Logic Gate Layout

![Screenshot (63)](https://user-images.githubusercontent.com/111240739/184557396-5fed0d97-99e2-4b21-a5a8-e4e27809daa4.png)

#### 5. Full Adder Layout

![Screenshot (70)](https://user-images.githubusercontent.com/111240739/184557411-9000e777-7ea0-4889-a262-b5ecc8782c68.png)
