============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 16 2019  12:00:59 pm
  Module:                 DPA1
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
inverter              64 0.000    0.0      2.157     5.4 
logic               1086 0.000    0.0     37.706    94.6 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total               1150 0.000    0.0     39.864   100.0 

