
GATI_MAIN_Re_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009010  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  080091a0  080091a0  0000a1a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009558  08009558  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009558  08009558  0000a558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009560  08009560  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009560  08009560  0000a560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009564  08009564  0000a564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08009568  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001e0  08009748  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  08009748  0000b4e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012350  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002859  00000000  00000000  0001d560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  0001fdc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000baa  00000000  00000000  00020cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023747  00000000  00000000  00021882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012cde  00000000  00000000  00044fc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d314a  00000000  00000000  00057ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012adf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ef0  00000000  00000000  0012ae34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012fd24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009188 	.word	0x08009188

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009188 	.word	0x08009188

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <map>:

//電源基盤受信用
uint8_t Electrical_data[8] = { 0 };

//map関数
long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	69b9      	ldr	r1, [r7, #24]
 8000eae:	683a      	ldr	r2, [r7, #0]
 8000eb0:	1a8a      	subs	r2, r1, r2
 8000eb2:	fb03 f202 	mul.w	r2, r3, r2
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	1acb      	subs	r3, r1, r3
 8000ebc:	fb92 f2f3 	sdiv	r2, r2, r3
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	4413      	add	r3, r2
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <_write>:

//printf用関数
int _write(int file, char *ptr, int len) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	b29a      	uxth	r2, r3
 8000ee0:	230a      	movs	r3, #10
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <_write+0x24>)
 8000ee6:	f004 fba7 	bl	8005638 <HAL_UART_Transmit>
	return len;
 8000eea:	687b      	ldr	r3, [r7, #4]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000278 	.word	0x20000278

08000ef8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8000efe:	4ba4      	ldr	r3, [pc, #656]	@ (8001190 <main+0x298>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	2100      	movs	r1, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f006 f91e 	bl	8007148 <setbuf>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f0c:	f000 ffe8 	bl	8001ee0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f10:	f000 fa0a 	bl	8001328 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f14:	f000 fb28 	bl	8001568 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f18:	f000 faf6 	bl	8001508 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8000f1c:	f000 fa56 	bl	80013cc <MX_CAN1_Init>
	MX_I2C1_Init();
 8000f20:	f000 fab2 	bl	8001488 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// CANスタート
	HAL_CAN_Start(&hcan1);
 8000f24:	489b      	ldr	r0, [pc, #620]	@ (8001194 <main+0x29c>)
 8000f26:	f001 fa40 	bl	80023aa <HAL_CAN_Start>
	// 割り込み有効
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4899      	ldr	r0, [pc, #612]	@ (8001194 <main+0x29c>)
 8000f2e:	f001 fca7 	bl	8002880 <HAL_CAN_ActivateNotification>
//		MPU6050_Read_All(&hi2c1, &MPU6050);
//		printf("offset:%.5f  ", MPU6050.offset_z);
//		printf("%.5f\r\n", MPU6050.angleZ);
//		あとはMPU6050からとった角度を入れる
//      動作確認用LED
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8000f32:	2200      	movs	r2, #0
 8000f34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f38:	4897      	ldr	r0, [pc, #604]	@ (8001198 <main+0x2a0>)
 8000f3a:	f002 fa0f 	bl	800335c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f44:	4895      	ldr	r0, [pc, #596]	@ (800119c <main+0x2a4>)
 8000f46:	f002 fa09 	bl	800335c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f50:	4892      	ldr	r0, [pc, #584]	@ (800119c <main+0x2a4>)
 8000f52:	f002 fa03 	bl	800335c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f5c:	488f      	ldr	r0, [pc, #572]	@ (800119c <main+0x2a4>)
 8000f5e:	f002 f9fd 	bl	800335c <HAL_GPIO_WritePin>

//		旋回:Y:X方向の出力の計算
//		Lスティック
		turning = DualShock_data[2][5] - DualShock_data[2][6];
 8000f62:	4b8f      	ldr	r3, [pc, #572]	@ (80011a0 <main+0x2a8>)
 8000f64:	7d5b      	ldrb	r3, [r3, #21]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b8d      	ldr	r3, [pc, #564]	@ (80011a0 <main+0x2a8>)
 8000f6a:	7d9b      	ldrb	r3, [r3, #22]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	4a8d      	ldr	r2, [pc, #564]	@ (80011a4 <main+0x2ac>)
 8000f70:	6013      	str	r3, [r2, #0]
		vy = DualShock_data[0][1] - DualShock_data[0][2];
 8000f72:	4b8b      	ldr	r3, [pc, #556]	@ (80011a0 <main+0x2a8>)
 8000f74:	785b      	ldrb	r3, [r3, #1]
 8000f76:	461a      	mov	r2, r3
 8000f78:	4b89      	ldr	r3, [pc, #548]	@ (80011a0 <main+0x2a8>)
 8000f7a:	789b      	ldrb	r3, [r3, #2]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	4a8a      	ldr	r2, [pc, #552]	@ (80011a8 <main+0x2b0>)
 8000f80:	6013      	str	r3, [r2, #0]
		vx = DualShock_data[0][3] - DualShock_data[0][4];
 8000f82:	4b87      	ldr	r3, [pc, #540]	@ (80011a0 <main+0x2a8>)
 8000f84:	78db      	ldrb	r3, [r3, #3]
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b85      	ldr	r3, [pc, #532]	@ (80011a0 <main+0x2a8>)
 8000f8a:	791b      	ldrb	r3, [r3, #4]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	4a87      	ldr	r2, [pc, #540]	@ (80011ac <main+0x2b4>)
 8000f90:	6013      	str	r3, [r2, #0]

//		Y:X方向の値の最低:最大値変更
		vy = map(vy, -128, 128, -255, 255);
 8000f92:	4b85      	ldr	r3, [pc, #532]	@ (80011a8 <main+0x2b0>)
 8000f94:	6818      	ldr	r0, [r3, #0]
 8000f96:	23ff      	movs	r3, #255	@ 0xff
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	f06f 03fe 	mvn.w	r3, #254	@ 0xfe
 8000f9e:	2280      	movs	r2, #128	@ 0x80
 8000fa0:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8000fa4:	f7ff ff78 	bl	8000e98 <map>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	4a7f      	ldr	r2, [pc, #508]	@ (80011a8 <main+0x2b0>)
 8000fac:	6013      	str	r3, [r2, #0]
		vx = map(vx, -128, 128, -255, 255);
 8000fae:	4b7f      	ldr	r3, [pc, #508]	@ (80011ac <main+0x2b4>)
 8000fb0:	6818      	ldr	r0, [r3, #0]
 8000fb2:	23ff      	movs	r3, #255	@ 0xff
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	f06f 03fe 	mvn.w	r3, #254	@ 0xfe
 8000fba:	2280      	movs	r2, #128	@ 0x80
 8000fbc:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8000fc0:	f7ff ff6a 	bl	8000e98 <map>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4a79      	ldr	r2, [pc, #484]	@ (80011ac <main+0x2b4>)
 8000fc8:	6013      	str	r3, [r2, #0]

//		正面の向きを45度変更
		new_vx = root * (vx + vy);
 8000fca:	4b78      	ldr	r3, [pc, #480]	@ (80011ac <main+0x2b4>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4b76      	ldr	r3, [pc, #472]	@ (80011a8 <main+0x2b0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	ee07 3a90 	vmov	s15, r3
 8000fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fdc:	4b74      	ldr	r3, [pc, #464]	@ (80011b0 <main+0x2b8>)
 8000fde:	edd3 7a00 	vldr	s15, [r3]
 8000fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fea:	ee17 2a90 	vmov	r2, s15
 8000fee:	4b71      	ldr	r3, [pc, #452]	@ (80011b4 <main+0x2bc>)
 8000ff0:	601a      	str	r2, [r3, #0]
		new_vy = root * (-vx + vy);
 8000ff2:	4b6d      	ldr	r3, [pc, #436]	@ (80011a8 <main+0x2b0>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4b6d      	ldr	r3, [pc, #436]	@ (80011ac <main+0x2b4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001004:	4b6a      	ldr	r3, [pc, #424]	@ (80011b0 <main+0x2b8>)
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800100e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001012:	ee17 2a90 	vmov	r2, s15
 8001016:	4b68      	ldr	r3, [pc, #416]	@ (80011b8 <main+0x2c0>)
 8001018:	601a      	str	r2, [r3, #0]
//		fr_power = new_vx - new_vy + turning;
//		bl_power = -new_vx + new_vy + turning;
//		br_power = new_vx + new_vy - turning;

//		十字キー右
		if (DualShock_data[1][3]) {
 800101a:	4b61      	ldr	r3, [pc, #388]	@ (80011a0 <main+0x2a8>)
 800101c:	7adb      	ldrb	r3, [r3, #11]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d00d      	beq.n	800103e <main+0x146>
			fl_power = 0;
 8001022:	4b66      	ldr	r3, [pc, #408]	@ (80011bc <main+0x2c4>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
			fr_power = 250;
 8001028:	4b65      	ldr	r3, [pc, #404]	@ (80011c0 <main+0x2c8>)
 800102a:	22fa      	movs	r2, #250	@ 0xfa
 800102c:	601a      	str	r2, [r3, #0]
			bl_power = -250;
 800102e:	4b65      	ldr	r3, [pc, #404]	@ (80011c4 <main+0x2cc>)
 8001030:	f06f 02f9 	mvn.w	r2, #249	@ 0xf9
 8001034:	601a      	str	r2, [r3, #0]
			br_power = 0;
 8001036:	4b64      	ldr	r3, [pc, #400]	@ (80011c8 <main+0x2d0>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	e02e      	b.n	800109c <main+0x1a4>
		}
//		十字キー左
		else if (DualShock_data[1][5]) {
 800103e:	4b58      	ldr	r3, [pc, #352]	@ (80011a0 <main+0x2a8>)
 8001040:	7b5b      	ldrb	r3, [r3, #13]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00d      	beq.n	8001062 <main+0x16a>
			fl_power = 0;
 8001046:	4b5d      	ldr	r3, [pc, #372]	@ (80011bc <main+0x2c4>)
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
			fr_power = -250;
 800104c:	4b5c      	ldr	r3, [pc, #368]	@ (80011c0 <main+0x2c8>)
 800104e:	f06f 02f9 	mvn.w	r2, #249	@ 0xf9
 8001052:	601a      	str	r2, [r3, #0]
			bl_power = 250;
 8001054:	4b5b      	ldr	r3, [pc, #364]	@ (80011c4 <main+0x2cc>)
 8001056:	22fa      	movs	r2, #250	@ 0xfa
 8001058:	601a      	str	r2, [r3, #0]
			br_power = 0;
 800105a:	4b5b      	ldr	r3, [pc, #364]	@ (80011c8 <main+0x2d0>)
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	e01c      	b.n	800109c <main+0x1a4>
		}
//		普段
		else {
			fl_power = -new_vx - new_vy; //- turning;
 8001062:	4b54      	ldr	r3, [pc, #336]	@ (80011b4 <main+0x2bc>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	425a      	negs	r2, r3
 8001068:	4b53      	ldr	r3, [pc, #332]	@ (80011b8 <main+0x2c0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	4a53      	ldr	r2, [pc, #332]	@ (80011bc <main+0x2c4>)
 8001070:	6013      	str	r3, [r2, #0]
			fr_power = new_vx - new_vy; //+ turning;
 8001072:	4b50      	ldr	r3, [pc, #320]	@ (80011b4 <main+0x2bc>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4b50      	ldr	r3, [pc, #320]	@ (80011b8 <main+0x2c0>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	4a50      	ldr	r2, [pc, #320]	@ (80011c0 <main+0x2c8>)
 800107e:	6013      	str	r3, [r2, #0]
			bl_power = -new_vx + new_vy; //+ turning;
 8001080:	4b4d      	ldr	r3, [pc, #308]	@ (80011b8 <main+0x2c0>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b4b      	ldr	r3, [pc, #300]	@ (80011b4 <main+0x2bc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	4a4e      	ldr	r2, [pc, #312]	@ (80011c4 <main+0x2cc>)
 800108c:	6013      	str	r3, [r2, #0]
			br_power = new_vx + new_vy; //- turning;
 800108e:	4b49      	ldr	r3, [pc, #292]	@ (80011b4 <main+0x2bc>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	4b49      	ldr	r3, [pc, #292]	@ (80011b8 <main+0x2c0>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4413      	add	r3, r2
 8001098:	4a4b      	ldr	r2, [pc, #300]	@ (80011c8 <main+0x2d0>)
 800109a:	6013      	str	r3, [r2, #0]
		}

//		L2R2の値を弾く
		turning = tflip(turning);
 800109c:	4b41      	ldr	r3, [pc, #260]	@ (80011a4 <main+0x2ac>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 fb23 	bl	80016ec <tflip>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4a3e      	ldr	r2, [pc, #248]	@ (80011a4 <main+0x2ac>)
 80010aa:	6013      	str	r3, [r2, #0]

//		スティックの値を弾く
		fl_power = flip(fl_power) - turning;
 80010ac:	4b43      	ldr	r3, [pc, #268]	@ (80011bc <main+0x2c4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 faf9 	bl	80016a8 <flip>
 80010b6:	4602      	mov	r2, r0
 80010b8:	4b3a      	ldr	r3, [pc, #232]	@ (80011a4 <main+0x2ac>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	4a3f      	ldr	r2, [pc, #252]	@ (80011bc <main+0x2c4>)
 80010c0:	6013      	str	r3, [r2, #0]
		fr_power = flip(fr_power) + turning;
 80010c2:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <main+0x2c8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 faee 	bl	80016a8 <flip>
 80010cc:	4602      	mov	r2, r0
 80010ce:	4b35      	ldr	r3, [pc, #212]	@ (80011a4 <main+0x2ac>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	4a3a      	ldr	r2, [pc, #232]	@ (80011c0 <main+0x2c8>)
 80010d6:	6013      	str	r3, [r2, #0]
		bl_power = flip(bl_power) + turning;
 80010d8:	4b3a      	ldr	r3, [pc, #232]	@ (80011c4 <main+0x2cc>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 fae3 	bl	80016a8 <flip>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b2f      	ldr	r3, [pc, #188]	@ (80011a4 <main+0x2ac>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4413      	add	r3, r2
 80010ea:	4a36      	ldr	r2, [pc, #216]	@ (80011c4 <main+0x2cc>)
 80010ec:	6013      	str	r3, [r2, #0]
		br_power = flip(br_power) - turning;
 80010ee:	4b36      	ldr	r3, [pc, #216]	@ (80011c8 <main+0x2d0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fad8 	bl	80016a8 <flip>
 80010f8:	4602      	mov	r2, r0
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <main+0x2ac>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	4a31      	ldr	r2, [pc, #196]	@ (80011c8 <main+0x2d0>)
 8001102:	6013      	str	r3, [r2, #0]

//		値からモーターの方向指定
		fl_state = all_state(fl_power);
 8001104:	4b2d      	ldr	r3, [pc, #180]	@ (80011bc <main+0x2c4>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fb11 	bl	8001730 <all_state>
 800110e:	4603      	mov	r3, r0
 8001110:	4a2e      	ldr	r2, [pc, #184]	@ (80011cc <main+0x2d4>)
 8001112:	6013      	str	r3, [r2, #0]
		fr_state = all_state(fr_power);
 8001114:	4b2a      	ldr	r3, [pc, #168]	@ (80011c0 <main+0x2c8>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fb09 	bl	8001730 <all_state>
 800111e:	4603      	mov	r3, r0
 8001120:	4a2b      	ldr	r2, [pc, #172]	@ (80011d0 <main+0x2d8>)
 8001122:	6013      	str	r3, [r2, #0]
		bl_state = all_state(bl_power);
 8001124:	4b27      	ldr	r3, [pc, #156]	@ (80011c4 <main+0x2cc>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fb01 	bl	8001730 <all_state>
 800112e:	4603      	mov	r3, r0
 8001130:	4a28      	ldr	r2, [pc, #160]	@ (80011d4 <main+0x2dc>)
 8001132:	6013      	str	r3, [r2, #0]
		br_state = all_state(br_power);
 8001134:	4b24      	ldr	r3, [pc, #144]	@ (80011c8 <main+0x2d0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f000 faf9 	bl	8001730 <all_state>
 800113e:	4603      	mov	r3, r0
 8001140:	4a25      	ldr	r2, [pc, #148]	@ (80011d8 <main+0x2e0>)
 8001142:	6013      	str	r3, [r2, #0]

//		サーボモーターの角度指定
//		〇ボタン
		if (DualShock_data[1][6]) {
 8001144:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <main+0x2a8>)
 8001146:	7b9b      	ldrb	r3, [r3, #14]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d003      	beq.n	8001154 <main+0x25c>
			Fservo_angle = 0;
 800114c:	4b23      	ldr	r3, [pc, #140]	@ (80011dc <main+0x2e4>)
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	e002      	b.n	800115a <main+0x262>
		} else {
			Fservo_angle = 20;
 8001154:	4b21      	ldr	r3, [pc, #132]	@ (80011dc <main+0x2e4>)
 8001156:	2214      	movs	r2, #20
 8001158:	601a      	str	r2, [r3, #0]
//			Bservo_angle = 20;
//		}

//		サーボモーターの角度指定
//		△ボタン
		if (DualShock_data[2][1]) {
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <main+0x2a8>)
 800115c:	7c5b      	ldrb	r3, [r3, #17]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <main+0x272>
			Gservo_angle = 10;
 8001162:	4b1f      	ldr	r3, [pc, #124]	@ (80011e0 <main+0x2e8>)
 8001164:	220a      	movs	r2, #10
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	e002      	b.n	8001170 <main+0x278>
		} else {
			Gservo_angle = 0;
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <main+0x2e8>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
		}

//      発射機構正面手動ver(リミットスイッチによる制限付き)
//		十字キー上ボタン
		if (DualShock_data[1][2]) {
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <main+0x2a8>)
 8001172:	7a9b      	ldrb	r3, [r3, #10]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d042      	beq.n	80011fe <main+0x306>
//			printf("%d \r\n",FilingMechanism_data[0][1]);
			if (FilingMechanism_data[0][1]) {
 8001178:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <main+0x2ec>)
 800117a:	785b      	ldrb	r3, [r3, #1]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d037      	beq.n	80011f0 <main+0x2f8>
				s_power = 0;
 8001180:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <main+0x2f0>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
				direction = 1;
 8001186:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <main+0x2f4>)
 8001188:	2201      	movs	r2, #1
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	e053      	b.n	8001236 <main+0x33e>
 800118e:	bf00      	nop
 8001190:	20000024 	.word	0x20000024
 8001194:	200001fc 	.word	0x200001fc
 8001198:	48000400 	.word	0x48000400
 800119c:	48000800 	.word	0x48000800
 80011a0:	20000354 	.word	0x20000354
 80011a4:	20000328 	.word	0x20000328
 80011a8:	20000340 	.word	0x20000340
 80011ac:	2000033c 	.word	0x2000033c
 80011b0:	20000008 	.word	0x20000008
 80011b4:	20000344 	.word	0x20000344
 80011b8:	20000348 	.word	0x20000348
 80011bc:	2000032c 	.word	0x2000032c
 80011c0:	20000330 	.word	0x20000330
 80011c4:	20000334 	.word	0x20000334
 80011c8:	20000338 	.word	0x20000338
 80011cc:	20000318 	.word	0x20000318
 80011d0:	2000031c 	.word	0x2000031c
 80011d4:	20000320 	.word	0x20000320
 80011d8:	20000324 	.word	0x20000324
 80011dc:	2000034c 	.word	0x2000034c
 80011e0:	20000350 	.word	0x20000350
 80011e4:	2000036c 	.word	0x2000036c
 80011e8:	2000030c 	.word	0x2000030c
 80011ec:	20000310 	.word	0x20000310
			} else {
				s_power = 175;
 80011f0:	4b3e      	ldr	r3, [pc, #248]	@ (80012ec <main+0x3f4>)
 80011f2:	22af      	movs	r2, #175	@ 0xaf
 80011f4:	601a      	str	r2, [r3, #0]
				direction = 1;
 80011f6:	4b3e      	ldr	r3, [pc, #248]	@ (80012f0 <main+0x3f8>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	e01b      	b.n	8001236 <main+0x33e>
			}
		}
//		十字キー下ボタン
		else if (DualShock_data[1][4]) {
 80011fe:	4b3d      	ldr	r3, [pc, #244]	@ (80012f4 <main+0x3fc>)
 8001200:	7b1b      	ldrb	r3, [r3, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d011      	beq.n	800122a <main+0x332>
//			printf("%d \r\n",FilingMechanism_data[0][2]);
//			後ろのリミットスイッチ
			if (FilingMechanism_data[0][2]) {
 8001206:	4b3c      	ldr	r3, [pc, #240]	@ (80012f8 <main+0x400>)
 8001208:	789b      	ldrb	r3, [r3, #2]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d006      	beq.n	800121c <main+0x324>
				s_power = 0;
 800120e:	4b37      	ldr	r3, [pc, #220]	@ (80012ec <main+0x3f4>)
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
				direction = 0;
 8001214:	4b36      	ldr	r3, [pc, #216]	@ (80012f0 <main+0x3f8>)
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e00c      	b.n	8001236 <main+0x33e>
			} else {
				s_power = 175;
 800121c:	4b33      	ldr	r3, [pc, #204]	@ (80012ec <main+0x3f4>)
 800121e:	22af      	movs	r2, #175	@ 0xaf
 8001220:	601a      	str	r2, [r3, #0]
				direction = 0;
 8001222:	4b33      	ldr	r3, [pc, #204]	@ (80012f0 <main+0x3f8>)
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	e005      	b.n	8001236 <main+0x33e>
			}
		}
//		想定していない状態なら止める
		else {
			s_power = 0;
 800122a:	4b30      	ldr	r3, [pc, #192]	@ (80012ec <main+0x3f4>)
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
			direction = 0;
 8001230:	4b2f      	ldr	r3, [pc, #188]	@ (80012f0 <main+0x3f8>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
		}
//		電源基盤の電圧が低かったらCAN_TXで送る値をすべて0に
		if (Electrical_data[0] || Electrical_data[1]) {
 8001236:	4b31      	ldr	r3, [pc, #196]	@ (80012fc <main+0x404>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <main+0x34e>
 800123e:	4b2f      	ldr	r3, [pc, #188]	@ (80012fc <main+0x404>)
 8001240:	785b      	ldrb	r3, [r3, #1]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d011      	beq.n	800126a <main+0x372>
			fl_power = 0;
 8001246:	4b2e      	ldr	r3, [pc, #184]	@ (8001300 <main+0x408>)
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
			fr_power = 0;
 800124c:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <main+0x40c>)
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
			bl_power = 0;
 8001252:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <main+0x410>)
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
			fr_power = 0;
 8001258:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <main+0x40c>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
			s_power = 0;
 800125e:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <main+0x3f4>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
			Fservo_angle = 20;
 8001264:	4b29      	ldr	r3, [pc, #164]	@ (800130c <main+0x414>)
 8001266:	2214      	movs	r2, #20
 8001268:	601a      	str	r2, [r3, #0]
//			Bservo_angle = 20;
//			Gservo_angle = 0;
		}

//      足回り前
		CAN_TX(AB_ID, abs(fl_power), fl_state, abs(fr_power), fr_state, 0);
 800126a:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <main+0x408>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001272:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001276:	4b26      	ldr	r3, [pc, #152]	@ (8001310 <main+0x418>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b22      	ldr	r3, [pc, #136]	@ (8001304 <main+0x40c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8001282:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8001286:	4b23      	ldr	r3, [pc, #140]	@ (8001314 <main+0x41c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2400      	movs	r4, #0
 800128c:	9401      	str	r4, [sp, #4]
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	4603      	mov	r3, r0
 8001292:	2003      	movs	r0, #3
 8001294:	f000 fb46 	bl	8001924 <CAN_TX>
//      足回り後ろ
		CAN_TX(CD_ID, abs(bl_power), bl_state, abs(br_power), br_state, Gservo_angle);
 8001298:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <main+0x410>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80012a0:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80012a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001318 <main+0x420>)
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <main+0x424>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 80012b0:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 80012b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001320 <main+0x428>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001324 <main+0x42c>)
 80012ba:	6812      	ldr	r2, [r2, #0]
 80012bc:	9201      	str	r2, [sp, #4]
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4623      	mov	r3, r4
 80012c2:	4602      	mov	r2, r0
 80012c4:	2004      	movs	r0, #4
 80012c6:	f000 fb2d 	bl	8001924 <CAN_TX>
//		発射機構前
		CAN_TX(FFIRING_ID, s_power, direction, 0, 0, Fservo_angle);
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <main+0x3f4>)
 80012cc:	6819      	ldr	r1, [r3, #0]
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <main+0x3f8>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <main+0x414>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	2300      	movs	r3, #0
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2300      	movs	r3, #0
 80012de:	2005      	movs	r0, #5
 80012e0:	f000 fb20 	bl	8001924 <CAN_TX>
//		発射機構後ろ
//		CAN_TX(BFIRING_ID, 0, 0, s_power, direction, Bservo_angle);
//		グライダー
//		CAN_TX(GFIRING_ID, 0, 0, 0, 0, Gservo_angle);

		HAL_Delay(5);
 80012e4:	2005      	movs	r0, #5
 80012e6:	f000 fe77 	bl	8001fd8 <HAL_Delay>
	while (1) {
 80012ea:	e622      	b.n	8000f32 <main+0x3a>
 80012ec:	2000030c 	.word	0x2000030c
 80012f0:	20000310 	.word	0x20000310
 80012f4:	20000354 	.word	0x20000354
 80012f8:	2000036c 	.word	0x2000036c
 80012fc:	20000384 	.word	0x20000384
 8001300:	2000032c 	.word	0x2000032c
 8001304:	20000330 	.word	0x20000330
 8001308:	20000334 	.word	0x20000334
 800130c:	2000034c 	.word	0x2000034c
 8001310:	20000318 	.word	0x20000318
 8001314:	2000031c 	.word	0x2000031c
 8001318:	20000320 	.word	0x20000320
 800131c:	20000338 	.word	0x20000338
 8001320:	20000324 	.word	0x20000324
 8001324:	20000350 	.word	0x20000350

08001328 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b096      	sub	sp, #88	@ 0x58
 800132c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	2244      	movs	r2, #68	@ 0x44
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f006 f805 	bl	8007346 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800133c:	463b      	mov	r3, r7
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800134a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800134e:	f002 ff5b 	bl	8004208 <HAL_PWREx_ControlVoltageScaling>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8001358:	f000 fb30 	bl	80019bc <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800135c:	2302      	movs	r3, #2
 800135e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001364:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001366:	2310      	movs	r3, #16
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136a:	2302      	movs	r3, #2
 800136c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800136e:	2302      	movs	r3, #2
 8001370:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001372:	2301      	movs	r3, #1
 8001374:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 15;
 8001376:	230f      	movs	r3, #15
 8001378:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800137a:	2307      	movs	r3, #7
 800137c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800137e:	2302      	movs	r3, #2
 8001380:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8001382:	2304      	movs	r3, #4
 8001384:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4618      	mov	r0, r3
 800138c:	f002 ff92 	bl	80042b4 <HAL_RCC_OscConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x72>
		Error_Handler();
 8001396:	f000 fb11 	bl	80019bc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800139a:	230f      	movs	r3, #15
 800139c:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800139e:	2303      	movs	r3, #3
 80013a0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013aa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80013b0:	463b      	mov	r3, r7
 80013b2:	2103      	movs	r1, #3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f003 fb91 	bl	8004adc <HAL_RCC_ClockConfig>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <SystemClock_Config+0x9c>
		Error_Handler();
 80013c0:	f000 fafc 	bl	80019bc <Error_Handler>
	}
}
 80013c4:	bf00      	nop
 80013c6:	3758      	adds	r7, #88	@ 0x58
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80013d2:	4b27      	ldr	r3, [pc, #156]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013d4:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <MX_CAN1_Init+0xa8>)
 80013d6:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 80013d8:	4b25      	ldr	r3, [pc, #148]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013da:	2203      	movs	r2, #3
 80013dc:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80013de:	4b24      	ldr	r3, [pc, #144]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013e4:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 80013ea:	4b21      	ldr	r3, [pc, #132]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013ec:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 80013f0:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80013f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013f4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013f8:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80013fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001470 <MX_CAN1_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <MX_CAN1_Init+0xa4>)
 8001402:	2200      	movs	r2, #0
 8001404:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001406:	4b1a      	ldr	r3, [pc, #104]	@ (8001470 <MX_CAN1_Init+0xa4>)
 8001408:	2200      	movs	r2, #0
 800140a:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 800140c:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <MX_CAN1_Init+0xa4>)
 800140e:	2200      	movs	r2, #0
 8001410:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001412:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <MX_CAN1_Init+0xa4>)
 8001414:	2200      	movs	r2, #0
 8001416:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001418:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <MX_CAN1_Init+0xa4>)
 800141a:	2200      	movs	r2, #0
 800141c:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800141e:	4814      	ldr	r0, [pc, #80]	@ (8001470 <MX_CAN1_Init+0xa4>)
 8001420:	f000 fdfe 	bl	8002020 <HAL_CAN_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_CAN1_Init+0x62>
		Error_Handler();
 800142a:	f000 fac7 	bl	80019bc <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	CAN_FilterTypeDef filter;
	filter.FilterIdHigh = fId1;                  // フィルターID1
 800142e:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_CAN1_Init+0xac>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = fId2;                  // フィルターID2
 8001434:	4b11      	ldr	r3, [pc, #68]	@ (800147c <MX_CAN1_Init+0xb0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = fId3;                  // フィルターID3
 800143a:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <MX_CAN1_Init+0xb4>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = fId4;                  // フィルターID4
 8001440:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <MX_CAN1_Init+0xb8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
	filter.FilterScale = CAN_FILTERSCALE_16BIT; // 16モード
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;      // FIFO0へ格納
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
	filter.FilterBank = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
	filter.FilterMode = CAN_FILTERMODE_IDLIST; // IDリストモード
 8001452:	2301      	movs	r3, #1
 8001454:	61bb      	str	r3, [r7, #24]
	filter.SlaveStartFilterBank = 14;
 8001456:	230e      	movs	r3, #14
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
	filter.FilterActivation = ENABLE;
 800145a:	2301      	movs	r3, #1
 800145c:	623b      	str	r3, [r7, #32]
	HAL_CAN_ConfigFilter(&hcan1, &filter);
 800145e:	463b      	mov	r3, r7
 8001460:	4619      	mov	r1, r3
 8001462:	4803      	ldr	r0, [pc, #12]	@ (8001470 <MX_CAN1_Init+0xa4>)
 8001464:	f000 fed7 	bl	8002216 <HAL_CAN_ConfigFilter>
	/* USER CODE END CAN1_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	@ 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200001fc 	.word	0x200001fc
 8001474:	40006400 	.word	0x40006400
 8001478:	20000300 	.word	0x20000300
 800147c:	20000000 	.word	0x20000000
 8001480:	20000004 	.word	0x20000004
 8001484:	20000304 	.word	0x20000304

08001488 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800148c:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <MX_I2C1_Init+0x74>)
 800148e:	4a1c      	ldr	r2, [pc, #112]	@ (8001500 <MX_I2C1_Init+0x78>)
 8001490:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x60101017;
 8001492:	4b1a      	ldr	r3, [pc, #104]	@ (80014fc <MX_I2C1_Init+0x74>)
 8001494:	4a1b      	ldr	r2, [pc, #108]	@ (8001504 <MX_I2C1_Init+0x7c>)
 8001496:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001498:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <MX_I2C1_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149e:	4b17      	ldr	r3, [pc, #92]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80014aa:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b6:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80014c2:	480e      	ldr	r0, [pc, #56]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014c4:	f001 ff62 	bl	800338c <HAL_I2C_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_I2C1_Init+0x4a>
		Error_Handler();
 80014ce:	f000 fa75 	bl	80019bc <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80014d2:	2100      	movs	r1, #0
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014d6:	f002 fdf2 	bl	80040be <HAL_I2CEx_ConfigAnalogFilter>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80014e0:	f000 fa6c 	bl	80019bc <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80014e4:	2100      	movs	r1, #0
 80014e6:	4805      	ldr	r0, [pc, #20]	@ (80014fc <MX_I2C1_Init+0x74>)
 80014e8:	f002 fe34 	bl	8004154 <HAL_I2CEx_ConfigDigitalFilter>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_I2C1_Init+0x6e>
		Error_Handler();
 80014f2:	f000 fa63 	bl	80019bc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000224 	.word	0x20000224
 8001500:	40005400 	.word	0x40005400
 8001504:	60101017 	.word	0x60101017

08001508 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800150e:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <MX_USART2_UART_Init+0x5c>)
 8001510:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001514:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001518:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800151a:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001520:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001526:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800152e:	220c      	movs	r2, #12
 8001530:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001540:	2200      	movs	r2, #0
 8001542:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001546:	2200      	movs	r2, #0
 8001548:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800154a:	4805      	ldr	r0, [pc, #20]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800154c:	f004 f826 	bl	800559c <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001556:	f000 fa31 	bl	80019bc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000278 	.word	0x20000278
 8001564:	40004400 	.word	0x40004400

08001568 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	4b47      	ldr	r3, [pc, #284]	@ (800169c <MX_GPIO_Init+0x134>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	4a46      	ldr	r2, [pc, #280]	@ (800169c <MX_GPIO_Init+0x134>)
 8001584:	f043 0304 	orr.w	r3, r3, #4
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158a:	4b44      	ldr	r3, [pc, #272]	@ (800169c <MX_GPIO_Init+0x134>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001596:	4b41      	ldr	r3, [pc, #260]	@ (800169c <MX_GPIO_Init+0x134>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	4a40      	ldr	r2, [pc, #256]	@ (800169c <MX_GPIO_Init+0x134>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a2:	4b3e      	ldr	r3, [pc, #248]	@ (800169c <MX_GPIO_Init+0x134>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	4b3b      	ldr	r3, [pc, #236]	@ (800169c <MX_GPIO_Init+0x134>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	4a3a      	ldr	r2, [pc, #232]	@ (800169c <MX_GPIO_Init+0x134>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ba:	4b38      	ldr	r3, [pc, #224]	@ (800169c <MX_GPIO_Init+0x134>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	4b35      	ldr	r3, [pc, #212]	@ (800169c <MX_GPIO_Init+0x134>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	4a34      	ldr	r2, [pc, #208]	@ (800169c <MX_GPIO_Init+0x134>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d2:	4b32      	ldr	r3, [pc, #200]	@ (800169c <MX_GPIO_Init+0x134>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin | SMPS_V1_Pin | SMPS_SW_Pin,
 80015de:	2200      	movs	r2, #0
 80015e0:	21b0      	movs	r1, #176	@ 0xb0
 80015e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e6:	f001 feb9 	bl	800335c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED1_Pin | LD4_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80015f0:	482b      	ldr	r0, [pc, #172]	@ (80016a0 <MX_GPIO_Init+0x138>)
 80015f2:	f001 feb3 	bl	800335c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LED3_Pin | LED4_Pin | LED2_Pin, GPIO_PIN_RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80015fc:	4829      	ldr	r0, [pc, #164]	@ (80016a4 <MX_GPIO_Init+0x13c>)
 80015fe:	f001 fead 	bl	800335c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001606:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001608:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800160c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4822      	ldr	r0, [pc, #136]	@ (80016a4 <MX_GPIO_Init+0x13c>)
 800161a:	f001 fd25 	bl	8003068 <HAL_GPIO_Init>

	/*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
	GPIO_InitStruct.Pin = SMPS_EN_Pin | SMPS_V1_Pin | SMPS_SW_Pin;
 800161e:	23b0      	movs	r3, #176	@ 0xb0
 8001620:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001638:	f001 fd16 	bl	8003068 <HAL_GPIO_Init>

	/*Configure GPIO pin : SMPS_PG_Pin */
	GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800163c:	2340      	movs	r3, #64	@ 0x40
 800163e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001640:	2300      	movs	r3, #0
 8001642:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001644:	2301      	movs	r3, #1
 8001646:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	4619      	mov	r1, r3
 800164e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001652:	f001 fd09 	bl	8003068 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED1_Pin LD4_Pin */
	GPIO_InitStruct.Pin = LED1_Pin | LD4_Pin;
 8001656:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800165a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	2301      	movs	r3, #1
 800165e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	4619      	mov	r1, r3
 800166e:	480c      	ldr	r0, [pc, #48]	@ (80016a0 <MX_GPIO_Init+0x138>)
 8001670:	f001 fcfa 	bl	8003068 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED3_Pin LED4_Pin LED2_Pin */
	GPIO_InitStruct.Pin = LED3_Pin | LED4_Pin | LED2_Pin;
 8001674:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001678:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	2301      	movs	r3, #1
 800167c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	4619      	mov	r1, r3
 800168c:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <MX_GPIO_Init+0x13c>)
 800168e:	f001 fceb 	bl	8003068 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001692:	bf00      	nop
 8001694:	3728      	adds	r7, #40	@ 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40021000 	.word	0x40021000
 80016a0:	48000400 	.word	0x48000400
 80016a4:	48000800 	.word	0x48000800

080016a8 <flip>:

/* USER CODE BEGIN 4 */
//値弾く関数
int flip(int flip_num) {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	if (flip_num <= HAJIKU && -HAJIKU <= flip_num) {
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b32      	cmp	r3, #50	@ 0x32
 80016b4:	dc06      	bgt.n	80016c4 <flip+0x1c>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f113 0f32 	cmn.w	r3, #50	@ 0x32
 80016bc:	db02      	blt.n	80016c4 <flip+0x1c>
		flip_num = 0;
 80016be:	2300      	movs	r3, #0
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	e00c      	b.n	80016de <flip+0x36>
	} else if (flip_num <= MIN) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f113 0ff9 	cmn.w	r3, #249	@ 0xf9
 80016ca:	da03      	bge.n	80016d4 <flip+0x2c>
		flip_num = MIN;
 80016cc:	f06f 03f9 	mvn.w	r3, #249	@ 0xf9
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	e004      	b.n	80016de <flip+0x36>
	} else if (flip_num >= MAX) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2bf9      	cmp	r3, #249	@ 0xf9
 80016d8:	dd01      	ble.n	80016de <flip+0x36>
		flip_num = MAX;
 80016da:	23fa      	movs	r3, #250	@ 0xfa
 80016dc:	607b      	str	r3, [r7, #4]
	}
	return flip_num;
 80016de:	687b      	ldr	r3, [r7, #4]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <tflip>:

//L2R2の弾く値の設定
int tflip(int tflip_num) {
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	if (tflip_num <= 10 && -10 <= tflip_num) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b0a      	cmp	r3, #10
 80016f8:	dc06      	bgt.n	8001708 <tflip+0x1c>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f113 0f0a 	cmn.w	r3, #10
 8001700:	db02      	blt.n	8001708 <tflip+0x1c>
		tflip_num = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	e00c      	b.n	8001722 <tflip+0x36>
	} else if (tflip_num <= MIN) {
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f113 0ff9 	cmn.w	r3, #249	@ 0xf9
 800170e:	da03      	bge.n	8001718 <tflip+0x2c>
		tflip_num = MIN;
 8001710:	f06f 03f9 	mvn.w	r3, #249	@ 0xf9
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	e004      	b.n	8001722 <tflip+0x36>
	} else if (tflip_num >= MAX) {
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2bf9      	cmp	r3, #249	@ 0xf9
 800171c:	dd01      	ble.n	8001722 <tflip+0x36>
		tflip_num = MAX;
 800171e:	23fa      	movs	r3, #250	@ 0xfa
 8001720:	607b      	str	r3, [r7, #4]
	}
	return tflip_num;
 8001722:	687b      	ldr	r3, [r7, #4]
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <all_state>:

//モーターの方向指定関数
int all_state(int num) {
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	if (num >= 0) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	db03      	blt.n	8001746 <all_state+0x16>
		state = 0;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <all_state+0x2c>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	e002      	b.n	800174c <all_state+0x1c>
	} else {
		state = 1;
 8001746:	4b05      	ldr	r3, [pc, #20]	@ (800175c <all_state+0x2c>)
 8001748:	2201      	movs	r2, #1
 800174a:	601a      	str	r2, [r3, #0]
	}
	return state;
 800174c:	4b03      	ldr	r3, [pc, #12]	@ (800175c <all_state+0x2c>)
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	4618      	mov	r0, r3
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	20000314 	.word	0x20000314

08001760 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can_RX
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b08c      	sub	sp, #48	@ 0x30
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8001768:	2201      	movs	r2, #1
 800176a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800176e:	4867      	ldr	r0, [pc, #412]	@ (800190c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8001770:	f001 fdf4 	bl	800335c <HAL_GPIO_WritePin>
	int i = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, RxData)
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	f107 0210 	add.w	r2, r7, #16
 8001780:	2100      	movs	r1, #0
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f000 ff5a 	bl	800263c <HAL_CAN_GetRxMessage>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	f040 80ba 	bne.w	8001904 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
			== HAL_OK) {
		id = RxHeader.StdId; // ID
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4a5f      	ldr	r2, [pc, #380]	@ (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8001794:	6013      	str	r3, [r2, #0]
//		PS4コントローラーの値の取得
		if (id == 0x000) {
 8001796:	4b5e      	ldr	r3, [pc, #376]	@ (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d14b      	bne.n	8001836 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017a4:	485b      	ldr	r0, [pc, #364]	@ (8001914 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 80017a6:	f001 fdd9 	bl	800335c <HAL_GPIO_WritePin>
			if (RxData[0] == 1) {
 80017aa:	7a3b      	ldrb	r3, [r7, #8]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d113      	bne.n	80017d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
				for (i = 0; i <= 7; i++) {
 80017b0:	2300      	movs	r3, #0
 80017b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017b4:	e00c      	b.n	80017d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
					DualShock_data[0][i] = RxData[i];
 80017b6:	f107 0208 	add.w	r2, r7, #8
 80017ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017bc:	4413      	add	r3, r2
 80017be:	7819      	ldrb	r1, [r3, #0]
 80017c0:	4a55      	ldr	r2, [pc, #340]	@ (8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 80017c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c4:	4413      	add	r3, r2
 80017c6:	460a      	mov	r2, r1
 80017c8:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 80017ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017cc:	3301      	adds	r3, #1
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	2b07      	cmp	r3, #7
 80017d4:	ddef      	ble.n	80017b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
 80017d6:	e02e      	b.n	8001836 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				}
			} else if (RxData[0] == 2) {
 80017d8:	7a3b      	ldrb	r3, [r7, #8]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d114      	bne.n	8001808 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>
				for (i = 0; i <= 7; i++) {
 80017de:	2300      	movs	r3, #0
 80017e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017e2:	e00d      	b.n	8001800 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
					DualShock_data[1][i] = RxData[i];
 80017e4:	f107 0208 	add.w	r2, r7, #8
 80017e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ea:	4413      	add	r3, r2
 80017ec:	7819      	ldrb	r1, [r3, #0]
 80017ee:	4a4a      	ldr	r2, [pc, #296]	@ (8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 80017f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f2:	4413      	add	r3, r2
 80017f4:	3308      	adds	r3, #8
 80017f6:	460a      	mov	r2, r1
 80017f8:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 80017fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017fc:	3301      	adds	r3, #1
 80017fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001802:	2b07      	cmp	r3, #7
 8001804:	ddee      	ble.n	80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
 8001806:	e016      	b.n	8001836 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				}
			} else if (RxData[0] == 3) {
 8001808:	7a3b      	ldrb	r3, [r7, #8]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d113      	bne.n	8001836 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				for (i = 0; i <= 7; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001812:	e00d      	b.n	8001830 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>
					DualShock_data[2][i] = RxData[i];
 8001814:	f107 0208 	add.w	r2, r7, #8
 8001818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181a:	4413      	add	r3, r2
 800181c:	7819      	ldrb	r1, [r3, #0]
 800181e:	4a3e      	ldr	r2, [pc, #248]	@ (8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8001820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001822:	4413      	add	r3, r2
 8001824:	3310      	adds	r3, #16
 8001826:	460a      	mov	r2, r1
 8001828:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 800182a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800182c:	3301      	adds	r3, #1
 800182e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001832:	2b07      	cmp	r3, #7
 8001834:	ddee      	ble.n	8001814 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
				}
			}
		}
//		ばねハブの値の取得
//		IDはDIPスイッチで決定
		if (id == 0x100) {
 8001836:	4b36      	ldr	r3, [pc, #216]	@ (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800183e:	d149      	bne.n	80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001846:	4833      	ldr	r0, [pc, #204]	@ (8001914 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8001848:	f001 fd88 	bl	800335c <HAL_GPIO_WritePin>
			if (RxData[0] == 5) {
 800184c:	7a3b      	ldrb	r3, [r7, #8]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d112      	bne.n	8001878 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
				for (i = 0; i <= 7; i++) {
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001856:	e00c      	b.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
					FilingMechanism_data[0][i] = RxData[i];
 8001858:	f107 0208 	add.w	r2, r7, #8
 800185c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185e:	4413      	add	r3, r2
 8001860:	7819      	ldrb	r1, [r3, #0]
 8001862:	4a2e      	ldr	r2, [pc, #184]	@ (800191c <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8001864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001866:	4413      	add	r3, r2
 8001868:	460a      	mov	r2, r1
 800186a:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 800186c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186e:	3301      	adds	r3, #1
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001874:	2b07      	cmp	r3, #7
 8001876:	ddef      	ble.n	8001858 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>
				}
			}
			if (RxData[0] == 6) {
 8001878:	7a3b      	ldrb	r3, [r7, #8]
 800187a:	2b06      	cmp	r3, #6
 800187c:	d113      	bne.n	80018a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x146>
				for (i = 0; i <= 7; i++) {
 800187e:	2300      	movs	r3, #0
 8001880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001882:	e00d      	b.n	80018a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>
					FilingMechanism_data[1][i] = RxData[i];
 8001884:	f107 0208 	add.w	r2, r7, #8
 8001888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188a:	4413      	add	r3, r2
 800188c:	7819      	ldrb	r1, [r3, #0]
 800188e:	4a23      	ldr	r2, [pc, #140]	@ (800191c <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8001890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001892:	4413      	add	r3, r2
 8001894:	3308      	adds	r3, #8
 8001896:	460a      	mov	r2, r1
 8001898:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 800189a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189c:	3301      	adds	r3, #1
 800189e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a2:	2b07      	cmp	r3, #7
 80018a4:	ddee      	ble.n	8001884 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
				}
			}
			if (RxData[0] == 7) {
 80018a6:	7a3b      	ldrb	r3, [r7, #8]
 80018a8:	2b07      	cmp	r3, #7
 80018aa:	d113      	bne.n	80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
				for (i = 0; i <= 7; i++) {
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018b0:	e00d      	b.n	80018ce <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
					FilingMechanism_data[2][i] = RxData[i];
 80018b2:	f107 0208 	add.w	r2, r7, #8
 80018b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b8:	4413      	add	r3, r2
 80018ba:	7819      	ldrb	r1, [r3, #0]
 80018bc:	4a17      	ldr	r2, [pc, #92]	@ (800191c <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80018be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018c0:	4413      	add	r3, r2
 80018c2:	3310      	adds	r3, #16
 80018c4:	460a      	mov	r2, r1
 80018c6:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 80018c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ca:	3301      	adds	r3, #1
 80018cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d0:	2b07      	cmp	r3, #7
 80018d2:	ddee      	ble.n	80018b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
				}
			}
		}
//		電源基盤の値の取得
		if (id == 0x200) {
 80018d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018dc:	d112      	bne.n	8001904 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
			for (i = 0; i <= 7; i++) {
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018e2:	e00c      	b.n	80018fe <HAL_CAN_RxFifo0MsgPendingCallback+0x19e>
				Electrical_data[i] = RxData[i];
 80018e4:	f107 0208 	add.w	r2, r7, #8
 80018e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ea:	4413      	add	r3, r2
 80018ec:	7819      	ldrb	r1, [r3, #0]
 80018ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001920 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 80018f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f2:	4413      	add	r3, r2
 80018f4:	460a      	mov	r2, r1
 80018f6:	701a      	strb	r2, [r3, #0]
			for (i = 0; i <= 7; i++) {
 80018f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018fa:	3301      	adds	r3, #1
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001900:	2b07      	cmp	r3, #7
 8001902:	ddef      	ble.n	80018e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>
			}
		}
	}
}
 8001904:	bf00      	nop
 8001906:	3730      	adds	r7, #48	@ 0x30
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	48000400 	.word	0x48000400
 8001910:	20000308 	.word	0x20000308
 8001914:	48000800 	.word	0x48000800
 8001918:	20000354 	.word	0x20000354
 800191c:	2000036c 	.word	0x2000036c
 8001920:	20000384 	.word	0x20000384

08001924 <CAN_TX>:

//can_TX
void CAN_TX(uint8_t stm_id, int m1, int direction1, int m2, int direction2, int servo_angle) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b08e      	sub	sp, #56	@ 0x38
 8001928:	af00      	add	r7, sp, #0
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	4603      	mov	r3, r0
 8001932:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, SET);
 8001934:	2201      	movs	r2, #1
 8001936:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800193a:	481e      	ldr	r0, [pc, #120]	@ (80019b4 <CAN_TX+0x90>)
 800193c:	f001 fd0e 	bl	800335c <HAL_GPIO_WritePin>
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	uint8_t TxData[8];
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 8001940:	481d      	ldr	r0, [pc, #116]	@ (80019b8 <CAN_TX+0x94>)
 8001942:	f000 fe46 	bl	80025d2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d02e      	beq.n	80019aa <CAN_TX+0x86>
		TxHeader.StdId = stm_id;                 // CAN ID
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	623b      	str	r3, [r7, #32]
		TxHeader.RTR = CAN_RTR_DATA;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	@ 0x2c
		TxHeader.IDE = CAN_ID_STD;
 8001954:	2300      	movs	r3, #0
 8001956:	62bb      	str	r3, [r7, #40]	@ 0x28
		TxHeader.DLC = 8;
 8001958:	2308      	movs	r3, #8
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
		TxHeader.TransmitGlobalTime = DISABLE;  // ???
 800195c:	2300      	movs	r3, #0
 800195e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
		TxData[0] = m1;
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	753b      	strb	r3, [r7, #20]
		TxData[1] = direction1;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	757b      	strb	r3, [r7, #21]
		TxData[2] = m2;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	75bb      	strb	r3, [r7, #22]
		TxData[3] = direction2;
 8001974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001976:	b2db      	uxtb	r3, r3
 8001978:	75fb      	strb	r3, [r7, #23]
		TxData[4] = servo_angle;
 800197a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800197c:	b2db      	uxtb	r3, r3
 800197e:	763b      	strb	r3, [r7, #24]
		TxData[5] = servo_angle;
 8001980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001982:	b2db      	uxtb	r3, r3
 8001984:	767b      	strb	r3, [r7, #25]
		TxData[6] = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	76bb      	strb	r3, [r7, #26]
		TxData[7] = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	76fb      	strb	r3, [r7, #27]
		if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox)
 800198e:	f107 031c 	add.w	r3, r7, #28
 8001992:	f107 0214 	add.w	r2, r7, #20
 8001996:	f107 0120 	add.w	r1, r7, #32
 800199a:	4807      	ldr	r0, [pc, #28]	@ (80019b8 <CAN_TX+0x94>)
 800199c:	f000 fd49 	bl	8002432 <HAL_CAN_AddTxMessage>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <CAN_TX+0x86>
				!= HAL_OK) {
			Error_Handler();
 80019a6:	f000 f809 	bl	80019bc <Error_Handler>
		}
	}
}
 80019aa:	bf00      	nop
 80019ac:	3738      	adds	r7, #56	@ 0x38
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	48000800 	.word	0x48000800
 80019b8:	200001fc 	.word	0x200001fc

080019bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c0:	b672      	cpsid	i
}
 80019c2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <Error_Handler+0x8>

080019c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ce:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <HAL_MspInit+0x44>)
 80019d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d2:	4a0e      	ldr	r2, [pc, #56]	@ (8001a0c <HAL_MspInit+0x44>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019da:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <HAL_MspInit+0x44>)
 80019dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	607b      	str	r3, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <HAL_MspInit+0x44>)
 80019e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ea:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <HAL_MspInit+0x44>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_MspInit+0x44>)
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a20      	ldr	r2, [pc, #128]	@ (8001ab0 <HAL_CAN_MspInit+0xa0>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d139      	bne.n	8001aa6 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a32:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a36:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4e:	4a19      	ldr	r2, [pc, #100]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a56:	4b17      	ldr	r3, [pc, #92]	@ (8001ab4 <HAL_CAN_MspInit+0xa4>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a62:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001a74:	2309      	movs	r3, #9
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a82:	f001 faf1 	bl	8003068 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	2014      	movs	r0, #20
 8001a8c:	f001 fa29 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001a90:	2014      	movs	r0, #20
 8001a92:	f001 fa42 	bl	8002f1a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2100      	movs	r1, #0
 8001a9a:	2015      	movs	r0, #21
 8001a9c:	f001 fa21 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001aa0:	2015      	movs	r0, #21
 8001aa2:	f001 fa3a 	bl	8002f1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001aa6:	bf00      	nop
 8001aa8:	3728      	adds	r7, #40	@ 0x28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40006400 	.word	0x40006400
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0a2      	sub	sp, #136	@ 0x88
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2260      	movs	r2, #96	@ 0x60
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f005 fc34 	bl	8007346 <memset>
  if(hi2c->Instance==I2C1)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a28      	ldr	r2, [pc, #160]	@ (8001b84 <HAL_I2C_MspInit+0xcc>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d149      	bne.n	8001b7c <HAL_I2C_MspInit+0xc4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ae8:	2340      	movs	r3, #64	@ 0x40
 8001aea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001aec:	2300      	movs	r3, #0
 8001aee:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4618      	mov	r0, r3
 8001af6:	f003 fa15 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b00:	f7ff ff5c 	bl	80019bc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b08:	4a1f      	ldr	r2, [pc, #124]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b10:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	613b      	str	r3, [r7, #16]
 8001b1a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b1c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b20:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b22:	2312      	movs	r3, #18
 8001b24:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b30:	2304      	movs	r3, #4
 8001b32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b40:	f001 fa92 	bl	8003068 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b44:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	4a0f      	ldr	r2, [pc, #60]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b50:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <HAL_I2C_MspInit+0xd0>)
 8001b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2100      	movs	r1, #0
 8001b60:	201f      	movs	r0, #31
 8001b62:	f001 f9be 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b66:	201f      	movs	r0, #31
 8001b68:	f001 f9d7 	bl	8002f1a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2100      	movs	r1, #0
 8001b70:	2020      	movs	r0, #32
 8001b72:	f001 f9b6 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001b76:	2020      	movs	r0, #32
 8001b78:	f001 f9cf 	bl	8002f1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b7c:	bf00      	nop
 8001b7e:	3788      	adds	r7, #136	@ 0x88
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40005400 	.word	0x40005400
 8001b88:	40021000 	.word	0x40021000

08001b8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b0a2      	sub	sp, #136	@ 0x88
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2260      	movs	r2, #96	@ 0x60
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f005 fbca 	bl	8007346 <memset>
  if(huart->Instance==USART2)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a24      	ldr	r2, [pc, #144]	@ (8001c48 <HAL_UART_MspInit+0xbc>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d140      	bne.n	8001c3e <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f003 f9ab 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bd4:	f7ff fef2 	bl	80019bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001bde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001be2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be4:	4b19      	ldr	r3, [pc, #100]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	4b16      	ldr	r3, [pc, #88]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf4:	4a15      	ldr	r2, [pc, #84]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfc:	4b13      	ldr	r3, [pc, #76]	@ (8001c4c <HAL_UART_MspInit+0xc0>)
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c08:	230c      	movs	r3, #12
 8001c0a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c14:	2303      	movs	r3, #3
 8001c16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c20:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001c24:	4619      	mov	r1, r3
 8001c26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c2a:	f001 fa1d 	bl	8003068 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2100      	movs	r1, #0
 8001c32:	2026      	movs	r0, #38	@ 0x26
 8001c34:	f001 f955 	bl	8002ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c38:	2026      	movs	r0, #38	@ 0x26
 8001c3a:	f001 f96e 	bl	8002f1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c3e:	bf00      	nop
 8001c40:	3788      	adds	r7, #136	@ 0x88
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40004400 	.word	0x40004400
 8001c4c:	40021000 	.word	0x40021000

08001c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <NMI_Handler+0x4>

08001c58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <HardFault_Handler+0x4>

08001c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <MemManage_Handler+0x4>

08001c68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <BusFault_Handler+0x4>

08001c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <UsageFault_Handler+0x4>

08001c78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ca6:	f000 f977 	bl	8001f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cb4:	4802      	ldr	r0, [pc, #8]	@ (8001cc0 <CAN1_RX0_IRQHandler+0x10>)
 8001cb6:	f000 fe09 	bl	80028cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200001fc 	.word	0x200001fc

08001cc4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <CAN1_RX1_IRQHandler+0x10>)
 8001cca:	f000 fdff 	bl	80028cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200001fc 	.word	0x200001fc

08001cd8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001cdc:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <I2C1_EV_IRQHandler+0x10>)
 8001cde:	f001 fbf0 	bl	80034c2 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000224 	.word	0x20000224

08001cec <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001cf0:	4802      	ldr	r0, [pc, #8]	@ (8001cfc <I2C1_ER_IRQHandler+0x10>)
 8001cf2:	f001 fc00 	bl	80034f6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000224 	.word	0x20000224

08001d00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d04:	4802      	ldr	r0, [pc, #8]	@ (8001d10 <USART2_IRQHandler+0x10>)
 8001d06:	f003 fd21 	bl	800574c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000278 	.word	0x20000278

08001d14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return 1;
 8001d18:	2301      	movs	r3, #1
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_kill>:

int _kill(int pid, int sig)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d2e:	f005 fb5d 	bl	80073ec <__errno>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2216      	movs	r2, #22
 8001d36:	601a      	str	r2, [r3, #0]
  return -1;
 8001d38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <_exit>:

void _exit (int status)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ffe7 	bl	8001d24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d56:	bf00      	nop
 8001d58:	e7fd      	b.n	8001d56 <_exit+0x12>

08001d5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b086      	sub	sp, #24
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	e00a      	b.n	8001d82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6c:	f3af 8000 	nop.w
 8001d70:	4601      	mov	r1, r0
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	60ba      	str	r2, [r7, #8]
 8001d78:	b2ca      	uxtb	r2, r1
 8001d7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	dbf0      	blt.n	8001d6c <_read+0x12>
  }

  return len;
 8001d8a:	687b      	ldr	r3, [r7, #4]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_isatty>:

int _isatty(int file)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b085      	sub	sp, #20
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e04:	4a14      	ldr	r2, [pc, #80]	@ (8001e58 <_sbrk+0x5c>)
 8001e06:	4b15      	ldr	r3, [pc, #84]	@ (8001e5c <_sbrk+0x60>)
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e10:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <_sbrk+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <_sbrk+0x64>)
 8001e1a:	4a12      	ldr	r2, [pc, #72]	@ (8001e64 <_sbrk+0x68>)
 8001e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e1e:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <_sbrk+0x64>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d207      	bcs.n	8001e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e2c:	f005 fade 	bl	80073ec <__errno>
 8001e30:	4603      	mov	r3, r0
 8001e32:	220c      	movs	r2, #12
 8001e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e009      	b.n	8001e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e3c:	4b08      	ldr	r3, [pc, #32]	@ (8001e60 <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e42:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a05      	ldr	r2, [pc, #20]	@ (8001e60 <_sbrk+0x64>)
 8001e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20010000 	.word	0x20010000
 8001e5c:	00000400 	.word	0x00000400
 8001e60:	2000038c 	.word	0x2000038c
 8001e64:	200004e0 	.word	0x200004e0

08001e68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <SystemInit+0x20>)
 8001e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <SystemInit+0x20>)
 8001e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ec4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e90:	f7ff ffea 	bl	8001e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e94:	480c      	ldr	r0, [pc, #48]	@ (8001ec8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e96:	490d      	ldr	r1, [pc, #52]	@ (8001ecc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed0 <LoopForever+0xe>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e9c:	e002      	b.n	8001ea4 <LoopCopyDataInit>

08001e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea2:	3304      	adds	r3, #4

08001ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea8:	d3f9      	bcc.n	8001e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eac:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed8 <LoopForever+0x16>)
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb0:	e001      	b.n	8001eb6 <LoopFillZerobss>

08001eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb4:	3204      	adds	r2, #4

08001eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb8:	d3fb      	bcc.n	8001eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eba:	f005 fa9d 	bl	80073f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ebe:	f7ff f81b 	bl	8000ef8 <main>

08001ec2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ec2:	e7fe      	b.n	8001ec2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ec4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ecc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ed0:	08009568 	.word	0x08009568
  ldr r2, =_sbss
 8001ed4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ed8:	200004e0 	.word	0x200004e0

08001edc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001edc:	e7fe      	b.n	8001edc <ADC1_IRQHandler>
	...

08001ee0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eea:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <HAL_Init+0x3c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a0b      	ldr	r2, [pc, #44]	@ (8001f1c <HAL_Init+0x3c>)
 8001ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef6:	2003      	movs	r0, #3
 8001ef8:	f000 ffe8 	bl	8002ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001efc:	2000      	movs	r0, #0
 8001efe:	f000 f80f 	bl	8001f20 <HAL_InitTick>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	71fb      	strb	r3, [r7, #7]
 8001f0c:	e001      	b.n	8001f12 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f0e:	f7ff fd5b 	bl	80019c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f12:	79fb      	ldrb	r3, [r7, #7]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40022000 	.word	0x40022000

08001f20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f2c:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <HAL_InitTick+0x6c>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d023      	beq.n	8001f7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f34:	4b16      	ldr	r3, [pc, #88]	@ (8001f90 <HAL_InitTick+0x70>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_InitTick+0x6c>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 fff3 	bl	8002f36 <HAL_SYSTICK_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10f      	bne.n	8001f76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b0f      	cmp	r3, #15
 8001f5a:	d809      	bhi.n	8001f70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	f04f 30ff 	mov.w	r0, #4294967295
 8001f64:	f000 ffbd 	bl	8002ee2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f68:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <HAL_InitTick+0x74>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e007      	b.n	8001f80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	73fb      	strb	r3, [r7, #15]
 8001f74:	e004      	b.n	8001f80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
 8001f7a:	e001      	b.n	8001f80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000014 	.word	0x20000014
 8001f90:	2000000c 	.word	0x2000000c
 8001f94:	20000010 	.word	0x20000010

08001f98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <HAL_IncTick+0x20>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_IncTick+0x24>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	4a04      	ldr	r2, [pc, #16]	@ (8001fbc <HAL_IncTick+0x24>)
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20000014 	.word	0x20000014
 8001fbc:	20000390 	.word	0x20000390

08001fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc4:	4b03      	ldr	r3, [pc, #12]	@ (8001fd4 <HAL_GetTick+0x14>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000390 	.word	0x20000390

08001fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fe0:	f7ff ffee 	bl	8001fc0 <HAL_GetTick>
 8001fe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff0:	d005      	beq.n	8001ffe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <HAL_Delay+0x44>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ffe:	bf00      	nop
 8002000:	f7ff ffde 	bl	8001fc0 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	429a      	cmp	r2, r3
 800200e:	d8f7      	bhi.n	8002000 <HAL_Delay+0x28>
  {
  }
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	20000014 	.word	0x20000014

08002020 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e0ed      	b.n	800220e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d102      	bne.n	8002044 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff fce6 	bl	8001a10 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0201 	orr.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002054:	f7ff ffb4 	bl	8001fc0 <HAL_GetTick>
 8002058:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800205a:	e012      	b.n	8002082 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800205c:	f7ff ffb0 	bl	8001fc0 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b0a      	cmp	r3, #10
 8002068:	d90b      	bls.n	8002082 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2205      	movs	r2, #5
 800207a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e0c5      	b.n	800220e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0e5      	beq.n	800205c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0202 	bic.w	r2, r2, #2
 800209e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020a0:	f7ff ff8e 	bl	8001fc0 <HAL_GetTick>
 80020a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020a6:	e012      	b.n	80020ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020a8:	f7ff ff8a 	bl	8001fc0 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b0a      	cmp	r3, #10
 80020b4:	d90b      	bls.n	80020ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2205      	movs	r2, #5
 80020c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e09f      	b.n	800220e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e5      	bne.n	80020a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	7e1b      	ldrb	r3, [r3, #24]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d108      	bne.n	80020f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	e007      	b.n	8002106 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	7e5b      	ldrb	r3, [r3, #25]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d108      	bne.n	8002120 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	e007      	b.n	8002130 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800212e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7e9b      	ldrb	r3, [r3, #26]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d108      	bne.n	800214a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0220 	orr.w	r2, r2, #32
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	e007      	b.n	800215a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0220 	bic.w	r2, r2, #32
 8002158:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	7edb      	ldrb	r3, [r3, #27]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d108      	bne.n	8002174 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 0210 	bic.w	r2, r2, #16
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	e007      	b.n	8002184 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 0210 	orr.w	r2, r2, #16
 8002182:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7f1b      	ldrb	r3, [r3, #28]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d108      	bne.n	800219e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f042 0208 	orr.w	r2, r2, #8
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e007      	b.n	80021ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0208 	bic.w	r2, r2, #8
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	7f5b      	ldrb	r3, [r3, #29]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d108      	bne.n	80021c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f042 0204 	orr.w	r2, r2, #4
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	e007      	b.n	80021d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0204 	bic.w	r2, r2, #4
 80021d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	ea42 0103 	orr.w	r1, r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	1e5a      	subs	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002216:	b480      	push	{r7}
 8002218:	b087      	sub	sp, #28
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3020 	ldrb.w	r3, [r3, #32]
 800222c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d003      	beq.n	800223c <HAL_CAN_ConfigFilter+0x26>
 8002234:	7cfb      	ldrb	r3, [r7, #19]
 8002236:	2b02      	cmp	r3, #2
 8002238:	f040 80aa 	bne.w	8002390 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002242:	f043 0201 	orr.w	r2, r3, #1
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2201      	movs	r2, #1
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43db      	mvns	r3, r3
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d123      	bne.n	80022be <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	43db      	mvns	r3, r3
 8002280:	401a      	ands	r2, r3
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002298:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	3248      	adds	r2, #72	@ 0x48
 800229e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022b2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022b4:	6979      	ldr	r1, [r7, #20]
 80022b6:	3348      	adds	r3, #72	@ 0x48
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	440b      	add	r3, r1
 80022bc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d122      	bne.n	800230c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	431a      	orrs	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80022e6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	3248      	adds	r2, #72	@ 0x48
 80022ec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002300:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002302:	6979      	ldr	r1, [r7, #20]
 8002304:	3348      	adds	r3, #72	@ 0x48
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	440b      	add	r3, r1
 800230a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d109      	bne.n	8002328 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	43db      	mvns	r3, r3
 800231e:	401a      	ands	r2, r3
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002326:	e007      	b.n	8002338 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	431a      	orrs	r2, r3
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d109      	bne.n	8002354 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	43db      	mvns	r3, r3
 800234a:	401a      	ands	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002352:	e007      	b.n	8002364 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	431a      	orrs	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d107      	bne.n	800237c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	431a      	orrs	r2, r3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002382:	f023 0201 	bic.w	r2, r3, #1
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	e006      	b.n	800239e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002394:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
  }
}
 800239e:	4618      	mov	r0, r3
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b084      	sub	sp, #16
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d12e      	bne.n	800241c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2202      	movs	r2, #2
 80023c2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 0201 	bic.w	r2, r2, #1
 80023d4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023d6:	f7ff fdf3 	bl	8001fc0 <HAL_GetTick>
 80023da:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80023dc:	e012      	b.n	8002404 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023de:	f7ff fdef 	bl	8001fc0 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b0a      	cmp	r3, #10
 80023ea:	d90b      	bls.n	8002404 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2205      	movs	r2, #5
 80023fc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e012      	b.n	800242a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1e5      	bne.n	80023de <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	e006      	b.n	800242a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002432:	b480      	push	{r7}
 8002434:	b089      	sub	sp, #36	@ 0x24
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
 800243e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002446:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002450:	7ffb      	ldrb	r3, [r7, #31]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d003      	beq.n	800245e <HAL_CAN_AddTxMessage+0x2c>
 8002456:	7ffb      	ldrb	r3, [r7, #31]
 8002458:	2b02      	cmp	r3, #2
 800245a:	f040 80ad 	bne.w	80025b8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10a      	bne.n	800247e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800246e:	2b00      	cmp	r3, #0
 8002470:	d105      	bne.n	800247e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 8095 	beq.w	80025a8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	0e1b      	lsrs	r3, r3, #24
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002488:	2201      	movs	r2, #1
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	409a      	lsls	r2, r3
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d10d      	bne.n	80024b6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024a4:	68f9      	ldr	r1, [r7, #12]
 80024a6:	6809      	ldr	r1, [r1, #0]
 80024a8:	431a      	orrs	r2, r3
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	3318      	adds	r3, #24
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	440b      	add	r3, r1
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	e00f      	b.n	80024d6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024c0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024c6:	68f9      	ldr	r1, [r7, #12]
 80024c8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80024ca:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	3318      	adds	r3, #24
 80024d0:	011b      	lsls	r3, r3, #4
 80024d2:	440b      	add	r3, r1
 80024d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6819      	ldr	r1, [r3, #0]
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	691a      	ldr	r2, [r3, #16]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	3318      	adds	r3, #24
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	440b      	add	r3, r1
 80024e6:	3304      	adds	r3, #4
 80024e8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	7d1b      	ldrb	r3, [r3, #20]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d111      	bne.n	8002516 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	3318      	adds	r3, #24
 80024fa:	011b      	lsls	r3, r3, #4
 80024fc:	4413      	add	r3, r2
 80024fe:	3304      	adds	r3, #4
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	6811      	ldr	r1, [r2, #0]
 8002506:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3318      	adds	r3, #24
 800250e:	011b      	lsls	r3, r3, #4
 8002510:	440b      	add	r3, r1
 8002512:	3304      	adds	r3, #4
 8002514:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3307      	adds	r3, #7
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	061a      	lsls	r2, r3, #24
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	3306      	adds	r3, #6
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	041b      	lsls	r3, r3, #16
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3305      	adds	r3, #5
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	021b      	lsls	r3, r3, #8
 8002530:	4313      	orrs	r3, r2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	3204      	adds	r2, #4
 8002536:	7812      	ldrb	r2, [r2, #0]
 8002538:	4610      	mov	r0, r2
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	6811      	ldr	r1, [r2, #0]
 800253e:	ea43 0200 	orr.w	r2, r3, r0
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	440b      	add	r3, r1
 8002548:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800254c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3303      	adds	r3, #3
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	061a      	lsls	r2, r3, #24
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3302      	adds	r3, #2
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	431a      	orrs	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3301      	adds	r3, #1
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	4313      	orrs	r3, r2
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	7812      	ldrb	r2, [r2, #0]
 800256e:	4610      	mov	r0, r2
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	6811      	ldr	r1, [r2, #0]
 8002574:	ea43 0200 	orr.w	r2, r3, r0
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	440b      	add	r3, r1
 800257e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002582:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	3318      	adds	r3, #24
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	4413      	add	r3, r2
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	6811      	ldr	r1, [r2, #0]
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	3318      	adds	r3, #24
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	440b      	add	r3, r1
 80025a2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80025a4:	2300      	movs	r3, #0
 80025a6:	e00e      	b.n	80025c6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e006      	b.n	80025c6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025bc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
  }
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3724      	adds	r7, #36	@ 0x24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025e4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80025e6:	7afb      	ldrb	r3, [r7, #11]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d002      	beq.n	80025f2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80025ec:	7afb      	ldrb	r3, [r7, #11]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d11d      	bne.n	800262e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3301      	adds	r3, #1
 8002604:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	3301      	adds	r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3301      	adds	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800263c:	b480      	push	{r7}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002650:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d003      	beq.n	8002660 <HAL_CAN_GetRxMessage+0x24>
 8002658:	7dfb      	ldrb	r3, [r7, #23]
 800265a:	2b02      	cmp	r3, #2
 800265c:	f040 8103 	bne.w	8002866 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10e      	bne.n	8002684 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d116      	bne.n	80026a2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0f7      	b.n	8002874 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d107      	bne.n	80026a2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e0e8      	b.n	8002874 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	331b      	adds	r3, #27
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	4413      	add	r3, r2
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0204 	and.w	r2, r3, #4
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10c      	bne.n	80026da <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	331b      	adds	r3, #27
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	4413      	add	r3, r2
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0d5b      	lsrs	r3, r3, #21
 80026d0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	e00b      	b.n	80026f2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	331b      	adds	r3, #27
 80026e2:	011b      	lsls	r3, r3, #4
 80026e4:	4413      	add	r3, r2
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	08db      	lsrs	r3, r3, #3
 80026ea:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	331b      	adds	r3, #27
 80026fa:	011b      	lsls	r3, r3, #4
 80026fc:	4413      	add	r3, r2
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0202 	and.w	r2, r3, #2
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	331b      	adds	r3, #27
 8002710:	011b      	lsls	r3, r3, #4
 8002712:	4413      	add	r3, r2
 8002714:	3304      	adds	r3, #4
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2208      	movs	r2, #8
 8002724:	611a      	str	r2, [r3, #16]
 8002726:	e00b      	b.n	8002740 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	331b      	adds	r3, #27
 8002730:	011b      	lsls	r3, r3, #4
 8002732:	4413      	add	r3, r2
 8002734:	3304      	adds	r3, #4
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 020f 	and.w	r2, r3, #15
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	331b      	adds	r3, #27
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	4413      	add	r3, r2
 800274c:	3304      	adds	r3, #4
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	0a1b      	lsrs	r3, r3, #8
 8002752:	b2da      	uxtb	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	331b      	adds	r3, #27
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	4413      	add	r3, r2
 8002764:	3304      	adds	r3, #4
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	0c1b      	lsrs	r3, r3, #16
 800276a:	b29a      	uxth	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	4413      	add	r3, r2
 800277a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	4413      	add	r3, r2
 8002790:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	0a1a      	lsrs	r2, r3, #8
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	b2d2      	uxtb	r2, r2
 800279e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	0c1a      	lsrs	r2, r3, #16
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	3302      	adds	r3, #2
 80027b6:	b2d2      	uxtb	r2, r2
 80027b8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	0e1a      	lsrs	r2, r3, #24
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	3303      	adds	r3, #3
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	4413      	add	r3, r2
 80027de:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	3304      	adds	r3, #4
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	0a1a      	lsrs	r2, r3, #8
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	3305      	adds	r3, #5
 8002802:	b2d2      	uxtb	r2, r2
 8002804:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	4413      	add	r3, r2
 8002810:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0c1a      	lsrs	r2, r3, #16
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	3306      	adds	r3, #6
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	4413      	add	r3, r2
 800282a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	0e1a      	lsrs	r2, r3, #24
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	3307      	adds	r3, #7
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d108      	bne.n	8002852 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0220 	orr.w	r2, r2, #32
 800284e:	60da      	str	r2, [r3, #12]
 8002850:	e007      	b.n	8002862 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f042 0220 	orr.w	r2, r2, #32
 8002860:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e006      	b.n	8002874 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
  }
}
 8002874:	4618      	mov	r0, r3
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002890:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d002      	beq.n	800289e <HAL_CAN_ActivateNotification+0x1e>
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d109      	bne.n	80028b2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6959      	ldr	r1, [r3, #20]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e006      	b.n	80028c0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
  }
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	@ 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d07c      	beq.n	8002a0c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d023      	beq.n	8002964 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2201      	movs	r2, #1
 8002922:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f983 	bl	8002c3a <HAL_CAN_TxMailbox0CompleteCallback>
 8002934:	e016      	b.n	8002964 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d004      	beq.n	800294a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
 8002948:	e00c      	b.n	8002964 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d004      	beq.n	800295e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002956:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24
 800295c:	e002      	b.n	8002964 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f989 	bl	8002c76 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296a:	2b00      	cmp	r3, #0
 800296c:	d024      	beq.n	80029b8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002976:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f963 	bl	8002c4e <HAL_CAN_TxMailbox1CompleteCallback>
 8002988:	e016      	b.n	80029b8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002990:	2b00      	cmp	r3, #0
 8002992:	d004      	beq.n	800299e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002996:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800299a:	627b      	str	r3, [r7, #36]	@ 0x24
 800299c:	e00c      	b.n	80029b8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d004      	beq.n	80029b2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b0:	e002      	b.n	80029b8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f969 	bl	8002c8a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d024      	beq.n	8002a0c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80029ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f943 	bl	8002c62 <HAL_CAN_TxMailbox2CompleteCallback>
 80029dc:	e016      	b.n	8002a0c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d004      	beq.n	80029f2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80029f0:	e00c      	b.n	8002a0c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d004      	beq.n	8002a06 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80029fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a04:	e002      	b.n	8002a0c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f949 	bl	8002c9e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00c      	beq.n	8002a30 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f003 0310 	and.w	r3, r3, #16
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d007      	beq.n	8002a30 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2210      	movs	r2, #16
 8002a2e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00b      	beq.n	8002a52 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f003 0308 	and.w	r3, r3, #8
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d006      	beq.n	8002a52 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2208      	movs	r2, #8
 8002a4a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f930 	bl	8002cb2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d009      	beq.n	8002a70 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7fe fe78 	bl	8001760 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00c      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2210      	movs	r2, #16
 8002a92:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	f003 0320 	and.w	r3, r3, #32
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00b      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d006      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2208      	movs	r2, #8
 8002aae:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 f912 	bl	8002cda <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d009      	beq.n	8002ad4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d002      	beq.n	8002ad4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f8f9 	bl	8002cc6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00b      	beq.n	8002af6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d006      	beq.n	8002af6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2210      	movs	r2, #16
 8002aee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f8fc 	bl	8002cee <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00b      	beq.n	8002b18 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d006      	beq.n	8002b18 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2208      	movs	r2, #8
 8002b10:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f8f5 	bl	8002d02 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d07b      	beq.n	8002c1a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d072      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d008      	beq.n	8002b48 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d008      	beq.n	8002b64 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b64:	6a3b      	ldr	r3, [r7, #32]
 8002b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d008      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7a:	f043 0304 	orr.w	r3, r3, #4
 8002b7e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b80:	6a3b      	ldr	r3, [r7, #32]
 8002b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d043      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d03e      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b9a:	2b60      	cmp	r3, #96	@ 0x60
 8002b9c:	d02b      	beq.n	8002bf6 <HAL_CAN_IRQHandler+0x32a>
 8002b9e:	2b60      	cmp	r3, #96	@ 0x60
 8002ba0:	d82e      	bhi.n	8002c00 <HAL_CAN_IRQHandler+0x334>
 8002ba2:	2b50      	cmp	r3, #80	@ 0x50
 8002ba4:	d022      	beq.n	8002bec <HAL_CAN_IRQHandler+0x320>
 8002ba6:	2b50      	cmp	r3, #80	@ 0x50
 8002ba8:	d82a      	bhi.n	8002c00 <HAL_CAN_IRQHandler+0x334>
 8002baa:	2b40      	cmp	r3, #64	@ 0x40
 8002bac:	d019      	beq.n	8002be2 <HAL_CAN_IRQHandler+0x316>
 8002bae:	2b40      	cmp	r3, #64	@ 0x40
 8002bb0:	d826      	bhi.n	8002c00 <HAL_CAN_IRQHandler+0x334>
 8002bb2:	2b30      	cmp	r3, #48	@ 0x30
 8002bb4:	d010      	beq.n	8002bd8 <HAL_CAN_IRQHandler+0x30c>
 8002bb6:	2b30      	cmp	r3, #48	@ 0x30
 8002bb8:	d822      	bhi.n	8002c00 <HAL_CAN_IRQHandler+0x334>
 8002bba:	2b10      	cmp	r3, #16
 8002bbc:	d002      	beq.n	8002bc4 <HAL_CAN_IRQHandler+0x2f8>
 8002bbe:	2b20      	cmp	r3, #32
 8002bc0:	d005      	beq.n	8002bce <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002bc2:	e01d      	b.n	8002c00 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	f043 0308 	orr.w	r3, r3, #8
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002bcc:	e019      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	f043 0310 	orr.w	r3, r3, #16
 8002bd4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002bd6:	e014      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	f043 0320 	orr.w	r3, r3, #32
 8002bde:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002be0:	e00f      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002bea:	e00a      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002bf4:	e005      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002bfe:	e000      	b.n	8002c02 <HAL_CAN_IRQHandler+0x336>
            break;
 8002c00:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699a      	ldr	r2, [r3, #24]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c10:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2204      	movs	r2, #4
 8002c18:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d008      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f872 	bl	8002d16 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002c32:	bf00      	nop
 8002c34:	3728      	adds	r7, #40	@ 0x28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr

08002c62 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d70 <__NVIC_SetPriorityGrouping+0x44>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d48:	4013      	ands	r3, r2
 8002d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d5e:	4a04      	ldr	r2, [pc, #16]	@ (8002d70 <__NVIC_SetPriorityGrouping+0x44>)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	60d3      	str	r3, [r2, #12]
}
 8002d64:	bf00      	nop
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d78:	4b04      	ldr	r3, [pc, #16]	@ (8002d8c <__NVIC_GetPriorityGrouping+0x18>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	0a1b      	lsrs	r3, r3, #8
 8002d7e:	f003 0307 	and.w	r3, r3, #7
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	db0b      	blt.n	8002dba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	f003 021f 	and.w	r2, r3, #31
 8002da8:	4907      	ldr	r1, [pc, #28]	@ (8002dc8 <__NVIC_EnableIRQ+0x38>)
 8002daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	2001      	movs	r0, #1
 8002db2:	fa00 f202 	lsl.w	r2, r0, r2
 8002db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	e000e100 	.word	0xe000e100

08002dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	6039      	str	r1, [r7, #0]
 8002dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	db0a      	blt.n	8002df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	490c      	ldr	r1, [pc, #48]	@ (8002e18 <__NVIC_SetPriority+0x4c>)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	0112      	lsls	r2, r2, #4
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	440b      	add	r3, r1
 8002df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002df4:	e00a      	b.n	8002e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	4908      	ldr	r1, [pc, #32]	@ (8002e1c <__NVIC_SetPriority+0x50>)
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	f003 030f 	and.w	r3, r3, #15
 8002e02:	3b04      	subs	r3, #4
 8002e04:	0112      	lsls	r2, r2, #4
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	440b      	add	r3, r1
 8002e0a:	761a      	strb	r2, [r3, #24]
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000e100 	.word	0xe000e100
 8002e1c:	e000ed00 	.word	0xe000ed00

08002e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b089      	sub	sp, #36	@ 0x24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f1c3 0307 	rsb	r3, r3, #7
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	bf28      	it	cs
 8002e3e:	2304      	movcs	r3, #4
 8002e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3304      	adds	r3, #4
 8002e46:	2b06      	cmp	r3, #6
 8002e48:	d902      	bls.n	8002e50 <NVIC_EncodePriority+0x30>
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	3b03      	subs	r3, #3
 8002e4e:	e000      	b.n	8002e52 <NVIC_EncodePriority+0x32>
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	f04f 32ff 	mov.w	r2, #4294967295
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43da      	mvns	r2, r3
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	401a      	ands	r2, r3
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e68:	f04f 31ff 	mov.w	r1, #4294967295
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e72:	43d9      	mvns	r1, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e78:	4313      	orrs	r3, r2
         );
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3724      	adds	r7, #36	@ 0x24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e98:	d301      	bcc.n	8002e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e00f      	b.n	8002ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec8 <SysTick_Config+0x40>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ea6:	210f      	movs	r1, #15
 8002ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eac:	f7ff ff8e 	bl	8002dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb0:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <SysTick_Config+0x40>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eb6:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <SysTick_Config+0x40>)
 8002eb8:	2207      	movs	r2, #7
 8002eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	e000e010 	.word	0xe000e010

08002ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff ff29 	bl	8002d2c <__NVIC_SetPriorityGrouping>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef4:	f7ff ff3e 	bl	8002d74 <__NVIC_GetPriorityGrouping>
 8002ef8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	6978      	ldr	r0, [r7, #20]
 8002f00:	f7ff ff8e 	bl	8002e20 <NVIC_EncodePriority>
 8002f04:	4602      	mov	r2, r0
 8002f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff5d 	bl	8002dcc <__NVIC_SetPriority>
}
 8002f12:	bf00      	nop
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	4603      	mov	r3, r0
 8002f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff31 	bl	8002d90 <__NVIC_EnableIRQ>
}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff ffa2 	bl	8002e88 <SysTick_Config>
 8002f44:	4603      	mov	r3, r0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b085      	sub	sp, #20
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d008      	beq.n	8002f78 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2204      	movs	r2, #4
 8002f6a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e022      	b.n	8002fbe <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 020e 	bic.w	r2, r2, #14
 8002f86:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0201 	bic.w	r2, r2, #1
 8002f96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9c:	f003 021c 	and.w	r2, r3, #28
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8002faa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b084      	sub	sp, #16
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d005      	beq.n	8002fee <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	73fb      	strb	r3, [r7, #15]
 8002fec:	e029      	b.n	8003042 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 020e 	bic.w	r2, r2, #14
 8002ffc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0201 	bic.w	r2, r2, #1
 800300c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	f003 021c 	and.w	r2, r3, #28
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	2101      	movs	r1, #1
 800301c:	fa01 f202 	lsl.w	r2, r1, r2
 8003020:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	4798      	blx	r3
    }
  }
  return status;
 8003042:	7bfb      	ldrb	r3, [r7, #15]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800305a:	b2db      	uxtb	r3, r3
}
 800305c:	4618      	mov	r0, r3
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003072:	2300      	movs	r3, #0
 8003074:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003076:	e154      	b.n	8003322 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	2101      	movs	r1, #1
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	4013      	ands	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 8146 	beq.w	800331c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b01      	cmp	r3, #1
 800309a:	d005      	beq.n	80030a8 <HAL_GPIO_Init+0x40>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d130      	bne.n	800310a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	2203      	movs	r2, #3
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	4013      	ands	r3, r2
 80030be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68da      	ldr	r2, [r3, #12]
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030de:	2201      	movs	r2, #1
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4013      	ands	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	091b      	lsrs	r3, r3, #4
 80030f4:	f003 0201 	and.w	r2, r3, #1
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	2b03      	cmp	r3, #3
 8003114:	d017      	beq.n	8003146 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	2203      	movs	r2, #3
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	43db      	mvns	r3, r3
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4013      	ands	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	689a      	ldr	r2, [r3, #8]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d123      	bne.n	800319a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	08da      	lsrs	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	3208      	adds	r2, #8
 800315a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800315e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	220f      	movs	r2, #15
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	4013      	ands	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	691a      	ldr	r2, [r3, #16]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	08da      	lsrs	r2, r3, #3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3208      	adds	r2, #8
 8003194:	6939      	ldr	r1, [r7, #16]
 8003196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	2203      	movs	r2, #3
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	4013      	ands	r3, r2
 80031b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 0203 	and.w	r2, r3, #3
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f000 80a0 	beq.w	800331c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031dc:	4b58      	ldr	r3, [pc, #352]	@ (8003340 <HAL_GPIO_Init+0x2d8>)
 80031de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e0:	4a57      	ldr	r2, [pc, #348]	@ (8003340 <HAL_GPIO_Init+0x2d8>)
 80031e2:	f043 0301 	orr.w	r3, r3, #1
 80031e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80031e8:	4b55      	ldr	r3, [pc, #340]	@ (8003340 <HAL_GPIO_Init+0x2d8>)
 80031ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	60bb      	str	r3, [r7, #8]
 80031f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031f4:	4a53      	ldr	r2, [pc, #332]	@ (8003344 <HAL_GPIO_Init+0x2dc>)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	089b      	lsrs	r3, r3, #2
 80031fa:	3302      	adds	r3, #2
 80031fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003200:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	220f      	movs	r2, #15
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4013      	ands	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800321e:	d019      	beq.n	8003254 <HAL_GPIO_Init+0x1ec>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a49      	ldr	r2, [pc, #292]	@ (8003348 <HAL_GPIO_Init+0x2e0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d013      	beq.n	8003250 <HAL_GPIO_Init+0x1e8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a48      	ldr	r2, [pc, #288]	@ (800334c <HAL_GPIO_Init+0x2e4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00d      	beq.n	800324c <HAL_GPIO_Init+0x1e4>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a47      	ldr	r2, [pc, #284]	@ (8003350 <HAL_GPIO_Init+0x2e8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d007      	beq.n	8003248 <HAL_GPIO_Init+0x1e0>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a46      	ldr	r2, [pc, #280]	@ (8003354 <HAL_GPIO_Init+0x2ec>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d101      	bne.n	8003244 <HAL_GPIO_Init+0x1dc>
 8003240:	2304      	movs	r3, #4
 8003242:	e008      	b.n	8003256 <HAL_GPIO_Init+0x1ee>
 8003244:	2307      	movs	r3, #7
 8003246:	e006      	b.n	8003256 <HAL_GPIO_Init+0x1ee>
 8003248:	2303      	movs	r3, #3
 800324a:	e004      	b.n	8003256 <HAL_GPIO_Init+0x1ee>
 800324c:	2302      	movs	r3, #2
 800324e:	e002      	b.n	8003256 <HAL_GPIO_Init+0x1ee>
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <HAL_GPIO_Init+0x1ee>
 8003254:	2300      	movs	r3, #0
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	f002 0203 	and.w	r2, r2, #3
 800325c:	0092      	lsls	r2, r2, #2
 800325e:	4093      	lsls	r3, r2
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003266:	4937      	ldr	r1, [pc, #220]	@ (8003344 <HAL_GPIO_Init+0x2dc>)
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	089b      	lsrs	r3, r3, #2
 800326c:	3302      	adds	r3, #2
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003274:	4b38      	ldr	r3, [pc, #224]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	43db      	mvns	r3, r3
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4013      	ands	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003298:	4a2f      	ldr	r2, [pc, #188]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800329e:	4b2e      	ldr	r3, [pc, #184]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	43db      	mvns	r3, r3
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	4013      	ands	r3, r2
 80032ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4313      	orrs	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032c2:	4a25      	ldr	r2, [pc, #148]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032c8:	4b23      	ldr	r3, [pc, #140]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	4013      	ands	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80032f2:	4b19      	ldr	r3, [pc, #100]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	43db      	mvns	r3, r3
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003316:	4a10      	ldr	r2, [pc, #64]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	3301      	adds	r3, #1
 8003320:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	fa22 f303 	lsr.w	r3, r2, r3
 800332c:	2b00      	cmp	r3, #0
 800332e:	f47f aea3 	bne.w	8003078 <HAL_GPIO_Init+0x10>
  }
}
 8003332:	bf00      	nop
 8003334:	bf00      	nop
 8003336:	371c      	adds	r7, #28
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	40021000 	.word	0x40021000
 8003344:	40010000 	.word	0x40010000
 8003348:	48000400 	.word	0x48000400
 800334c:	48000800 	.word	0x48000800
 8003350:	48000c00 	.word	0x48000c00
 8003354:	48001000 	.word	0x48001000
 8003358:	40010400 	.word	0x40010400

0800335c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	460b      	mov	r3, r1
 8003366:	807b      	strh	r3, [r7, #2]
 8003368:	4613      	mov	r3, r2
 800336a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800336c:	787b      	ldrb	r3, [r7, #1]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003372:	887a      	ldrh	r2, [r7, #2]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003378:	e002      	b.n	8003380 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800337a:	887a      	ldrh	r2, [r7, #2]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e08d      	b.n	80034ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fe fb80 	bl	8001ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2224      	movs	r2, #36	@ 0x24
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0201 	bic.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d107      	bne.n	8003406 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003402:	609a      	str	r2, [r3, #8]
 8003404:	e006      	b.n	8003414 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003412:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	2b02      	cmp	r3, #2
 800341a:	d108      	bne.n	800342e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	e007      	b.n	800343e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800344c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003450:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003460:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	69d9      	ldr	r1, [r3, #28]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2220      	movs	r2, #32
 80034a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b084      	sub	sp, #16
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d005      	beq.n	80034ee <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	68f9      	ldr	r1, [r7, #12]
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	4798      	blx	r3
  }
}
 80034ee:	bf00      	nop
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b086      	sub	sp, #24
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00f      	beq.n	8003538 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003526:	f043 0201 	orr.w	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003536:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00f      	beq.n	8003562 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003550:	f043 0208 	orr.w	r2, r3, #8
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003560:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00f      	beq.n	800358c <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00a      	beq.n	800358c <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	f043 0202 	orr.w	r2, r3, #2
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800358a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003590:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f003 030b 	and.w	r3, r3, #11
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800359c:	68f9      	ldr	r1, [r7, #12]
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fbd6 	bl	8003d50 <I2C_ITError>
  }
}
 80035a4:	bf00      	nop
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	70fb      	strb	r3, [r7, #3]
 80035e0:	4613      	mov	r3, r2
 80035e2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <I2C_Slave_ISR_IT+0x24>
 800364c:	2302      	movs	r3, #2
 800364e:	e0e2      	b.n	8003816 <I2C_Slave_ISR_IT+0x1ea>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	f003 0320 	and.w	r3, r3, #32
 800365e:	2b00      	cmp	r3, #0
 8003660:	d009      	beq.n	8003676 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003668:	2b00      	cmp	r3, #0
 800366a:	d004      	beq.n	8003676 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800366c:	6939      	ldr	r1, [r7, #16]
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f9b6 	bl	80039e0 <I2C_ITSlaveCplt>
 8003674:	e0ca      	b.n	800380c <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	f003 0310 	and.w	r3, r3, #16
 800367c:	2b00      	cmp	r3, #0
 800367e:	d04b      	beq.n	8003718 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003686:	2b00      	cmp	r3, #0
 8003688:	d046      	beq.n	8003718 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	d128      	bne.n	80036e6 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b28      	cmp	r3, #40	@ 0x28
 800369e:	d108      	bne.n	80036b2 <I2C_Slave_ISR_IT+0x86>
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036a6:	d104      	bne.n	80036b2 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80036a8:	6939      	ldr	r1, [r7, #16]
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 fafc 	bl	8003ca8 <I2C_ITListenCplt>
 80036b0:	e031      	b.n	8003716 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b29      	cmp	r3, #41	@ 0x29
 80036bc:	d10e      	bne.n	80036dc <I2C_Slave_ISR_IT+0xb0>
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036c4:	d00a      	beq.n	80036dc <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2210      	movs	r2, #16
 80036cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 fc55 	bl	8003f7e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f926 	bl	8003926 <I2C_ITSlaveSeqCplt>
 80036da:	e01c      	b.n	8003716 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2210      	movs	r2, #16
 80036e2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80036e4:	e08f      	b.n	8003806 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2210      	movs	r2, #16
 80036ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f2:	f043 0204 	orr.w	r2, r3, #4
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <I2C_Slave_ISR_IT+0xdc>
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003706:	d17e      	bne.n	8003806 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370c:	4619      	mov	r1, r3
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 fb1e 	bl	8003d50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003714:	e077      	b.n	8003806 <I2C_Slave_ISR_IT+0x1da>
 8003716:	e076      	b.n	8003806 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b00      	cmp	r3, #0
 8003720:	d02f      	beq.n	8003782 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003728:	2b00      	cmp	r3, #0
 800372a:	d02a      	beq.n	8003782 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d018      	beq.n	8003768 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d14b      	bne.n	800380a <I2C_Slave_ISR_IT+0x1de>
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003778:	d047      	beq.n	800380a <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f8d3 	bl	8003926 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003780:	e043      	b.n	800380a <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d009      	beq.n	80037a0 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003792:	2b00      	cmp	r3, #0
 8003794:	d004      	beq.n	80037a0 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003796:	6939      	ldr	r1, [r7, #16]
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 f840 	bl	800381e <I2C_ITAddrCplt>
 800379e:	e035      	b.n	800380c <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d030      	beq.n	800380c <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d02b      	beq.n	800380c <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d018      	beq.n	80037f0 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	781a      	ldrb	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	1c5a      	adds	r2, r3, #1
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e6:	3b01      	subs	r3, #1
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	851a      	strh	r2, [r3, #40]	@ 0x28
 80037ee:	e00d      	b.n	800380c <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037f6:	d002      	beq.n	80037fe <I2C_Slave_ISR_IT+0x1d2>
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f891 	bl	8003926 <I2C_ITSlaveSeqCplt>
 8003804:	e002      	b.n	800380c <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8003806:	bf00      	nop
 8003808:	e000      	b.n	800380c <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800380a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3718      	adds	r7, #24
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
 8003826:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003834:	2b28      	cmp	r3, #40	@ 0x28
 8003836:	d16a      	bne.n	800390e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	0c1b      	lsrs	r3, r3, #16
 8003840:	b2db      	uxtb	r3, r3
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	0c1b      	lsrs	r3, r3, #16
 8003850:	b29b      	uxth	r3, r3
 8003852:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003856:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	b29b      	uxth	r3, r3
 8003860:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003864:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	b29b      	uxth	r3, r3
 800386e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003872:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	2b02      	cmp	r3, #2
 800387a:	d138      	bne.n	80038ee <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800387c:	897b      	ldrh	r3, [r7, #10]
 800387e:	09db      	lsrs	r3, r3, #7
 8003880:	b29a      	uxth	r2, r3
 8003882:	89bb      	ldrh	r3, [r7, #12]
 8003884:	4053      	eors	r3, r2
 8003886:	b29b      	uxth	r3, r3
 8003888:	f003 0306 	and.w	r3, r3, #6
 800388c:	2b00      	cmp	r3, #0
 800388e:	d11c      	bne.n	80038ca <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003890:	897b      	ldrh	r3, [r7, #10]
 8003892:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d13b      	bne.n	800391e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2208      	movs	r2, #8
 80038b2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80038bc:	89ba      	ldrh	r2, [r7, #12]
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	4619      	mov	r1, r3
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7ff fe86 	bl	80035d4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80038c8:	e029      	b.n	800391e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80038ca:	893b      	ldrh	r3, [r7, #8]
 80038cc:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80038ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 fb95 	bl	8004002 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80038e0:	89ba      	ldrh	r2, [r7, #12]
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	4619      	mov	r1, r3
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff fe74 	bl	80035d4 <HAL_I2C_AddrCallback>
}
 80038ec:	e017      	b.n	800391e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80038ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 fb85 	bl	8004002 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003900:	89ba      	ldrh	r2, [r7, #12]
 8003902:	7bfb      	ldrb	r3, [r7, #15]
 8003904:	4619      	mov	r1, r3
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff fe64 	bl	80035d4 <HAL_I2C_AddrCallback>
}
 800390c:	e007      	b.n	800391e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2208      	movs	r2, #8
 8003914:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800391e:	bf00      	nop
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b084      	sub	sp, #16
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	e00c      	b.n	8003974 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003972:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b29      	cmp	r3, #41	@ 0x29
 800397e:	d112      	bne.n	80039a6 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2228      	movs	r2, #40	@ 0x28
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2221      	movs	r2, #33	@ 0x21
 800398c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800398e:	2101      	movs	r1, #1
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 fb36 	bl	8004002 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff fe04 	bl	80035ac <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80039a4:	e017      	b.n	80039d6 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80039b0:	d111      	bne.n	80039d6 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2228      	movs	r2, #40	@ 0x28
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2222      	movs	r2, #34	@ 0x22
 80039be:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80039c0:	2102      	movs	r1, #2
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fb1d 	bl	8004002 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f7ff fdf5 	bl	80035c0 <HAL_I2C_SlaveRxCpltCallback>
}
 80039d6:	bf00      	nop
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a02:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a0c:	7afb      	ldrb	r3, [r7, #11]
 8003a0e:	2b21      	cmp	r3, #33	@ 0x21
 8003a10:	d002      	beq.n	8003a18 <I2C_ITSlaveCplt+0x38>
 8003a12:	7afb      	ldrb	r3, [r7, #11]
 8003a14:	2b29      	cmp	r3, #41	@ 0x29
 8003a16:	d108      	bne.n	8003a2a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003a18:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 faf0 	bl	8004002 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2221      	movs	r2, #33	@ 0x21
 8003a26:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a28:	e019      	b.n	8003a5e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a2a:	7afb      	ldrb	r3, [r7, #11]
 8003a2c:	2b22      	cmp	r3, #34	@ 0x22
 8003a2e:	d002      	beq.n	8003a36 <I2C_ITSlaveCplt+0x56>
 8003a30:	7afb      	ldrb	r3, [r7, #11]
 8003a32:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a34:	d108      	bne.n	8003a48 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003a36:	f248 0102 	movw	r1, #32770	@ 0x8002
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fae1 	bl	8004002 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2222      	movs	r2, #34	@ 0x22
 8003a44:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a46:	e00a      	b.n	8003a5e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003a48:	7afb      	ldrb	r3, [r7, #11]
 8003a4a:	2b28      	cmp	r3, #40	@ 0x28
 8003a4c:	d107      	bne.n	8003a5e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003a4e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 fad5 	bl	8004002 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a6c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6859      	ldr	r1, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4b89      	ldr	r3, [pc, #548]	@ (8003ca0 <I2C_ITSlaveCplt+0x2c0>)
 8003a7a:	400b      	ands	r3, r1
 8003a7c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fa7d 	bl	8003f7e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d013      	beq.n	8003ab6 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a9c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d01f      	beq.n	8003ae6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ab4:	e017      	b.n	8003ae6 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d012      	beq.n	8003ae6 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ace:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d006      	beq.n	8003ae6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d020      	beq.n	8003b32 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	f023 0304 	bic.w	r3, r3, #4
 8003af6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	1c5a      	adds	r2, r3, #1
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00c      	beq.n	8003b32 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d005      	beq.n	8003b48 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b40:	f043 0204 	orr.w	r2, r3, #4
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	f003 0310 	and.w	r3, r3, #16
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d049      	beq.n	8003be6 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d044      	beq.n	8003be6 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d128      	bne.n	8003bb8 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b28      	cmp	r3, #40	@ 0x28
 8003b70:	d108      	bne.n	8003b84 <I2C_ITSlaveCplt+0x1a4>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b78:	d104      	bne.n	8003b84 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003b7a:	6979      	ldr	r1, [r7, #20]
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f893 	bl	8003ca8 <I2C_ITListenCplt>
 8003b82:	e030      	b.n	8003be6 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b29      	cmp	r3, #41	@ 0x29
 8003b8e:	d10e      	bne.n	8003bae <I2C_ITSlaveCplt+0x1ce>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b96:	d00a      	beq.n	8003bae <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f9ec 	bl	8003f7e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f7ff febd 	bl	8003926 <I2C_ITSlaveSeqCplt>
 8003bac:	e01b      	b.n	8003be6 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	61da      	str	r2, [r3, #28]
 8003bb6:	e016      	b.n	8003be6 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2210      	movs	r2, #16
 8003bbe:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc4:	f043 0204 	orr.w	r2, r3, #4
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <I2C_ITSlaveCplt+0x1fa>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd8:	d105      	bne.n	8003be6 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bde:	4619      	mov	r1, r3
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f8b5 	bl	8003d50 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d010      	beq.n	8003c1e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c00:	4619      	mov	r1, r3
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f8a4 	bl	8003d50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b28      	cmp	r3, #40	@ 0x28
 8003c12:	d141      	bne.n	8003c98 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003c14:	6979      	ldr	r1, [r7, #20]
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f846 	bl	8003ca8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003c1c:	e03c      	b.n	8003c98 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c22:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c26:	d014      	beq.n	8003c52 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f7ff fe7c 	bl	8003926 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca4 <I2C_ITSlaveCplt+0x2c4>)
 8003c32:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff fcd0 	bl	80035f0 <HAL_I2C_ListenCpltCallback>
}
 8003c50:	e022      	b.n	8003c98 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b22      	cmp	r3, #34	@ 0x22
 8003c5c:	d10e      	bne.n	8003c7c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2220      	movs	r2, #32
 8003c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7ff fca3 	bl	80035c0 <HAL_I2C_SlaveRxCpltCallback>
}
 8003c7a:	e00d      	b.n	8003c98 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7ff fc8a 	bl	80035ac <HAL_I2C_SlaveTxCpltCallback>
}
 8003c98:	bf00      	nop
 8003c9a:	3718      	adds	r7, #24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	fe00e800 	.word	0xfe00e800
 8003ca4:	ffff0000 	.word	0xffff0000

08003ca8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a25      	ldr	r2, [pc, #148]	@ (8003d4c <I2C_ITListenCplt+0xa4>)
 8003cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d022      	beq.n	8003d24 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce8:	b2d2      	uxtb	r2, r2
 8003cea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	1c5a      	adds	r2, r3, #1
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d012      	beq.n	8003d24 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1c:	f043 0204 	orr.w	r2, r3, #4
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003d24:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f96a 	bl	8004002 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2210      	movs	r2, #16
 8003d34:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff fc56 	bl	80035f0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	ffff0000 	.word	0xffff0000

08003d50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d60:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a6d      	ldr	r2, [pc, #436]	@ (8003f24 <I2C_ITError+0x1d4>)
 8003d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2b28      	cmp	r3, #40	@ 0x28
 8003d86:	d005      	beq.n	8003d94 <I2C_ITError+0x44>
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	2b29      	cmp	r3, #41	@ 0x29
 8003d8c:	d002      	beq.n	8003d94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003d8e:	7bfb      	ldrb	r3, [r7, #15]
 8003d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d92:	d10b      	bne.n	8003dac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003d94:	2103      	movs	r1, #3
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f933 	bl	8004002 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2228      	movs	r2, #40	@ 0x28
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a60      	ldr	r2, [pc, #384]	@ (8003f28 <I2C_ITError+0x1d8>)
 8003da8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003daa:	e030      	b.n	8003e0e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003dac:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f926 	bl	8004002 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f8e1 	bl	8003f7e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b60      	cmp	r3, #96	@ 0x60
 8003dc6:	d01f      	beq.n	8003e08 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	f003 0320 	and.w	r3, r3, #32
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d114      	bne.n	8003e08 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d109      	bne.n	8003e00 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2210      	movs	r2, #16
 8003df2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df8:	f043 0204 	orr.w	r2, r3, #4
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2220      	movs	r2, #32
 8003e06:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e12:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d039      	beq.n	8003e90 <I2C_ITError+0x140>
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b11      	cmp	r3, #17
 8003e20:	d002      	beq.n	8003e28 <I2C_ITError+0xd8>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b21      	cmp	r3, #33	@ 0x21
 8003e26:	d133      	bne.n	8003e90 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e36:	d107      	bne.n	8003e48 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e46:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff f8fd 	bl	800304c <HAL_DMA_GetState>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d017      	beq.n	8003e88 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5c:	4a33      	ldr	r2, [pc, #204]	@ (8003f2c <I2C_ITError+0x1dc>)
 8003e5e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff f8ac 	bl	8002fca <HAL_DMA_Abort_IT>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d04d      	beq.n	8003f14 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e82:	4610      	mov	r0, r2
 8003e84:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e86:	e045      	b.n	8003f14 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f851 	bl	8003f30 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e8e:	e041      	b.n	8003f14 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d039      	beq.n	8003f0c <I2C_ITError+0x1bc>
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b12      	cmp	r3, #18
 8003e9c:	d002      	beq.n	8003ea4 <I2C_ITError+0x154>
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2b22      	cmp	r3, #34	@ 0x22
 8003ea2:	d133      	bne.n	8003f0c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003eae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eb2:	d107      	bne.n	8003ec4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ec2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff f8bf 	bl	800304c <HAL_DMA_GetState>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d017      	beq.n	8003f04 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed8:	4a14      	ldr	r2, [pc, #80]	@ (8003f2c <I2C_ITError+0x1dc>)
 8003eda:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7ff f86e 	bl	8002fca <HAL_DMA_Abort_IT>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d011      	beq.n	8003f18 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003efe:	4610      	mov	r0, r2
 8003f00:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f02:	e009      	b.n	8003f18 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 f813 	bl	8003f30 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f0a:	e005      	b.n	8003f18 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f80f 	bl	8003f30 <I2C_TreatErrorCallback>
  }
}
 8003f12:	e002      	b.n	8003f1a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f14:	bf00      	nop
 8003f16:	e000      	b.n	8003f1a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f18:	bf00      	nop
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	ffff0000 	.word	0xffff0000
 8003f28:	0800362d 	.word	0x0800362d
 8003f2c:	08003fc7 	.word	0x08003fc7

08003f30 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b60      	cmp	r3, #96	@ 0x60
 8003f42:	d10e      	bne.n	8003f62 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fb5c 	bl	8003618 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f60:	e009      	b.n	8003f76 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff fb47 	bl	8003604 <HAL_I2C_ErrorCallback>
}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d103      	bne.n	8003f9c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d007      	beq.n	8003fba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	699a      	ldr	r2, [r3, #24]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0201 	orr.w	r2, r2, #1
 8003fb8:	619a      	str	r2, [r3, #24]
  }
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f7ff ff9b 	bl	8003f30 <I2C_TreatErrorCallback>
}
 8003ffa:	bf00      	nop
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004002:	b480      	push	{r7}
 8004004:	b085      	sub	sp, #20
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004012:	887b      	ldrh	r3, [r7, #2]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00f      	beq.n	800403c <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004022:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800402a:	b2db      	uxtb	r3, r3
 800402c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004030:	2b28      	cmp	r3, #40	@ 0x28
 8004032:	d003      	beq.n	800403c <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800403a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800403c:	887b      	ldrh	r3, [r7, #2]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00f      	beq.n	8004066 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800404c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004054:	b2db      	uxtb	r3, r3
 8004056:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800405a:	2b28      	cmp	r3, #40	@ 0x28
 800405c:	d003      	beq.n	8004066 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004064:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004066:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800406a:	2b00      	cmp	r3, #0
 800406c:	da03      	bge.n	8004076 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004074:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004076:	887b      	ldrh	r3, [r7, #2]
 8004078:	2b10      	cmp	r3, #16
 800407a:	d103      	bne.n	8004084 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004082:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004084:	887b      	ldrh	r3, [r7, #2]
 8004086:	2b20      	cmp	r3, #32
 8004088:	d103      	bne.n	8004092 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f043 0320 	orr.w	r3, r3, #32
 8004090:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004092:	887b      	ldrh	r3, [r7, #2]
 8004094:	2b40      	cmp	r3, #64	@ 0x40
 8004096:	d103      	bne.n	80040a0 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800409e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6819      	ldr	r1, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	43da      	mvns	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	400a      	ands	r2, r1
 80040b0:	601a      	str	r2, [r3, #0]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d138      	bne.n	8004146 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d101      	bne.n	80040e2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040de:	2302      	movs	r3, #2
 80040e0:	e032      	b.n	8004148 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2224      	movs	r2, #36	@ 0x24
 80040ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004110:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6819      	ldr	r1, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	430a      	orrs	r2, r1
 8004120:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0201 	orr.w	r2, r2, #1
 8004130:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2220      	movs	r2, #32
 8004136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	e000      	b.n	8004148 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004146:	2302      	movs	r3, #2
  }
}
 8004148:	4618      	mov	r0, r3
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b20      	cmp	r3, #32
 8004168:	d139      	bne.n	80041de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004174:	2302      	movs	r3, #2
 8004176:	e033      	b.n	80041e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2224      	movs	r2, #36	@ 0x24
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80041a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	021b      	lsls	r3, r3, #8
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f042 0201 	orr.w	r2, r2, #1
 80041c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	e000      	b.n	80041e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041de:	2302      	movs	r3, #2
  }
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80041f0:	4b04      	ldr	r3, [pc, #16]	@ (8004204 <HAL_PWREx_GetVoltageRange+0x18>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40007000 	.word	0x40007000

08004208 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004216:	d130      	bne.n	800427a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004218:	4b23      	ldr	r3, [pc, #140]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004224:	d038      	beq.n	8004298 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004226:	4b20      	ldr	r3, [pc, #128]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800422e:	4a1e      	ldr	r2, [pc, #120]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004230:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004234:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004236:	4b1d      	ldr	r3, [pc, #116]	@ (80042ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2232      	movs	r2, #50	@ 0x32
 800423c:	fb02 f303 	mul.w	r3, r2, r3
 8004240:	4a1b      	ldr	r2, [pc, #108]	@ (80042b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	0c9b      	lsrs	r3, r3, #18
 8004248:	3301      	adds	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800424c:	e002      	b.n	8004254 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	3b01      	subs	r3, #1
 8004252:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004254:	4b14      	ldr	r3, [pc, #80]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004260:	d102      	bne.n	8004268 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1f2      	bne.n	800424e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004268:	4b0f      	ldr	r3, [pc, #60]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004274:	d110      	bne.n	8004298 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e00f      	b.n	800429a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800427a:	4b0b      	ldr	r3, [pc, #44]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004286:	d007      	beq.n	8004298 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004288:	4b07      	ldr	r3, [pc, #28]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004290:	4a05      	ldr	r2, [pc, #20]	@ (80042a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004296:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40007000 	.word	0x40007000
 80042ac:	2000000c 	.word	0x2000000c
 80042b0:	431bde83 	.word	0x431bde83

080042b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b088      	sub	sp, #32
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d102      	bne.n	80042c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	f000 bc02 	b.w	8004acc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042c8:	4b96      	ldr	r3, [pc, #600]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 030c 	and.w	r3, r3, #12
 80042d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042d2:	4b94      	ldr	r3, [pc, #592]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 80e4 	beq.w	80044b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d007      	beq.n	8004300 <HAL_RCC_OscConfig+0x4c>
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	2b0c      	cmp	r3, #12
 80042f4:	f040 808b 	bne.w	800440e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	f040 8087 	bne.w	800440e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004300:	4b88      	ldr	r3, [pc, #544]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <HAL_RCC_OscConfig+0x64>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e3d9      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1a      	ldr	r2, [r3, #32]
 800431c:	4b81      	ldr	r3, [pc, #516]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0308 	and.w	r3, r3, #8
 8004324:	2b00      	cmp	r3, #0
 8004326:	d004      	beq.n	8004332 <HAL_RCC_OscConfig+0x7e>
 8004328:	4b7e      	ldr	r3, [pc, #504]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004330:	e005      	b.n	800433e <HAL_RCC_OscConfig+0x8a>
 8004332:	4b7c      	ldr	r3, [pc, #496]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800433e:	4293      	cmp	r3, r2
 8004340:	d223      	bcs.n	800438a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fd8c 	bl	8004e64 <RCC_SetFlashLatencyFromMSIRange>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e3ba      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004356:	4b73      	ldr	r3, [pc, #460]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a72      	ldr	r2, [pc, #456]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800435c:	f043 0308 	orr.w	r3, r3, #8
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	4b70      	ldr	r3, [pc, #448]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	496d      	ldr	r1, [pc, #436]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004370:	4313      	orrs	r3, r2
 8004372:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004374:	4b6b      	ldr	r3, [pc, #428]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	021b      	lsls	r3, r3, #8
 8004382:	4968      	ldr	r1, [pc, #416]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004384:	4313      	orrs	r3, r2
 8004386:	604b      	str	r3, [r1, #4]
 8004388:	e025      	b.n	80043d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800438a:	4b66      	ldr	r3, [pc, #408]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a65      	ldr	r2, [pc, #404]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004390:	f043 0308 	orr.w	r3, r3, #8
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	4b63      	ldr	r3, [pc, #396]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	4960      	ldr	r1, [pc, #384]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	69db      	ldr	r3, [r3, #28]
 80043b4:	021b      	lsls	r3, r3, #8
 80043b6:	495b      	ldr	r1, [pc, #364]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d109      	bne.n	80043d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fd4c 	bl	8004e64 <RCC_SetFlashLatencyFromMSIRange>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e37a      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043d6:	f000 fc81 	bl	8004cdc <HAL_RCC_GetSysClockFreq>
 80043da:	4602      	mov	r2, r0
 80043dc:	4b51      	ldr	r3, [pc, #324]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	091b      	lsrs	r3, r3, #4
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	4950      	ldr	r1, [pc, #320]	@ (8004528 <HAL_RCC_OscConfig+0x274>)
 80043e8:	5ccb      	ldrb	r3, [r1, r3]
 80043ea:	f003 031f 	and.w	r3, r3, #31
 80043ee:	fa22 f303 	lsr.w	r3, r2, r3
 80043f2:	4a4e      	ldr	r2, [pc, #312]	@ (800452c <HAL_RCC_OscConfig+0x278>)
 80043f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80043f6:	4b4e      	ldr	r3, [pc, #312]	@ (8004530 <HAL_RCC_OscConfig+0x27c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fd fd90 	bl	8001f20 <HAL_InitTick>
 8004400:	4603      	mov	r3, r0
 8004402:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d052      	beq.n	80044b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800440a:	7bfb      	ldrb	r3, [r7, #15]
 800440c:	e35e      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d032      	beq.n	800447c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004416:	4b43      	ldr	r3, [pc, #268]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a42      	ldr	r2, [pc, #264]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800441c:	f043 0301 	orr.w	r3, r3, #1
 8004420:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004422:	f7fd fdcd 	bl	8001fc0 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800442a:	f7fd fdc9 	bl	8001fc0 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e347      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800443c:	4b39      	ldr	r3, [pc, #228]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004448:	4b36      	ldr	r3, [pc, #216]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a35      	ldr	r2, [pc, #212]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800444e:	f043 0308 	orr.w	r3, r3, #8
 8004452:	6013      	str	r3, [r2, #0]
 8004454:	4b33      	ldr	r3, [pc, #204]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	4930      	ldr	r1, [pc, #192]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004462:	4313      	orrs	r3, r2
 8004464:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004466:	4b2f      	ldr	r3, [pc, #188]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	021b      	lsls	r3, r3, #8
 8004474:	492b      	ldr	r1, [pc, #172]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]
 800447a:	e01a      	b.n	80044b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800447c:	4b29      	ldr	r3, [pc, #164]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a28      	ldr	r2, [pc, #160]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004482:	f023 0301 	bic.w	r3, r3, #1
 8004486:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004488:	f7fd fd9a 	bl	8001fc0 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004490:	f7fd fd96 	bl	8001fc0 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e314      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80044a2:	4b20      	ldr	r3, [pc, #128]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1f0      	bne.n	8004490 <HAL_RCC_OscConfig+0x1dc>
 80044ae:	e000      	b.n	80044b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d073      	beq.n	80045a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d005      	beq.n	80044d0 <HAL_RCC_OscConfig+0x21c>
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	2b0c      	cmp	r3, #12
 80044c8:	d10e      	bne.n	80044e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d10b      	bne.n	80044e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d0:	4b14      	ldr	r3, [pc, #80]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d063      	beq.n	80045a4 <HAL_RCC_OscConfig+0x2f0>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d15f      	bne.n	80045a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e2f1      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f0:	d106      	bne.n	8004500 <HAL_RCC_OscConfig+0x24c>
 80044f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 80044f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	e025      	b.n	800454c <HAL_RCC_OscConfig+0x298>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004508:	d114      	bne.n	8004534 <HAL_RCC_OscConfig+0x280>
 800450a:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a05      	ldr	r2, [pc, #20]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004510:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004514:	6013      	str	r3, [r2, #0]
 8004516:	4b03      	ldr	r3, [pc, #12]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a02      	ldr	r2, [pc, #8]	@ (8004524 <HAL_RCC_OscConfig+0x270>)
 800451c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004520:	6013      	str	r3, [r2, #0]
 8004522:	e013      	b.n	800454c <HAL_RCC_OscConfig+0x298>
 8004524:	40021000 	.word	0x40021000
 8004528:	080091a0 	.word	0x080091a0
 800452c:	2000000c 	.word	0x2000000c
 8004530:	20000010 	.word	0x20000010
 8004534:	4ba0      	ldr	r3, [pc, #640]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a9f      	ldr	r2, [pc, #636]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800453a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800453e:	6013      	str	r3, [r2, #0]
 8004540:	4b9d      	ldr	r3, [pc, #628]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a9c      	ldr	r2, [pc, #624]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004546:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800454a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d013      	beq.n	800457c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004554:	f7fd fd34 	bl	8001fc0 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800455c:	f7fd fd30 	bl	8001fc0 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b64      	cmp	r3, #100	@ 0x64
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e2ae      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800456e:	4b92      	ldr	r3, [pc, #584]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f0      	beq.n	800455c <HAL_RCC_OscConfig+0x2a8>
 800457a:	e014      	b.n	80045a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457c:	f7fd fd20 	bl	8001fc0 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004584:	f7fd fd1c 	bl	8001fc0 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b64      	cmp	r3, #100	@ 0x64
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e29a      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004596:	4b88      	ldr	r3, [pc, #544]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x2d0>
 80045a2:	e000      	b.n	80045a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d060      	beq.n	8004674 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d005      	beq.n	80045c4 <HAL_RCC_OscConfig+0x310>
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	2b0c      	cmp	r3, #12
 80045bc:	d119      	bne.n	80045f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d116      	bne.n	80045f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045c4:	4b7c      	ldr	r3, [pc, #496]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d005      	beq.n	80045dc <HAL_RCC_OscConfig+0x328>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e277      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045dc:	4b76      	ldr	r3, [pc, #472]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	061b      	lsls	r3, r3, #24
 80045ea:	4973      	ldr	r1, [pc, #460]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045f0:	e040      	b.n	8004674 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d023      	beq.n	8004642 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045fa:	4b6f      	ldr	r3, [pc, #444]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a6e      	ldr	r2, [pc, #440]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fd fcdb 	bl	8001fc0 <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460e:	f7fd fcd7 	bl	8001fc0 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e255      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004620:	4b65      	ldr	r3, [pc, #404]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462c:	4b62      	ldr	r3, [pc, #392]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	061b      	lsls	r3, r3, #24
 800463a:	495f      	ldr	r1, [pc, #380]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800463c:	4313      	orrs	r3, r2
 800463e:	604b      	str	r3, [r1, #4]
 8004640:	e018      	b.n	8004674 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004642:	4b5d      	ldr	r3, [pc, #372]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a5c      	ldr	r2, [pc, #368]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800464c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464e:	f7fd fcb7 	bl	8001fc0 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004656:	f7fd fcb3 	bl	8001fc0 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e231      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004668:	4b53      	ldr	r3, [pc, #332]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1f0      	bne.n	8004656 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0308 	and.w	r3, r3, #8
 800467c:	2b00      	cmp	r3, #0
 800467e:	d03c      	beq.n	80046fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d01c      	beq.n	80046c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004688:	4b4b      	ldr	r3, [pc, #300]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800468a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800468e:	4a4a      	ldr	r2, [pc, #296]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004690:	f043 0301 	orr.w	r3, r3, #1
 8004694:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004698:	f7fd fc92 	bl	8001fc0 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a0:	f7fd fc8e 	bl	8001fc0 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e20c      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046b2:	4b41      	ldr	r3, [pc, #260]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80046b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0ef      	beq.n	80046a0 <HAL_RCC_OscConfig+0x3ec>
 80046c0:	e01b      	b.n	80046fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046c2:	4b3d      	ldr	r3, [pc, #244]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80046c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c8:	4a3b      	ldr	r2, [pc, #236]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80046ca:	f023 0301 	bic.w	r3, r3, #1
 80046ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d2:	f7fd fc75 	bl	8001fc0 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046da:	f7fd fc71 	bl	8001fc0 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e1ef      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046ec:	4b32      	ldr	r3, [pc, #200]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80046ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1ef      	bne.n	80046da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0304 	and.w	r3, r3, #4
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 80a6 	beq.w	8004854 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004708:	2300      	movs	r3, #0
 800470a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800470c:	4b2a      	ldr	r3, [pc, #168]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800470e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10d      	bne.n	8004734 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004718:	4b27      	ldr	r3, [pc, #156]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471c:	4a26      	ldr	r2, [pc, #152]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800471e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004722:	6593      	str	r3, [r2, #88]	@ 0x58
 8004724:	4b24      	ldr	r3, [pc, #144]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472c:	60bb      	str	r3, [r7, #8]
 800472e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004730:	2301      	movs	r3, #1
 8004732:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004734:	4b21      	ldr	r3, [pc, #132]	@ (80047bc <HAL_RCC_OscConfig+0x508>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473c:	2b00      	cmp	r3, #0
 800473e:	d118      	bne.n	8004772 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004740:	4b1e      	ldr	r3, [pc, #120]	@ (80047bc <HAL_RCC_OscConfig+0x508>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a1d      	ldr	r2, [pc, #116]	@ (80047bc <HAL_RCC_OscConfig+0x508>)
 8004746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800474a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800474c:	f7fd fc38 	bl	8001fc0 <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004752:	e008      	b.n	8004766 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004754:	f7fd fc34 	bl	8001fc0 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	2b02      	cmp	r3, #2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e1b2      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004766:	4b15      	ldr	r3, [pc, #84]	@ (80047bc <HAL_RCC_OscConfig+0x508>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476e:	2b00      	cmp	r3, #0
 8004770:	d0f0      	beq.n	8004754 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d108      	bne.n	800478c <HAL_RCC_OscConfig+0x4d8>
 800477a:	4b0f      	ldr	r3, [pc, #60]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800477c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004780:	4a0d      	ldr	r2, [pc, #52]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800478a:	e029      	b.n	80047e0 <HAL_RCC_OscConfig+0x52c>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b05      	cmp	r3, #5
 8004792:	d115      	bne.n	80047c0 <HAL_RCC_OscConfig+0x50c>
 8004794:	4b08      	ldr	r3, [pc, #32]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479a:	4a07      	ldr	r2, [pc, #28]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 800479c:	f043 0304 	orr.w	r3, r3, #4
 80047a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047a4:	4b04      	ldr	r3, [pc, #16]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80047a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047aa:	4a03      	ldr	r2, [pc, #12]	@ (80047b8 <HAL_RCC_OscConfig+0x504>)
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047b4:	e014      	b.n	80047e0 <HAL_RCC_OscConfig+0x52c>
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40007000 	.word	0x40007000
 80047c0:	4b9a      	ldr	r3, [pc, #616]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80047c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c6:	4a99      	ldr	r2, [pc, #612]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80047c8:	f023 0301 	bic.w	r3, r3, #1
 80047cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047d0:	4b96      	ldr	r3, [pc, #600]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80047d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d6:	4a95      	ldr	r2, [pc, #596]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80047d8:	f023 0304 	bic.w	r3, r3, #4
 80047dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d016      	beq.n	8004816 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7fd fbea 	bl	8001fc0 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047ee:	e00a      	b.n	8004806 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f7fd fbe6 	bl	8001fc0 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fe:	4293      	cmp	r3, r2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e162      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004806:	4b89      	ldr	r3, [pc, #548]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d0ed      	beq.n	80047f0 <HAL_RCC_OscConfig+0x53c>
 8004814:	e015      	b.n	8004842 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004816:	f7fd fbd3 	bl	8001fc0 <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800481c:	e00a      	b.n	8004834 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481e:	f7fd fbcf 	bl	8001fc0 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800482c:	4293      	cmp	r3, r2
 800482e:	d901      	bls.n	8004834 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	e14b      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004834:	4b7d      	ldr	r3, [pc, #500]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1ed      	bne.n	800481e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004842:	7ffb      	ldrb	r3, [r7, #31]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d105      	bne.n	8004854 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004848:	4b78      	ldr	r3, [pc, #480]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484c:	4a77      	ldr	r2, [pc, #476]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 800484e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004852:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0320 	and.w	r3, r3, #32
 800485c:	2b00      	cmp	r3, #0
 800485e:	d03c      	beq.n	80048da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01c      	beq.n	80048a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004868:	4b70      	ldr	r3, [pc, #448]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 800486a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800486e:	4a6f      	ldr	r2, [pc, #444]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004870:	f043 0301 	orr.w	r3, r3, #1
 8004874:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004878:	f7fd fba2 	bl	8001fc0 <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004880:	f7fd fb9e 	bl	8001fc0 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e11c      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004892:	4b66      	ldr	r3, [pc, #408]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004894:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0ef      	beq.n	8004880 <HAL_RCC_OscConfig+0x5cc>
 80048a0:	e01b      	b.n	80048da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80048a2:	4b62      	ldr	r3, [pc, #392]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80048a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048a8:	4a60      	ldr	r2, [pc, #384]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80048aa:	f023 0301 	bic.w	r3, r3, #1
 80048ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b2:	f7fd fb85 	bl	8001fc0 <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048b8:	e008      	b.n	80048cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048ba:	f7fd fb81 	bl	8001fc0 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e0ff      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048cc:	4b57      	ldr	r3, [pc, #348]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80048ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1ef      	bne.n	80048ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 80f3 	beq.w	8004aca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	f040 80c9 	bne.w	8004a80 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80048ee:	4b4f      	ldr	r3, [pc, #316]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f003 0203 	and.w	r2, r3, #3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	429a      	cmp	r2, r3
 8004900:	d12c      	bne.n	800495c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490c:	3b01      	subs	r3, #1
 800490e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d123      	bne.n	800495c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800491e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004920:	429a      	cmp	r2, r3
 8004922:	d11b      	bne.n	800495c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004930:	429a      	cmp	r2, r3
 8004932:	d113      	bne.n	800495c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	085b      	lsrs	r3, r3, #1
 8004940:	3b01      	subs	r3, #1
 8004942:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004944:	429a      	cmp	r2, r3
 8004946:	d109      	bne.n	800495c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	3b01      	subs	r3, #1
 8004956:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004958:	429a      	cmp	r2, r3
 800495a:	d06b      	beq.n	8004a34 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	2b0c      	cmp	r3, #12
 8004960:	d062      	beq.n	8004a28 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004962:	4b32      	ldr	r3, [pc, #200]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e0ac      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004972:	4b2e      	ldr	r3, [pc, #184]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a2d      	ldr	r2, [pc, #180]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800497c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800497e:	f7fd fb1f 	bl	8001fc0 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004986:	f7fd fb1b 	bl	8001fc0 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e099      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004998:	4b24      	ldr	r3, [pc, #144]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d1f0      	bne.n	8004986 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049a4:	4b21      	ldr	r3, [pc, #132]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	4b21      	ldr	r3, [pc, #132]	@ (8004a30 <HAL_RCC_OscConfig+0x77c>)
 80049aa:	4013      	ands	r3, r2
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80049b4:	3a01      	subs	r2, #1
 80049b6:	0112      	lsls	r2, r2, #4
 80049b8:	4311      	orrs	r1, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80049be:	0212      	lsls	r2, r2, #8
 80049c0:	4311      	orrs	r1, r2
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80049c6:	0852      	lsrs	r2, r2, #1
 80049c8:	3a01      	subs	r2, #1
 80049ca:	0552      	lsls	r2, r2, #21
 80049cc:	4311      	orrs	r1, r2
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80049d2:	0852      	lsrs	r2, r2, #1
 80049d4:	3a01      	subs	r2, #1
 80049d6:	0652      	lsls	r2, r2, #25
 80049d8:	4311      	orrs	r1, r2
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80049de:	06d2      	lsls	r2, r2, #27
 80049e0:	430a      	orrs	r2, r1
 80049e2:	4912      	ldr	r1, [pc, #72]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80049e8:	4b10      	ldr	r3, [pc, #64]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a0f      	ldr	r2, [pc, #60]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049f4:	4b0d      	ldr	r3, [pc, #52]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 80049fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a00:	f7fd fade 	bl	8001fc0 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a08:	f7fd fada 	bl	8001fc0 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e058      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a1a:	4b04      	ldr	r3, [pc, #16]	@ (8004a2c <HAL_RCC_OscConfig+0x778>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a26:	e050      	b.n	8004aca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e04f      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a34:	4b27      	ldr	r3, [pc, #156]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d144      	bne.n	8004aca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004a40:	4b24      	ldr	r3, [pc, #144]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a23      	ldr	r2, [pc, #140]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a4c:	4b21      	ldr	r3, [pc, #132]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4a20      	ldr	r2, [pc, #128]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004a58:	f7fd fab2 	bl	8001fc0 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a60:	f7fd faae 	bl	8001fc0 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e02c      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a72:	4b18      	ldr	r3, [pc, #96]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0f0      	beq.n	8004a60 <HAL_RCC_OscConfig+0x7ac>
 8004a7e:	e024      	b.n	8004aca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d01f      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a86:	4b13      	ldr	r3, [pc, #76]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004a8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a92:	f7fd fa95 	bl	8001fc0 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a98:	e008      	b.n	8004aac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a9a:	f7fd fa91 	bl	8001fc0 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e00f      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aac:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1f0      	bne.n	8004a9a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004ab8:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004aba:	68da      	ldr	r2, [r3, #12]
 8004abc:	4905      	ldr	r1, [pc, #20]	@ (8004ad4 <HAL_RCC_OscConfig+0x820>)
 8004abe:	4b06      	ldr	r3, [pc, #24]	@ (8004ad8 <HAL_RCC_OscConfig+0x824>)
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	60cb      	str	r3, [r1, #12]
 8004ac4:	e001      	b.n	8004aca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3720      	adds	r7, #32
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	feeefffc 	.word	0xfeeefffc

08004adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e0e7      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004af0:	4b75      	ldr	r3, [pc, #468]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d910      	bls.n	8004b20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004afe:	4b72      	ldr	r3, [pc, #456]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f023 0207 	bic.w	r2, r3, #7
 8004b06:	4970      	ldr	r1, [pc, #448]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b6e      	ldr	r3, [pc, #440]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0cf      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d010      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	4b66      	ldr	r3, [pc, #408]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d908      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b3c:	4b63      	ldr	r3, [pc, #396]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	4960      	ldr	r1, [pc, #384]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d04c      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d107      	bne.n	8004b72 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b62:	4b5a      	ldr	r3, [pc, #360]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d121      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e0a6      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d107      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b7a:	4b54      	ldr	r3, [pc, #336]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d115      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e09a      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d107      	bne.n	8004ba2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b92:	4b4e      	ldr	r3, [pc, #312]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e08e      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e086      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bb2:	4b46      	ldr	r3, [pc, #280]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f023 0203 	bic.w	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4943      	ldr	r1, [pc, #268]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bc4:	f7fd f9fc 	bl	8001fc0 <HAL_GetTick>
 8004bc8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	e00a      	b.n	8004be2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bcc:	f7fd f9f8 	bl	8001fc0 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e06e      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f003 020c 	and.w	r2, r3, #12
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d1eb      	bne.n	8004bcc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d010      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	4b31      	ldr	r3, [pc, #196]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d208      	bcs.n	8004c22 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c10:	4b2e      	ldr	r3, [pc, #184]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	492b      	ldr	r1, [pc, #172]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c22:	4b29      	ldr	r3, [pc, #164]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d210      	bcs.n	8004c52 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c30:	4b25      	ldr	r3, [pc, #148]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f023 0207 	bic.w	r2, r3, #7
 8004c38:	4923      	ldr	r1, [pc, #140]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c40:	4b21      	ldr	r3, [pc, #132]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d001      	beq.n	8004c52 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e036      	b.n	8004cc0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d008      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	4918      	ldr	r1, [pc, #96]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0308 	and.w	r3, r3, #8
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d009      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c7c:	4b13      	ldr	r3, [pc, #76]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	00db      	lsls	r3, r3, #3
 8004c8a:	4910      	ldr	r1, [pc, #64]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c90:	f000 f824 	bl	8004cdc <HAL_RCC_GetSysClockFreq>
 8004c94:	4602      	mov	r2, r0
 8004c96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ccc <HAL_RCC_ClockConfig+0x1f0>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	091b      	lsrs	r3, r3, #4
 8004c9c:	f003 030f 	and.w	r3, r3, #15
 8004ca0:	490b      	ldr	r1, [pc, #44]	@ (8004cd0 <HAL_RCC_ClockConfig+0x1f4>)
 8004ca2:	5ccb      	ldrb	r3, [r1, r3]
 8004ca4:	f003 031f 	and.w	r3, r3, #31
 8004ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cac:	4a09      	ldr	r2, [pc, #36]	@ (8004cd4 <HAL_RCC_ClockConfig+0x1f8>)
 8004cae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004cb0:	4b09      	ldr	r3, [pc, #36]	@ (8004cd8 <HAL_RCC_ClockConfig+0x1fc>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7fd f933 	bl	8001f20 <HAL_InitTick>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	72fb      	strb	r3, [r7, #11]

  return status;
 8004cbe:	7afb      	ldrb	r3, [r7, #11]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40022000 	.word	0x40022000
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	080091a0 	.word	0x080091a0
 8004cd4:	2000000c 	.word	0x2000000c
 8004cd8:	20000010 	.word	0x20000010

08004cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b089      	sub	sp, #36	@ 0x24
 8004ce0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61fb      	str	r3, [r7, #28]
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cea:	4b3e      	ldr	r3, [pc, #248]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 030c 	and.w	r3, r3, #12
 8004cf2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cf4:	4b3b      	ldr	r3, [pc, #236]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f003 0303 	and.w	r3, r3, #3
 8004cfc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d005      	beq.n	8004d10 <HAL_RCC_GetSysClockFreq+0x34>
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	2b0c      	cmp	r3, #12
 8004d08:	d121      	bne.n	8004d4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d11e      	bne.n	8004d4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d10:	4b34      	ldr	r3, [pc, #208]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0308 	and.w	r3, r3, #8
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d107      	bne.n	8004d2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d1c:	4b31      	ldr	r3, [pc, #196]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	f003 030f 	and.w	r3, r3, #15
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	e005      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d38:	4a2b      	ldr	r2, [pc, #172]	@ (8004de8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10d      	bne.n	8004d64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d4c:	e00a      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d102      	bne.n	8004d5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d54:	4b25      	ldr	r3, [pc, #148]	@ (8004dec <HAL_RCC_GetSysClockFreq+0x110>)
 8004d56:	61bb      	str	r3, [r7, #24]
 8004d58:	e004      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d101      	bne.n	8004d64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d60:	4b23      	ldr	r3, [pc, #140]	@ (8004df0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	2b0c      	cmp	r3, #12
 8004d68:	d134      	bne.n	8004dd4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d003      	beq.n	8004d82 <HAL_RCC_GetSysClockFreq+0xa6>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCC_GetSysClockFreq+0xac>
 8004d80:	e005      	b.n	8004d8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d82:	4b1a      	ldr	r3, [pc, #104]	@ (8004dec <HAL_RCC_GetSysClockFreq+0x110>)
 8004d84:	617b      	str	r3, [r7, #20]
      break;
 8004d86:	e005      	b.n	8004d94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d88:	4b19      	ldr	r3, [pc, #100]	@ (8004df0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d8a:	617b      	str	r3, [r7, #20]
      break;
 8004d8c:	e002      	b.n	8004d94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	617b      	str	r3, [r7, #20]
      break;
 8004d92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d94:	4b13      	ldr	r3, [pc, #76]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	091b      	lsrs	r3, r3, #4
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	3301      	adds	r3, #1
 8004da0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004da2:	4b10      	ldr	r3, [pc, #64]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	0a1b      	lsrs	r3, r3, #8
 8004da8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	fb03 f202 	mul.w	r2, r3, r2
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004dba:	4b0a      	ldr	r3, [pc, #40]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	0e5b      	lsrs	r3, r3, #25
 8004dc0:	f003 0303 	and.w	r3, r3, #3
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004dd4:	69bb      	ldr	r3, [r7, #24]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3724      	adds	r7, #36	@ 0x24
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40021000 	.word	0x40021000
 8004de8:	080091b8 	.word	0x080091b8
 8004dec:	00f42400 	.word	0x00f42400
 8004df0:	007a1200 	.word	0x007a1200

08004df4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004df8:	4b03      	ldr	r3, [pc, #12]	@ (8004e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	2000000c 	.word	0x2000000c

08004e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e10:	f7ff fff0 	bl	8004df4 <HAL_RCC_GetHCLKFreq>
 8004e14:	4602      	mov	r2, r0
 8004e16:	4b06      	ldr	r3, [pc, #24]	@ (8004e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	0a1b      	lsrs	r3, r3, #8
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	4904      	ldr	r1, [pc, #16]	@ (8004e34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e22:	5ccb      	ldrb	r3, [r1, r3]
 8004e24:	f003 031f 	and.w	r3, r3, #31
 8004e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40021000 	.word	0x40021000
 8004e34:	080091b0 	.word	0x080091b0

08004e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e3c:	f7ff ffda 	bl	8004df4 <HAL_RCC_GetHCLKFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	0adb      	lsrs	r3, r3, #11
 8004e48:	f003 0307 	and.w	r3, r3, #7
 8004e4c:	4904      	ldr	r1, [pc, #16]	@ (8004e60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	080091b0 	.word	0x080091b0

08004e64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e70:	4b2a      	ldr	r3, [pc, #168]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d003      	beq.n	8004e84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e7c:	f7ff f9b6 	bl	80041ec <HAL_PWREx_GetVoltageRange>
 8004e80:	6178      	str	r0, [r7, #20]
 8004e82:	e014      	b.n	8004eae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e84:	4b25      	ldr	r3, [pc, #148]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e88:	4a24      	ldr	r2, [pc, #144]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e90:	4b22      	ldr	r3, [pc, #136]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e9c:	f7ff f9a6 	bl	80041ec <HAL_PWREx_GetVoltageRange>
 8004ea0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb4:	d10b      	bne.n	8004ece <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b80      	cmp	r3, #128	@ 0x80
 8004eba:	d919      	bls.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ec0:	d902      	bls.n	8004ec8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	e013      	b.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ec8:	2301      	movs	r3, #1
 8004eca:	613b      	str	r3, [r7, #16]
 8004ecc:	e010      	b.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2b80      	cmp	r3, #128	@ 0x80
 8004ed2:	d902      	bls.n	8004eda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	613b      	str	r3, [r7, #16]
 8004ed8:	e00a      	b.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b80      	cmp	r3, #128	@ 0x80
 8004ede:	d102      	bne.n	8004ee6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	613b      	str	r3, [r7, #16]
 8004ee4:	e004      	b.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b70      	cmp	r3, #112	@ 0x70
 8004eea:	d101      	bne.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004eec:	2301      	movs	r3, #1
 8004eee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f023 0207 	bic.w	r2, r3, #7
 8004ef8:	4909      	ldr	r1, [pc, #36]	@ (8004f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f00:	4b07      	ldr	r3, [pc, #28]	@ (8004f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d001      	beq.n	8004f12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e000      	b.n	8004f14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3718      	adds	r7, #24
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	40022000 	.word	0x40022000

08004f24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f30:	2300      	movs	r3, #0
 8004f32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d031      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f48:	d01a      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004f4a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f4e:	d814      	bhi.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d009      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004f54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f58:	d10f      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004f5a:	4b5d      	ldr	r3, [pc, #372]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	4a5c      	ldr	r2, [pc, #368]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f64:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f66:	e00c      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3304      	adds	r3, #4
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fa22 	bl	80053b8 <RCCEx_PLLSAI1_Config>
 8004f74:	4603      	mov	r3, r0
 8004f76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f78:	e003      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8004f7e:	e000      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f82:	7cfb      	ldrb	r3, [r7, #19]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10b      	bne.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f88:	4b51      	ldr	r3, [pc, #324]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	494e      	ldr	r1, [pc, #312]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f9e:	e001      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa0:	7cfb      	ldrb	r3, [r7, #19]
 8004fa2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 809e 	beq.w	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fb6:	4b46      	ldr	r3, [pc, #280]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00d      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fcc:	4b40      	ldr	r3, [pc, #256]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd0:	4a3f      	ldr	r2, [pc, #252]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fd8:	4b3d      	ldr	r3, [pc, #244]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe0:	60bb      	str	r3, [r7, #8]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a39      	ldr	r2, [pc, #228]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ff2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ff4:	f7fc ffe4 	bl	8001fc0 <HAL_GetTick>
 8004ff8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ffa:	e009      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ffc:	f7fc ffe0 	bl	8001fc0 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b02      	cmp	r3, #2
 8005008:	d902      	bls.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	74fb      	strb	r3, [r7, #19]
        break;
 800500e:	e005      	b.n	800501c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005010:	4b30      	ldr	r3, [pc, #192]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0ef      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800501c:	7cfb      	ldrb	r3, [r7, #19]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d15a      	bne.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005022:	4b2b      	ldr	r3, [pc, #172]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800502c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01e      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	429a      	cmp	r2, r3
 800503c:	d019      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800503e:	4b24      	ldr	r3, [pc, #144]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005044:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005048:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800504a:	4b21      	ldr	r3, [pc, #132]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800504c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005050:	4a1f      	ldr	r2, [pc, #124]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005052:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005056:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800505a:	4b1d      	ldr	r3, [pc, #116]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005060:	4a1b      	ldr	r2, [pc, #108]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005066:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800506a:	4a19      	ldr	r2, [pc, #100]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f003 0301 	and.w	r3, r3, #1
 8005078:	2b00      	cmp	r3, #0
 800507a:	d016      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507c:	f7fc ffa0 	bl	8001fc0 <HAL_GetTick>
 8005080:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005082:	e00b      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005084:	f7fc ff9c 	bl	8001fc0 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005092:	4293      	cmp	r3, r2
 8005094:	d902      	bls.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	74fb      	strb	r3, [r7, #19]
            break;
 800509a:	e006      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800509c:	4b0c      	ldr	r3, [pc, #48]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800509e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d0ec      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80050aa:	7cfb      	ldrb	r3, [r7, #19]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050b0:	4b07      	ldr	r3, [pc, #28]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050be:	4904      	ldr	r1, [pc, #16]	@ (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80050c6:	e009      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80050c8:	7cfb      	ldrb	r3, [r7, #19]
 80050ca:	74bb      	strb	r3, [r7, #18]
 80050cc:	e006      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80050ce:	bf00      	nop
 80050d0:	40021000 	.word	0x40021000
 80050d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050d8:	7cfb      	ldrb	r3, [r7, #19]
 80050da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050dc:	7c7b      	ldrb	r3, [r7, #17]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d105      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e2:	4b8d      	ldr	r3, [pc, #564]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80050e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e6:	4a8c      	ldr	r2, [pc, #560]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80050e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00a      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050fa:	4b87      	ldr	r3, [pc, #540]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80050fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005100:	f023 0203 	bic.w	r2, r3, #3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	4983      	ldr	r1, [pc, #524]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800510a:	4313      	orrs	r3, r2
 800510c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800511c:	4b7e      	ldr	r3, [pc, #504]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800511e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005122:	f023 020c 	bic.w	r2, r3, #12
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	497b      	ldr	r1, [pc, #492]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800512c:	4313      	orrs	r3, r2
 800512e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800513e:	4b76      	ldr	r3, [pc, #472]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005144:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514c:	4972      	ldr	r1, [pc, #456]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0320 	and.w	r3, r3, #32
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005160:	4b6d      	ldr	r3, [pc, #436]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516e:	496a      	ldr	r1, [pc, #424]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005182:	4b65      	ldr	r3, [pc, #404]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005188:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005190:	4961      	ldr	r1, [pc, #388]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051a4:	4b5c      	ldr	r3, [pc, #368]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b2:	4959      	ldr	r1, [pc, #356]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051c6:	4b54      	ldr	r3, [pc, #336]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d4:	4950      	ldr	r1, [pc, #320]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f6:	4948      	ldr	r1, [pc, #288]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800520a:	4b43      	ldr	r3, [pc, #268]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005218:	493f      	ldr	r1, [pc, #252]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d028      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800522c:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800523a:	4937      	ldr	r1, [pc, #220]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005246:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800524a:	d106      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800524c:	4b32      	ldr	r3, [pc, #200]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a31      	ldr	r2, [pc, #196]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005256:	60d3      	str	r3, [r2, #12]
 8005258:	e011      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800525e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005262:	d10c      	bne.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3304      	adds	r3, #4
 8005268:	2101      	movs	r1, #1
 800526a:	4618      	mov	r0, r3
 800526c:	f000 f8a4 	bl	80053b8 <RCCEx_PLLSAI1_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005274:	7cfb      	ldrb	r3, [r7, #19]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d028      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800528a:	4b23      	ldr	r3, [pc, #140]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800528c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005290:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005298:	491f      	ldr	r1, [pc, #124]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800529a:	4313      	orrs	r3, r2
 800529c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052a8:	d106      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052b4:	60d3      	str	r3, [r2, #12]
 80052b6:	e011      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052c0:	d10c      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	3304      	adds	r3, #4
 80052c6:	2101      	movs	r1, #1
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 f875 	bl	80053b8 <RCCEx_PLLSAI1_Config>
 80052ce:	4603      	mov	r3, r0
 80052d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052d2:	7cfb      	ldrb	r3, [r7, #19]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80052d8:	7cfb      	ldrb	r3, [r7, #19]
 80052da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d02b      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f6:	4908      	ldr	r1, [pc, #32]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005306:	d109      	bne.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005308:	4b03      	ldr	r3, [pc, #12]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	4a02      	ldr	r2, [pc, #8]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800530e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005312:	60d3      	str	r3, [r2, #12]
 8005314:	e014      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005316:	bf00      	nop
 8005318:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005324:	d10c      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	3304      	adds	r3, #4
 800532a:	2101      	movs	r1, #1
 800532c:	4618      	mov	r0, r3
 800532e:	f000 f843 	bl	80053b8 <RCCEx_PLLSAI1_Config>
 8005332:	4603      	mov	r3, r0
 8005334:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005336:	7cfb      	ldrb	r3, [r7, #19]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800533c:	7cfb      	ldrb	r3, [r7, #19]
 800533e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01c      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800534c:	4b19      	ldr	r3, [pc, #100]	@ (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005352:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535a:	4916      	ldr	r1, [pc, #88]	@ (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005366:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800536a:	d10c      	bne.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3304      	adds	r3, #4
 8005370:	2102      	movs	r1, #2
 8005372:	4618      	mov	r0, r3
 8005374:	f000 f820 	bl	80053b8 <RCCEx_PLLSAI1_Config>
 8005378:	4603      	mov	r3, r0
 800537a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800537c:	7cfb      	ldrb	r3, [r7, #19]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8005382:	7cfb      	ldrb	r3, [r7, #19]
 8005384:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005392:	4b08      	ldr	r3, [pc, #32]	@ (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005398:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a0:	4904      	ldr	r1, [pc, #16]	@ (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80053a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3718      	adds	r7, #24
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	40021000 	.word	0x40021000

080053b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053c2:	2300      	movs	r3, #0
 80053c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053c6:	4b74      	ldr	r3, [pc, #464]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	f003 0303 	and.w	r3, r3, #3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d018      	beq.n	8005404 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053d2:	4b71      	ldr	r3, [pc, #452]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f003 0203 	and.w	r2, r3, #3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d10d      	bne.n	80053fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
       ||
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80053ea:	4b6b      	ldr	r3, [pc, #428]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	091b      	lsrs	r3, r3, #4
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
       ||
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d047      	beq.n	800548e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	73fb      	strb	r3, [r7, #15]
 8005402:	e044      	b.n	800548e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d018      	beq.n	800543e <RCCEx_PLLSAI1_Config+0x86>
 800540c:	2b03      	cmp	r3, #3
 800540e:	d825      	bhi.n	800545c <RCCEx_PLLSAI1_Config+0xa4>
 8005410:	2b01      	cmp	r3, #1
 8005412:	d002      	beq.n	800541a <RCCEx_PLLSAI1_Config+0x62>
 8005414:	2b02      	cmp	r3, #2
 8005416:	d009      	beq.n	800542c <RCCEx_PLLSAI1_Config+0x74>
 8005418:	e020      	b.n	800545c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800541a:	4b5f      	ldr	r3, [pc, #380]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d11d      	bne.n	8005462 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800542a:	e01a      	b.n	8005462 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800542c:	4b5a      	ldr	r3, [pc, #360]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005434:	2b00      	cmp	r3, #0
 8005436:	d116      	bne.n	8005466 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800543c:	e013      	b.n	8005466 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800543e:	4b56      	ldr	r3, [pc, #344]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800544a:	4b53      	ldr	r3, [pc, #332]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800545a:	e006      	b.n	800546a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e004      	b.n	800546c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005462:	bf00      	nop
 8005464:	e002      	b.n	800546c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005466:	bf00      	nop
 8005468:	e000      	b.n	800546c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800546a:	bf00      	nop
    }

    if(status == HAL_OK)
 800546c:	7bfb      	ldrb	r3, [r7, #15]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10d      	bne.n	800548e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005472:	4b49      	ldr	r3, [pc, #292]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6819      	ldr	r1, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	3b01      	subs	r3, #1
 8005484:	011b      	lsls	r3, r3, #4
 8005486:	430b      	orrs	r3, r1
 8005488:	4943      	ldr	r1, [pc, #268]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800548a:	4313      	orrs	r3, r2
 800548c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800548e:	7bfb      	ldrb	r3, [r7, #15]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d17c      	bne.n	800558e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005494:	4b40      	ldr	r3, [pc, #256]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a3f      	ldr	r2, [pc, #252]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800549a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800549e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a0:	f7fc fd8e 	bl	8001fc0 <HAL_GetTick>
 80054a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054a6:	e009      	b.n	80054bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054a8:	f7fc fd8a 	bl	8001fc0 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d902      	bls.n	80054bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	73fb      	strb	r3, [r7, #15]
        break;
 80054ba:	e005      	b.n	80054c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054bc:	4b36      	ldr	r3, [pc, #216]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1ef      	bne.n	80054a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d15f      	bne.n	800558e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d110      	bne.n	80054f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054d4:	4b30      	ldr	r3, [pc, #192]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80054dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	6892      	ldr	r2, [r2, #8]
 80054e4:	0211      	lsls	r1, r2, #8
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	68d2      	ldr	r2, [r2, #12]
 80054ea:	06d2      	lsls	r2, r2, #27
 80054ec:	430a      	orrs	r2, r1
 80054ee:	492a      	ldr	r1, [pc, #168]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	610b      	str	r3, [r1, #16]
 80054f4:	e027      	b.n	8005546 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d112      	bne.n	8005522 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054fc:	4b26      	ldr	r3, [pc, #152]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005504:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6892      	ldr	r2, [r2, #8]
 800550c:	0211      	lsls	r1, r2, #8
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	6912      	ldr	r2, [r2, #16]
 8005512:	0852      	lsrs	r2, r2, #1
 8005514:	3a01      	subs	r2, #1
 8005516:	0552      	lsls	r2, r2, #21
 8005518:	430a      	orrs	r2, r1
 800551a:	491f      	ldr	r1, [pc, #124]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800551c:	4313      	orrs	r3, r2
 800551e:	610b      	str	r3, [r1, #16]
 8005520:	e011      	b.n	8005546 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005522:	4b1d      	ldr	r3, [pc, #116]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800552a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6892      	ldr	r2, [r2, #8]
 8005532:	0211      	lsls	r1, r2, #8
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6952      	ldr	r2, [r2, #20]
 8005538:	0852      	lsrs	r2, r2, #1
 800553a:	3a01      	subs	r2, #1
 800553c:	0652      	lsls	r2, r2, #25
 800553e:	430a      	orrs	r2, r1
 8005540:	4915      	ldr	r1, [pc, #84]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005542:	4313      	orrs	r3, r2
 8005544:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005546:	4b14      	ldr	r3, [pc, #80]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a13      	ldr	r2, [pc, #76]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800554c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005550:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005552:	f7fc fd35 	bl	8001fc0 <HAL_GetTick>
 8005556:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005558:	e009      	b.n	800556e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800555a:	f7fc fd31 	bl	8001fc0 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d902      	bls.n	800556e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	73fb      	strb	r3, [r7, #15]
          break;
 800556c:	e005      	b.n	800557a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800556e:	4b0a      	ldr	r3, [pc, #40]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0ef      	beq.n	800555a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800557a:	7bfb      	ldrb	r3, [r7, #15]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d106      	bne.n	800558e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005580:	4b05      	ldr	r3, [pc, #20]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005582:	691a      	ldr	r2, [r3, #16]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	4903      	ldr	r1, [pc, #12]	@ (8005598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800558a:	4313      	orrs	r3, r2
 800558c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800558e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40021000 	.word	0x40021000

0800559c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e040      	b.n	8005630 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d106      	bne.n	80055c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7fc fae4 	bl	8001b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2224      	movs	r2, #36	@ 0x24
 80055c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 0201 	bic.w	r2, r2, #1
 80055d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fe32 	bl	800624c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fbd5 	bl	8005d98 <UART_SetConfig>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d101      	bne.n	80055f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e01b      	b.n	8005630 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0201 	orr.w	r2, r2, #1
 8005626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 feb1 	bl	8006390 <UART_CheckIdleState>
 800562e:	4603      	mov	r3, r0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08a      	sub	sp, #40	@ 0x28
 800563c:	af02      	add	r7, sp, #8
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	603b      	str	r3, [r7, #0]
 8005644:	4613      	mov	r3, r2
 8005646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800564c:	2b20      	cmp	r3, #32
 800564e:	d177      	bne.n	8005740 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <HAL_UART_Transmit+0x24>
 8005656:	88fb      	ldrh	r3, [r7, #6]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e070      	b.n	8005742 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2221      	movs	r2, #33	@ 0x21
 800566c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800566e:	f7fc fca7 	bl	8001fc0 <HAL_GetTick>
 8005672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	88fa      	ldrh	r2, [r7, #6]
 8005678:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	88fa      	ldrh	r2, [r7, #6]
 8005680:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800568c:	d108      	bne.n	80056a0 <HAL_UART_Transmit+0x68>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d104      	bne.n	80056a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	61bb      	str	r3, [r7, #24]
 800569e:	e003      	b.n	80056a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056a4:	2300      	movs	r3, #0
 80056a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056a8:	e02f      	b.n	800570a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2200      	movs	r2, #0
 80056b2:	2180      	movs	r1, #128	@ 0x80
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 ff13 	bl	80064e0 <UART_WaitOnFlagUntilTimeout>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e03b      	b.n	8005742 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10b      	bne.n	80056e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	881a      	ldrh	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056dc:	b292      	uxth	r2, r2
 80056de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	3302      	adds	r3, #2
 80056e4:	61bb      	str	r3, [r7, #24]
 80056e6:	e007      	b.n	80056f8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	781a      	ldrb	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	3301      	adds	r3, #1
 80056f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056fe:	b29b      	uxth	r3, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1c9      	bne.n	80056aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	2200      	movs	r2, #0
 800571e:	2140      	movs	r1, #64	@ 0x40
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 fedd 	bl	80064e0 <UART_WaitOnFlagUntilTimeout>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d004      	beq.n	8005736 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2220      	movs	r2, #32
 8005730:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e005      	b.n	8005742 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	e000      	b.n	8005742 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005740:	2302      	movs	r3, #2
  }
}
 8005742:	4618      	mov	r0, r3
 8005744:	3720      	adds	r7, #32
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b0ba      	sub	sp, #232	@ 0xe8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005772:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005776:	f640 030f 	movw	r3, #2063	@ 0x80f
 800577a:	4013      	ands	r3, r2
 800577c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005780:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005784:	2b00      	cmp	r3, #0
 8005786:	d115      	bne.n	80057b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800578c:	f003 0320 	and.w	r3, r3, #32
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00f      	beq.n	80057b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	2b00      	cmp	r3, #0
 800579e:	d009      	beq.n	80057b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 82ca 	beq.w	8005d3e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	4798      	blx	r3
      }
      return;
 80057b2:	e2c4      	b.n	8005d3e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80057b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 8117 	beq.w	80059ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80057be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80057ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80057ce:	4b85      	ldr	r3, [pc, #532]	@ (80059e4 <HAL_UART_IRQHandler+0x298>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 810a 	beq.w	80059ec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80057d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d011      	beq.n	8005808 <HAL_UART_IRQHandler+0xbc>
 80057e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00b      	beq.n	8005808 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2201      	movs	r2, #1
 80057f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057fe:	f043 0201 	orr.w	r2, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d011      	beq.n	8005838 <HAL_UART_IRQHandler+0xec>
 8005814:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00b      	beq.n	8005838 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2202      	movs	r2, #2
 8005826:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800582e:	f043 0204 	orr.w	r2, r3, #4
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d011      	beq.n	8005868 <HAL_UART_IRQHandler+0x11c>
 8005844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00b      	beq.n	8005868 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2204      	movs	r2, #4
 8005856:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800585e:	f043 0202 	orr.w	r2, r3, #2
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800586c:	f003 0308 	and.w	r3, r3, #8
 8005870:	2b00      	cmp	r3, #0
 8005872:	d017      	beq.n	80058a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005878:	f003 0320 	and.w	r3, r3, #32
 800587c:	2b00      	cmp	r3, #0
 800587e:	d105      	bne.n	800588c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005880:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005884:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00b      	beq.n	80058a4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2208      	movs	r2, #8
 8005892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800589a:	f043 0208 	orr.w	r2, r3, #8
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80058a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d012      	beq.n	80058d6 <HAL_UART_IRQHandler+0x18a>
 80058b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00c      	beq.n	80058d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058cc:	f043 0220 	orr.w	r2, r3, #32
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8230 	beq.w	8005d42 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80058e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e6:	f003 0320 	and.w	r3, r3, #32
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00d      	beq.n	800590a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80058ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005910:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591e:	2b40      	cmp	r3, #64	@ 0x40
 8005920:	d005      	beq.n	800592e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005922:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005926:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800592a:	2b00      	cmp	r3, #0
 800592c:	d04f      	beq.n	80059ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fe43 	bl	80065ba <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593e:	2b40      	cmp	r3, #64	@ 0x40
 8005940:	d141      	bne.n	80059c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005950:	e853 3f00 	ldrex	r3, [r3]
 8005954:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005958:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800595c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	3308      	adds	r3, #8
 800596a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800596e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800597a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800597e:	e841 2300 	strex	r3, r2, [r1]
 8005982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005986:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1d9      	bne.n	8005942 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005992:	2b00      	cmp	r3, #0
 8005994:	d013      	beq.n	80059be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800599a:	4a13      	ldr	r2, [pc, #76]	@ (80059e8 <HAL_UART_IRQHandler+0x29c>)
 800599c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fd fb11 	bl	8002fca <HAL_DMA_Abort_IT>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d017      	beq.n	80059de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80059b8:	4610      	mov	r0, r2
 80059ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059bc:	e00f      	b.n	80059de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 f9d4 	bl	8005d6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c4:	e00b      	b.n	80059de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f9d0 	bl	8005d6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059cc:	e007      	b.n	80059de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f9cc 	bl	8005d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80059dc:	e1b1      	b.n	8005d42 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059de:	bf00      	nop
    return;
 80059e0:	e1af      	b.n	8005d42 <HAL_UART_IRQHandler+0x5f6>
 80059e2:	bf00      	nop
 80059e4:	04000120 	.word	0x04000120
 80059e8:	08006683 	.word	0x08006683

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	f040 816a 	bne.w	8005cca <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80059f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059fa:	f003 0310 	and.w	r3, r3, #16
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 8163 	beq.w	8005cca <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a08:	f003 0310 	and.w	r3, r3, #16
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 815c 	beq.w	8005cca <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2210      	movs	r2, #16
 8005a18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a24:	2b40      	cmp	r3, #64	@ 0x40
 8005a26:	f040 80d4 	bne.w	8005bd2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 80ad 	beq.w	8005b9a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005a46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	f080 80a5 	bcs.w	8005b9a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a56:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f040 8086 	bne.w	8005b78 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a78:	e853 3f00 	ldrex	r3, [r3]
 8005a7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	461a      	mov	r2, r3
 8005a92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005a96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005a9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005aa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005aa6:	e841 2300 	strex	r3, r2, [r1]
 8005aaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1da      	bne.n	8005a6c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3308      	adds	r3, #8
 8005abc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ac8:	f023 0301 	bic.w	r3, r3, #1
 8005acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ada:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ade:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ae6:	e841 2300 	strex	r3, r2, [r1]
 8005aea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1e1      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3308      	adds	r3, #8
 8005af8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005afc:	e853 3f00 	ldrex	r3, [r3]
 8005b00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3308      	adds	r3, #8
 8005b12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b1e:	e841 2300 	strex	r3, r2, [r1]
 8005b22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1e3      	bne.n	8005af2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b48:	f023 0310 	bic.w	r3, r3, #16
 8005b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e4      	bne.n	8005b38 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fd f9eb 	bl	8002f4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	4619      	mov	r1, r3
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f8f4 	bl	8005d80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005b98:	e0d5      	b.n	8005d46 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ba0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	f040 80ce 	bne.w	8005d46 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0320 	and.w	r3, r3, #32
 8005bb6:	2b20      	cmp	r3, #32
 8005bb8:	f040 80c5 	bne.w	8005d46 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005bc8:	4619      	mov	r1, r3
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 f8d8 	bl	8005d80 <HAL_UARTEx_RxEventCallback>
      return;
 8005bd0:	e0b9      	b.n	8005d46 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 80ab 	beq.w	8005d4a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005bf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 80a6 	beq.w	8005d4a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c28:	e841 2300 	strex	r3, r2, [r1]
 8005c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e4      	bne.n	8005bfe <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	3308      	adds	r3, #8
 8005c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3e:	e853 3f00 	ldrex	r3, [r3]
 8005c42:	623b      	str	r3, [r7, #32]
   return(result);
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	f023 0301 	bic.w	r3, r3, #1
 8005c4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	3308      	adds	r3, #8
 8005c54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005c58:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e3      	bne.n	8005c34 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	e853 3f00 	ldrex	r3, [r3]
 8005c8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f023 0310 	bic.w	r3, r3, #16
 8005c94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ca2:	61fb      	str	r3, [r7, #28]
 8005ca4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	69b9      	ldr	r1, [r7, #24]
 8005ca8:	69fa      	ldr	r2, [r7, #28]
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	617b      	str	r3, [r7, #20]
   return(result);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1e4      	bne.n	8005c80 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f85c 	bl	8005d80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005cc8:	e03f      	b.n	8005d4a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00e      	beq.n	8005cf4 <HAL_UART_IRQHandler+0x5a8>
 8005cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d008      	beq.n	8005cf4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005cea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 fd08 	bl	8006702 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005cf2:	e02d      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00e      	beq.n	8005d1e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d008      	beq.n	8005d1e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d01c      	beq.n	8005d4e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	4798      	blx	r3
    }
    return;
 8005d1c:	e017      	b.n	8005d4e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d012      	beq.n	8005d50 <HAL_UART_IRQHandler+0x604>
 8005d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00c      	beq.n	8005d50 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fcb9 	bl	80066ae <UART_EndTransmit_IT>
    return;
 8005d3c:	e008      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
      return;
 8005d3e:	bf00      	nop
 8005d40:	e006      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
    return;
 8005d42:	bf00      	nop
 8005d44:	e004      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
      return;
 8005d46:	bf00      	nop
 8005d48:	e002      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
      return;
 8005d4a:	bf00      	nop
 8005d4c:	e000      	b.n	8005d50 <HAL_UART_IRQHandler+0x604>
    return;
 8005d4e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005d50:	37e8      	adds	r7, #232	@ 0xe8
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop

08005d58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	460b      	mov	r3, r1
 8005d8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d9c:	b08a      	sub	sp, #40	@ 0x28
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	689a      	ldr	r2, [r3, #8]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	431a      	orrs	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	431a      	orrs	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	4b9e      	ldr	r3, [pc, #632]	@ (8006040 <UART_SetConfig+0x2a8>)
 8005dc8:	4013      	ands	r3, r2
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	6812      	ldr	r2, [r2, #0]
 8005dce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005dd0:	430b      	orrs	r3, r1
 8005dd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	68da      	ldr	r2, [r3, #12]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a93      	ldr	r2, [pc, #588]	@ (8006044 <UART_SetConfig+0x2ac>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d004      	beq.n	8005e04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e00:	4313      	orrs	r3, r2
 8005e02:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e14:	430a      	orrs	r2, r1
 8005e16:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a8a      	ldr	r2, [pc, #552]	@ (8006048 <UART_SetConfig+0x2b0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d126      	bne.n	8005e70 <UART_SetConfig+0xd8>
 8005e22:	4b8a      	ldr	r3, [pc, #552]	@ (800604c <UART_SetConfig+0x2b4>)
 8005e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e28:	f003 0303 	and.w	r3, r3, #3
 8005e2c:	2b03      	cmp	r3, #3
 8005e2e:	d81b      	bhi.n	8005e68 <UART_SetConfig+0xd0>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <UART_SetConfig+0xa0>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005e49 	.word	0x08005e49
 8005e3c:	08005e59 	.word	0x08005e59
 8005e40:	08005e51 	.word	0x08005e51
 8005e44:	08005e61 	.word	0x08005e61
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e4e:	e0ab      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005e50:	2302      	movs	r3, #2
 8005e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e56:	e0a7      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005e58:	2304      	movs	r3, #4
 8005e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e5e:	e0a3      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005e60:	2308      	movs	r3, #8
 8005e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e66:	e09f      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005e68:	2310      	movs	r3, #16
 8005e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e6e:	e09b      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a76      	ldr	r2, [pc, #472]	@ (8006050 <UART_SetConfig+0x2b8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d138      	bne.n	8005eec <UART_SetConfig+0x154>
 8005e7a:	4b74      	ldr	r3, [pc, #464]	@ (800604c <UART_SetConfig+0x2b4>)
 8005e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e80:	f003 030c 	and.w	r3, r3, #12
 8005e84:	2b0c      	cmp	r3, #12
 8005e86:	d82d      	bhi.n	8005ee4 <UART_SetConfig+0x14c>
 8005e88:	a201      	add	r2, pc, #4	@ (adr r2, 8005e90 <UART_SetConfig+0xf8>)
 8005e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8e:	bf00      	nop
 8005e90:	08005ec5 	.word	0x08005ec5
 8005e94:	08005ee5 	.word	0x08005ee5
 8005e98:	08005ee5 	.word	0x08005ee5
 8005e9c:	08005ee5 	.word	0x08005ee5
 8005ea0:	08005ed5 	.word	0x08005ed5
 8005ea4:	08005ee5 	.word	0x08005ee5
 8005ea8:	08005ee5 	.word	0x08005ee5
 8005eac:	08005ee5 	.word	0x08005ee5
 8005eb0:	08005ecd 	.word	0x08005ecd
 8005eb4:	08005ee5 	.word	0x08005ee5
 8005eb8:	08005ee5 	.word	0x08005ee5
 8005ebc:	08005ee5 	.word	0x08005ee5
 8005ec0:	08005edd 	.word	0x08005edd
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eca:	e06d      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ed2:	e069      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005ed4:	2304      	movs	r3, #4
 8005ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eda:	e065      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005edc:	2308      	movs	r3, #8
 8005ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee2:	e061      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eea:	e05d      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a58      	ldr	r2, [pc, #352]	@ (8006054 <UART_SetConfig+0x2bc>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d125      	bne.n	8005f42 <UART_SetConfig+0x1aa>
 8005ef6:	4b55      	ldr	r3, [pc, #340]	@ (800604c <UART_SetConfig+0x2b4>)
 8005ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f00:	2b30      	cmp	r3, #48	@ 0x30
 8005f02:	d016      	beq.n	8005f32 <UART_SetConfig+0x19a>
 8005f04:	2b30      	cmp	r3, #48	@ 0x30
 8005f06:	d818      	bhi.n	8005f3a <UART_SetConfig+0x1a2>
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d00a      	beq.n	8005f22 <UART_SetConfig+0x18a>
 8005f0c:	2b20      	cmp	r3, #32
 8005f0e:	d814      	bhi.n	8005f3a <UART_SetConfig+0x1a2>
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <UART_SetConfig+0x182>
 8005f14:	2b10      	cmp	r3, #16
 8005f16:	d008      	beq.n	8005f2a <UART_SetConfig+0x192>
 8005f18:	e00f      	b.n	8005f3a <UART_SetConfig+0x1a2>
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f20:	e042      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f22:	2302      	movs	r3, #2
 8005f24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f28:	e03e      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f2a:	2304      	movs	r3, #4
 8005f2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f30:	e03a      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f32:	2308      	movs	r3, #8
 8005f34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f38:	e036      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f3a:	2310      	movs	r3, #16
 8005f3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f40:	e032      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a3f      	ldr	r2, [pc, #252]	@ (8006044 <UART_SetConfig+0x2ac>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d12a      	bne.n	8005fa2 <UART_SetConfig+0x20a>
 8005f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800604c <UART_SetConfig+0x2b4>)
 8005f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f52:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f5a:	d01a      	beq.n	8005f92 <UART_SetConfig+0x1fa>
 8005f5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f60:	d81b      	bhi.n	8005f9a <UART_SetConfig+0x202>
 8005f62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f66:	d00c      	beq.n	8005f82 <UART_SetConfig+0x1ea>
 8005f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f6c:	d815      	bhi.n	8005f9a <UART_SetConfig+0x202>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <UART_SetConfig+0x1e2>
 8005f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f76:	d008      	beq.n	8005f8a <UART_SetConfig+0x1f2>
 8005f78:	e00f      	b.n	8005f9a <UART_SetConfig+0x202>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f80:	e012      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f82:	2302      	movs	r3, #2
 8005f84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f88:	e00e      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f8a:	2304      	movs	r3, #4
 8005f8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f90:	e00a      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f92:	2308      	movs	r3, #8
 8005f94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f98:	e006      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005f9a:	2310      	movs	r3, #16
 8005f9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fa0:	e002      	b.n	8005fa8 <UART_SetConfig+0x210>
 8005fa2:	2310      	movs	r3, #16
 8005fa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a25      	ldr	r2, [pc, #148]	@ (8006044 <UART_SetConfig+0x2ac>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	f040 808a 	bne.w	80060c8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d824      	bhi.n	8006006 <UART_SetConfig+0x26e>
 8005fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005fc4 <UART_SetConfig+0x22c>)
 8005fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc2:	bf00      	nop
 8005fc4:	08005fe9 	.word	0x08005fe9
 8005fc8:	08006007 	.word	0x08006007
 8005fcc:	08005ff1 	.word	0x08005ff1
 8005fd0:	08006007 	.word	0x08006007
 8005fd4:	08005ff7 	.word	0x08005ff7
 8005fd8:	08006007 	.word	0x08006007
 8005fdc:	08006007 	.word	0x08006007
 8005fe0:	08006007 	.word	0x08006007
 8005fe4:	08005fff 	.word	0x08005fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fe8:	f7fe ff10 	bl	8004e0c <HAL_RCC_GetPCLK1Freq>
 8005fec:	61f8      	str	r0, [r7, #28]
        break;
 8005fee:	e010      	b.n	8006012 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ff0:	4b19      	ldr	r3, [pc, #100]	@ (8006058 <UART_SetConfig+0x2c0>)
 8005ff2:	61fb      	str	r3, [r7, #28]
        break;
 8005ff4:	e00d      	b.n	8006012 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ff6:	f7fe fe71 	bl	8004cdc <HAL_RCC_GetSysClockFreq>
 8005ffa:	61f8      	str	r0, [r7, #28]
        break;
 8005ffc:	e009      	b.n	8006012 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006002:	61fb      	str	r3, [r7, #28]
        break;
 8006004:	e005      	b.n	8006012 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8006006:	2300      	movs	r3, #0
 8006008:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006010:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 8109 	beq.w	800622c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	4613      	mov	r3, r2
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	4413      	add	r3, r2
 8006024:	69fa      	ldr	r2, [r7, #28]
 8006026:	429a      	cmp	r2, r3
 8006028:	d305      	bcc.n	8006036 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006030:	69fa      	ldr	r2, [r7, #28]
 8006032:	429a      	cmp	r2, r3
 8006034:	d912      	bls.n	800605c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800603c:	e0f6      	b.n	800622c <UART_SetConfig+0x494>
 800603e:	bf00      	nop
 8006040:	efff69f3 	.word	0xefff69f3
 8006044:	40008000 	.word	0x40008000
 8006048:	40013800 	.word	0x40013800
 800604c:	40021000 	.word	0x40021000
 8006050:	40004400 	.word	0x40004400
 8006054:	40004800 	.word	0x40004800
 8006058:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	2200      	movs	r2, #0
 8006060:	461c      	mov	r4, r3
 8006062:	4615      	mov	r5, r2
 8006064:	f04f 0200 	mov.w	r2, #0
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	022b      	lsls	r3, r5, #8
 800606e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006072:	0222      	lsls	r2, r4, #8
 8006074:	68f9      	ldr	r1, [r7, #12]
 8006076:	6849      	ldr	r1, [r1, #4]
 8006078:	0849      	lsrs	r1, r1, #1
 800607a:	2000      	movs	r0, #0
 800607c:	4688      	mov	r8, r1
 800607e:	4681      	mov	r9, r0
 8006080:	eb12 0a08 	adds.w	sl, r2, r8
 8006084:	eb43 0b09 	adc.w	fp, r3, r9
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	607a      	str	r2, [r7, #4]
 8006092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006096:	4650      	mov	r0, sl
 8006098:	4659      	mov	r1, fp
 800609a:	f7fa fd85 	bl	8000ba8 <__aeabi_uldivmod>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4613      	mov	r3, r2
 80060a4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ac:	d308      	bcc.n	80060c0 <UART_SetConfig+0x328>
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060b4:	d204      	bcs.n	80060c0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	60da      	str	r2, [r3, #12]
 80060be:	e0b5      	b.n	800622c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80060c6:	e0b1      	b.n	800622c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060d0:	d15d      	bne.n	800618e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80060d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060d6:	2b08      	cmp	r3, #8
 80060d8:	d827      	bhi.n	800612a <UART_SetConfig+0x392>
 80060da:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <UART_SetConfig+0x348>)
 80060dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e0:	08006105 	.word	0x08006105
 80060e4:	0800610d 	.word	0x0800610d
 80060e8:	08006115 	.word	0x08006115
 80060ec:	0800612b 	.word	0x0800612b
 80060f0:	0800611b 	.word	0x0800611b
 80060f4:	0800612b 	.word	0x0800612b
 80060f8:	0800612b 	.word	0x0800612b
 80060fc:	0800612b 	.word	0x0800612b
 8006100:	08006123 	.word	0x08006123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006104:	f7fe fe82 	bl	8004e0c <HAL_RCC_GetPCLK1Freq>
 8006108:	61f8      	str	r0, [r7, #28]
        break;
 800610a:	e014      	b.n	8006136 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800610c:	f7fe fe94 	bl	8004e38 <HAL_RCC_GetPCLK2Freq>
 8006110:	61f8      	str	r0, [r7, #28]
        break;
 8006112:	e010      	b.n	8006136 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006114:	4b4c      	ldr	r3, [pc, #304]	@ (8006248 <UART_SetConfig+0x4b0>)
 8006116:	61fb      	str	r3, [r7, #28]
        break;
 8006118:	e00d      	b.n	8006136 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800611a:	f7fe fddf 	bl	8004cdc <HAL_RCC_GetSysClockFreq>
 800611e:	61f8      	str	r0, [r7, #28]
        break;
 8006120:	e009      	b.n	8006136 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006126:	61fb      	str	r3, [r7, #28]
        break;
 8006128:	e005      	b.n	8006136 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006134:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d077      	beq.n	800622c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	005a      	lsls	r2, r3, #1
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	085b      	lsrs	r3, r3, #1
 8006146:	441a      	add	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006150:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	2b0f      	cmp	r3, #15
 8006156:	d916      	bls.n	8006186 <UART_SetConfig+0x3ee>
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800615e:	d212      	bcs.n	8006186 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	b29b      	uxth	r3, r3
 8006164:	f023 030f 	bic.w	r3, r3, #15
 8006168:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	085b      	lsrs	r3, r3, #1
 800616e:	b29b      	uxth	r3, r3
 8006170:	f003 0307 	and.w	r3, r3, #7
 8006174:	b29a      	uxth	r2, r3
 8006176:	8afb      	ldrh	r3, [r7, #22]
 8006178:	4313      	orrs	r3, r2
 800617a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	8afa      	ldrh	r2, [r7, #22]
 8006182:	60da      	str	r2, [r3, #12]
 8006184:	e052      	b.n	800622c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800618c:	e04e      	b.n	800622c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800618e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006192:	2b08      	cmp	r3, #8
 8006194:	d827      	bhi.n	80061e6 <UART_SetConfig+0x44e>
 8006196:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <UART_SetConfig+0x404>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	080061c1 	.word	0x080061c1
 80061a0:	080061c9 	.word	0x080061c9
 80061a4:	080061d1 	.word	0x080061d1
 80061a8:	080061e7 	.word	0x080061e7
 80061ac:	080061d7 	.word	0x080061d7
 80061b0:	080061e7 	.word	0x080061e7
 80061b4:	080061e7 	.word	0x080061e7
 80061b8:	080061e7 	.word	0x080061e7
 80061bc:	080061df 	.word	0x080061df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c0:	f7fe fe24 	bl	8004e0c <HAL_RCC_GetPCLK1Freq>
 80061c4:	61f8      	str	r0, [r7, #28]
        break;
 80061c6:	e014      	b.n	80061f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061c8:	f7fe fe36 	bl	8004e38 <HAL_RCC_GetPCLK2Freq>
 80061cc:	61f8      	str	r0, [r7, #28]
        break;
 80061ce:	e010      	b.n	80061f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006248 <UART_SetConfig+0x4b0>)
 80061d2:	61fb      	str	r3, [r7, #28]
        break;
 80061d4:	e00d      	b.n	80061f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061d6:	f7fe fd81 	bl	8004cdc <HAL_RCC_GetSysClockFreq>
 80061da:	61f8      	str	r0, [r7, #28]
        break;
 80061dc:	e009      	b.n	80061f2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061e2:	61fb      	str	r3, [r7, #28]
        break;
 80061e4:	e005      	b.n	80061f2 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80061f0:	bf00      	nop
    }

    if (pclk != 0U)
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d019      	beq.n	800622c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	085a      	lsrs	r2, r3, #1
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	441a      	add	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	fbb2 f3f3 	udiv	r3, r2, r3
 800620a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	2b0f      	cmp	r3, #15
 8006210:	d909      	bls.n	8006226 <UART_SetConfig+0x48e>
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006218:	d205      	bcs.n	8006226 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	b29a      	uxth	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	60da      	str	r2, [r3, #12]
 8006224:	e002      	b.n	800622c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006238:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800623c:	4618      	mov	r0, r3
 800623e:	3728      	adds	r7, #40	@ 0x28
 8006240:	46bd      	mov	sp, r7
 8006242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006246:	bf00      	nop
 8006248:	00f42400 	.word	0x00f42400

0800624c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	f003 0308 	and.w	r3, r3, #8
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00a      	beq.n	8006276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01a      	beq.n	8006362 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006346:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800634a:	d10a      	bne.n	8006362 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00a      	beq.n	8006384 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	430a      	orrs	r2, r1
 8006382:	605a      	str	r2, [r3, #4]
  }
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b098      	sub	sp, #96	@ 0x60
 8006394:	af02      	add	r7, sp, #8
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063a0:	f7fb fe0e 	bl	8001fc0 <HAL_GetTick>
 80063a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0308 	and.w	r3, r3, #8
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d12e      	bne.n	8006412 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063b8:	9300      	str	r3, [sp, #0]
 80063ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063bc:	2200      	movs	r2, #0
 80063be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f88c 	bl	80064e0 <UART_WaitOnFlagUntilTimeout>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d021      	beq.n	8006412 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d6:	e853 3f00 	ldrex	r3, [r3]
 80063da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	461a      	mov	r2, r3
 80063ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063f4:	e841 2300 	strex	r3, r2, [r1]
 80063f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1e6      	bne.n	80063ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2220      	movs	r2, #32
 8006404:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e062      	b.n	80064d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b04      	cmp	r3, #4
 800641e:	d149      	bne.n	80064b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006420:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006428:	2200      	movs	r2, #0
 800642a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f856 	bl	80064e0 <UART_WaitOnFlagUntilTimeout>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d03c      	beq.n	80064b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	e853 3f00 	ldrex	r3, [r3]
 8006446:	623b      	str	r3, [r7, #32]
   return(result);
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800644e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	461a      	mov	r2, r3
 8006456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006458:	633b      	str	r3, [r7, #48]	@ 0x30
 800645a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800645e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006460:	e841 2300 	strex	r3, r2, [r1]
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1e6      	bne.n	800643a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3308      	adds	r3, #8
 8006472:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	60fb      	str	r3, [r7, #12]
   return(result);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f023 0301 	bic.w	r3, r3, #1
 8006482:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3308      	adds	r3, #8
 800648a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800648c:	61fa      	str	r2, [r7, #28]
 800648e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	69b9      	ldr	r1, [r7, #24]
 8006492:	69fa      	ldr	r2, [r7, #28]
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	617b      	str	r3, [r7, #20]
   return(result);
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e5      	bne.n	800646c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e011      	b.n	80064d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2220      	movs	r2, #32
 80064b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2220      	movs	r2, #32
 80064be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3758      	adds	r7, #88	@ 0x58
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	603b      	str	r3, [r7, #0]
 80064ec:	4613      	mov	r3, r2
 80064ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064f0:	e04f      	b.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f8:	d04b      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064fa:	f7fb fd61 	bl	8001fc0 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	69ba      	ldr	r2, [r7, #24]
 8006506:	429a      	cmp	r2, r3
 8006508:	d302      	bcc.n	8006510 <UART_WaitOnFlagUntilTimeout+0x30>
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d101      	bne.n	8006514 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e04e      	b.n	80065b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b00      	cmp	r3, #0
 8006520:	d037      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b80      	cmp	r3, #128	@ 0x80
 8006526:	d034      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	2b40      	cmp	r3, #64	@ 0x40
 800652c:	d031      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	f003 0308 	and.w	r3, r3, #8
 8006538:	2b08      	cmp	r3, #8
 800653a:	d110      	bne.n	800655e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2208      	movs	r2, #8
 8006542:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f000 f838 	bl	80065ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2208      	movs	r2, #8
 800654e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e029      	b.n	80065b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006568:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800656c:	d111      	bne.n	8006592 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006576:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 f81e 	bl	80065ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2220      	movs	r2, #32
 8006582:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e00f      	b.n	80065b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	69da      	ldr	r2, [r3, #28]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	4013      	ands	r3, r2
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	429a      	cmp	r2, r3
 80065a0:	bf0c      	ite	eq
 80065a2:	2301      	moveq	r3, #1
 80065a4:	2300      	movne	r3, #0
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	461a      	mov	r2, r3
 80065aa:	79fb      	ldrb	r3, [r7, #7]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d0a0      	beq.n	80064f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b095      	sub	sp, #84	@ 0x54
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ca:	e853 3f00 	ldrex	r3, [r3]
 80065ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	461a      	mov	r2, r3
 80065de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80065e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065e8:	e841 2300 	strex	r3, r2, [r1]
 80065ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e6      	bne.n	80065c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3308      	adds	r3, #8
 80065fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	61fb      	str	r3, [r7, #28]
   return(result);
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	f023 0301 	bic.w	r3, r3, #1
 800660a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	3308      	adds	r3, #8
 8006612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006614:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006616:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800661a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800661c:	e841 2300 	strex	r3, r2, [r1]
 8006620:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1e5      	bne.n	80065f4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662c:	2b01      	cmp	r3, #1
 800662e:	d118      	bne.n	8006662 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	e853 3f00 	ldrex	r3, [r3]
 800663c:	60bb      	str	r3, [r7, #8]
   return(result);
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	f023 0310 	bic.w	r3, r3, #16
 8006644:	647b      	str	r3, [r7, #68]	@ 0x44
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	461a      	mov	r2, r3
 800664c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800664e:	61bb      	str	r3, [r7, #24]
 8006650:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	6979      	ldr	r1, [r7, #20]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	613b      	str	r3, [r7, #16]
   return(result);
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e6      	bne.n	8006630 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006676:	bf00      	nop
 8006678:	3754      	adds	r7, #84	@ 0x54
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b084      	sub	sp, #16
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f7ff fb63 	bl	8005d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066a6:	bf00      	nop
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}

080066ae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b088      	sub	sp, #32
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	e853 3f00 	ldrex	r3, [r3]
 80066c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066ca:	61fb      	str	r3, [r7, #28]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	461a      	mov	r2, r3
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	61bb      	str	r3, [r7, #24]
 80066d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d8:	6979      	ldr	r1, [r7, #20]
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	e841 2300 	strex	r3, r2, [r1]
 80066e0:	613b      	str	r3, [r7, #16]
   return(result);
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e6      	bne.n	80066b6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2220      	movs	r2, #32
 80066ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7ff fb2f 	bl	8005d58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066fa:	bf00      	nop
 80066fc:	3720      	adds	r7, #32
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006702:	b480      	push	{r7}
 8006704:	b083      	sub	sp, #12
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <__cvt>:
 8006716:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800671a:	ec57 6b10 	vmov	r6, r7, d0
 800671e:	2f00      	cmp	r7, #0
 8006720:	460c      	mov	r4, r1
 8006722:	4619      	mov	r1, r3
 8006724:	463b      	mov	r3, r7
 8006726:	bfbb      	ittet	lt
 8006728:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800672c:	461f      	movlt	r7, r3
 800672e:	2300      	movge	r3, #0
 8006730:	232d      	movlt	r3, #45	@ 0x2d
 8006732:	700b      	strb	r3, [r1, #0]
 8006734:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006736:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800673a:	4691      	mov	r9, r2
 800673c:	f023 0820 	bic.w	r8, r3, #32
 8006740:	bfbc      	itt	lt
 8006742:	4632      	movlt	r2, r6
 8006744:	4616      	movlt	r6, r2
 8006746:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800674a:	d005      	beq.n	8006758 <__cvt+0x42>
 800674c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006750:	d100      	bne.n	8006754 <__cvt+0x3e>
 8006752:	3401      	adds	r4, #1
 8006754:	2102      	movs	r1, #2
 8006756:	e000      	b.n	800675a <__cvt+0x44>
 8006758:	2103      	movs	r1, #3
 800675a:	ab03      	add	r3, sp, #12
 800675c:	9301      	str	r3, [sp, #4]
 800675e:	ab02      	add	r3, sp, #8
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	ec47 6b10 	vmov	d0, r6, r7
 8006766:	4653      	mov	r3, sl
 8006768:	4622      	mov	r2, r4
 800676a:	f000 fef5 	bl	8007558 <_dtoa_r>
 800676e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006772:	4605      	mov	r5, r0
 8006774:	d119      	bne.n	80067aa <__cvt+0x94>
 8006776:	f019 0f01 	tst.w	r9, #1
 800677a:	d00e      	beq.n	800679a <__cvt+0x84>
 800677c:	eb00 0904 	add.w	r9, r0, r4
 8006780:	2200      	movs	r2, #0
 8006782:	2300      	movs	r3, #0
 8006784:	4630      	mov	r0, r6
 8006786:	4639      	mov	r1, r7
 8006788:	f7fa f99e 	bl	8000ac8 <__aeabi_dcmpeq>
 800678c:	b108      	cbz	r0, 8006792 <__cvt+0x7c>
 800678e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006792:	2230      	movs	r2, #48	@ 0x30
 8006794:	9b03      	ldr	r3, [sp, #12]
 8006796:	454b      	cmp	r3, r9
 8006798:	d31e      	bcc.n	80067d8 <__cvt+0xc2>
 800679a:	9b03      	ldr	r3, [sp, #12]
 800679c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800679e:	1b5b      	subs	r3, r3, r5
 80067a0:	4628      	mov	r0, r5
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	b004      	add	sp, #16
 80067a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067ae:	eb00 0904 	add.w	r9, r0, r4
 80067b2:	d1e5      	bne.n	8006780 <__cvt+0x6a>
 80067b4:	7803      	ldrb	r3, [r0, #0]
 80067b6:	2b30      	cmp	r3, #48	@ 0x30
 80067b8:	d10a      	bne.n	80067d0 <__cvt+0xba>
 80067ba:	2200      	movs	r2, #0
 80067bc:	2300      	movs	r3, #0
 80067be:	4630      	mov	r0, r6
 80067c0:	4639      	mov	r1, r7
 80067c2:	f7fa f981 	bl	8000ac8 <__aeabi_dcmpeq>
 80067c6:	b918      	cbnz	r0, 80067d0 <__cvt+0xba>
 80067c8:	f1c4 0401 	rsb	r4, r4, #1
 80067cc:	f8ca 4000 	str.w	r4, [sl]
 80067d0:	f8da 3000 	ldr.w	r3, [sl]
 80067d4:	4499      	add	r9, r3
 80067d6:	e7d3      	b.n	8006780 <__cvt+0x6a>
 80067d8:	1c59      	adds	r1, r3, #1
 80067da:	9103      	str	r1, [sp, #12]
 80067dc:	701a      	strb	r2, [r3, #0]
 80067de:	e7d9      	b.n	8006794 <__cvt+0x7e>

080067e0 <__exponent>:
 80067e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067e2:	2900      	cmp	r1, #0
 80067e4:	bfba      	itte	lt
 80067e6:	4249      	neglt	r1, r1
 80067e8:	232d      	movlt	r3, #45	@ 0x2d
 80067ea:	232b      	movge	r3, #43	@ 0x2b
 80067ec:	2909      	cmp	r1, #9
 80067ee:	7002      	strb	r2, [r0, #0]
 80067f0:	7043      	strb	r3, [r0, #1]
 80067f2:	dd29      	ble.n	8006848 <__exponent+0x68>
 80067f4:	f10d 0307 	add.w	r3, sp, #7
 80067f8:	461d      	mov	r5, r3
 80067fa:	270a      	movs	r7, #10
 80067fc:	461a      	mov	r2, r3
 80067fe:	fbb1 f6f7 	udiv	r6, r1, r7
 8006802:	fb07 1416 	mls	r4, r7, r6, r1
 8006806:	3430      	adds	r4, #48	@ 0x30
 8006808:	f802 4c01 	strb.w	r4, [r2, #-1]
 800680c:	460c      	mov	r4, r1
 800680e:	2c63      	cmp	r4, #99	@ 0x63
 8006810:	f103 33ff 	add.w	r3, r3, #4294967295
 8006814:	4631      	mov	r1, r6
 8006816:	dcf1      	bgt.n	80067fc <__exponent+0x1c>
 8006818:	3130      	adds	r1, #48	@ 0x30
 800681a:	1e94      	subs	r4, r2, #2
 800681c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006820:	1c41      	adds	r1, r0, #1
 8006822:	4623      	mov	r3, r4
 8006824:	42ab      	cmp	r3, r5
 8006826:	d30a      	bcc.n	800683e <__exponent+0x5e>
 8006828:	f10d 0309 	add.w	r3, sp, #9
 800682c:	1a9b      	subs	r3, r3, r2
 800682e:	42ac      	cmp	r4, r5
 8006830:	bf88      	it	hi
 8006832:	2300      	movhi	r3, #0
 8006834:	3302      	adds	r3, #2
 8006836:	4403      	add	r3, r0
 8006838:	1a18      	subs	r0, r3, r0
 800683a:	b003      	add	sp, #12
 800683c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800683e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006842:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006846:	e7ed      	b.n	8006824 <__exponent+0x44>
 8006848:	2330      	movs	r3, #48	@ 0x30
 800684a:	3130      	adds	r1, #48	@ 0x30
 800684c:	7083      	strb	r3, [r0, #2]
 800684e:	70c1      	strb	r1, [r0, #3]
 8006850:	1d03      	adds	r3, r0, #4
 8006852:	e7f1      	b.n	8006838 <__exponent+0x58>

08006854 <_printf_float>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	b08d      	sub	sp, #52	@ 0x34
 800685a:	460c      	mov	r4, r1
 800685c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006860:	4616      	mov	r6, r2
 8006862:	461f      	mov	r7, r3
 8006864:	4605      	mov	r5, r0
 8006866:	f000 fd77 	bl	8007358 <_localeconv_r>
 800686a:	6803      	ldr	r3, [r0, #0]
 800686c:	9304      	str	r3, [sp, #16]
 800686e:	4618      	mov	r0, r3
 8006870:	f7f9 fcfe 	bl	8000270 <strlen>
 8006874:	2300      	movs	r3, #0
 8006876:	930a      	str	r3, [sp, #40]	@ 0x28
 8006878:	f8d8 3000 	ldr.w	r3, [r8]
 800687c:	9005      	str	r0, [sp, #20]
 800687e:	3307      	adds	r3, #7
 8006880:	f023 0307 	bic.w	r3, r3, #7
 8006884:	f103 0208 	add.w	r2, r3, #8
 8006888:	f894 a018 	ldrb.w	sl, [r4, #24]
 800688c:	f8d4 b000 	ldr.w	fp, [r4]
 8006890:	f8c8 2000 	str.w	r2, [r8]
 8006894:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006898:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800689c:	9307      	str	r3, [sp, #28]
 800689e:	f8cd 8018 	str.w	r8, [sp, #24]
 80068a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80068a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068aa:	4b9c      	ldr	r3, [pc, #624]	@ (8006b1c <_printf_float+0x2c8>)
 80068ac:	f04f 32ff 	mov.w	r2, #4294967295
 80068b0:	f7fa f93c 	bl	8000b2c <__aeabi_dcmpun>
 80068b4:	bb70      	cbnz	r0, 8006914 <_printf_float+0xc0>
 80068b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068ba:	4b98      	ldr	r3, [pc, #608]	@ (8006b1c <_printf_float+0x2c8>)
 80068bc:	f04f 32ff 	mov.w	r2, #4294967295
 80068c0:	f7fa f916 	bl	8000af0 <__aeabi_dcmple>
 80068c4:	bb30      	cbnz	r0, 8006914 <_printf_float+0xc0>
 80068c6:	2200      	movs	r2, #0
 80068c8:	2300      	movs	r3, #0
 80068ca:	4640      	mov	r0, r8
 80068cc:	4649      	mov	r1, r9
 80068ce:	f7fa f905 	bl	8000adc <__aeabi_dcmplt>
 80068d2:	b110      	cbz	r0, 80068da <_printf_float+0x86>
 80068d4:	232d      	movs	r3, #45	@ 0x2d
 80068d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068da:	4a91      	ldr	r2, [pc, #580]	@ (8006b20 <_printf_float+0x2cc>)
 80068dc:	4b91      	ldr	r3, [pc, #580]	@ (8006b24 <_printf_float+0x2d0>)
 80068de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068e2:	bf94      	ite	ls
 80068e4:	4690      	movls	r8, r2
 80068e6:	4698      	movhi	r8, r3
 80068e8:	2303      	movs	r3, #3
 80068ea:	6123      	str	r3, [r4, #16]
 80068ec:	f02b 0304 	bic.w	r3, fp, #4
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	f04f 0900 	mov.w	r9, #0
 80068f6:	9700      	str	r7, [sp, #0]
 80068f8:	4633      	mov	r3, r6
 80068fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068fc:	4621      	mov	r1, r4
 80068fe:	4628      	mov	r0, r5
 8006900:	f000 f9d2 	bl	8006ca8 <_printf_common>
 8006904:	3001      	adds	r0, #1
 8006906:	f040 808d 	bne.w	8006a24 <_printf_float+0x1d0>
 800690a:	f04f 30ff 	mov.w	r0, #4294967295
 800690e:	b00d      	add	sp, #52	@ 0x34
 8006910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006914:	4642      	mov	r2, r8
 8006916:	464b      	mov	r3, r9
 8006918:	4640      	mov	r0, r8
 800691a:	4649      	mov	r1, r9
 800691c:	f7fa f906 	bl	8000b2c <__aeabi_dcmpun>
 8006920:	b140      	cbz	r0, 8006934 <_printf_float+0xe0>
 8006922:	464b      	mov	r3, r9
 8006924:	2b00      	cmp	r3, #0
 8006926:	bfbc      	itt	lt
 8006928:	232d      	movlt	r3, #45	@ 0x2d
 800692a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800692e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b28 <_printf_float+0x2d4>)
 8006930:	4b7e      	ldr	r3, [pc, #504]	@ (8006b2c <_printf_float+0x2d8>)
 8006932:	e7d4      	b.n	80068de <_printf_float+0x8a>
 8006934:	6863      	ldr	r3, [r4, #4]
 8006936:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800693a:	9206      	str	r2, [sp, #24]
 800693c:	1c5a      	adds	r2, r3, #1
 800693e:	d13b      	bne.n	80069b8 <_printf_float+0x164>
 8006940:	2306      	movs	r3, #6
 8006942:	6063      	str	r3, [r4, #4]
 8006944:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006948:	2300      	movs	r3, #0
 800694a:	6022      	str	r2, [r4, #0]
 800694c:	9303      	str	r3, [sp, #12]
 800694e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006950:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006954:	ab09      	add	r3, sp, #36	@ 0x24
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	6861      	ldr	r1, [r4, #4]
 800695a:	ec49 8b10 	vmov	d0, r8, r9
 800695e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006962:	4628      	mov	r0, r5
 8006964:	f7ff fed7 	bl	8006716 <__cvt>
 8006968:	9b06      	ldr	r3, [sp, #24]
 800696a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800696c:	2b47      	cmp	r3, #71	@ 0x47
 800696e:	4680      	mov	r8, r0
 8006970:	d129      	bne.n	80069c6 <_printf_float+0x172>
 8006972:	1cc8      	adds	r0, r1, #3
 8006974:	db02      	blt.n	800697c <_printf_float+0x128>
 8006976:	6863      	ldr	r3, [r4, #4]
 8006978:	4299      	cmp	r1, r3
 800697a:	dd41      	ble.n	8006a00 <_printf_float+0x1ac>
 800697c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006980:	fa5f fa8a 	uxtb.w	sl, sl
 8006984:	3901      	subs	r1, #1
 8006986:	4652      	mov	r2, sl
 8006988:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800698c:	9109      	str	r1, [sp, #36]	@ 0x24
 800698e:	f7ff ff27 	bl	80067e0 <__exponent>
 8006992:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006994:	1813      	adds	r3, r2, r0
 8006996:	2a01      	cmp	r2, #1
 8006998:	4681      	mov	r9, r0
 800699a:	6123      	str	r3, [r4, #16]
 800699c:	dc02      	bgt.n	80069a4 <_printf_float+0x150>
 800699e:	6822      	ldr	r2, [r4, #0]
 80069a0:	07d2      	lsls	r2, r2, #31
 80069a2:	d501      	bpl.n	80069a8 <_printf_float+0x154>
 80069a4:	3301      	adds	r3, #1
 80069a6:	6123      	str	r3, [r4, #16]
 80069a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0a2      	beq.n	80068f6 <_printf_float+0xa2>
 80069b0:	232d      	movs	r3, #45	@ 0x2d
 80069b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b6:	e79e      	b.n	80068f6 <_printf_float+0xa2>
 80069b8:	9a06      	ldr	r2, [sp, #24]
 80069ba:	2a47      	cmp	r2, #71	@ 0x47
 80069bc:	d1c2      	bne.n	8006944 <_printf_float+0xf0>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1c0      	bne.n	8006944 <_printf_float+0xf0>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e7bd      	b.n	8006942 <_printf_float+0xee>
 80069c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069ca:	d9db      	bls.n	8006984 <_printf_float+0x130>
 80069cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069d0:	d118      	bne.n	8006a04 <_printf_float+0x1b0>
 80069d2:	2900      	cmp	r1, #0
 80069d4:	6863      	ldr	r3, [r4, #4]
 80069d6:	dd0b      	ble.n	80069f0 <_printf_float+0x19c>
 80069d8:	6121      	str	r1, [r4, #16]
 80069da:	b913      	cbnz	r3, 80069e2 <_printf_float+0x18e>
 80069dc:	6822      	ldr	r2, [r4, #0]
 80069de:	07d0      	lsls	r0, r2, #31
 80069e0:	d502      	bpl.n	80069e8 <_printf_float+0x194>
 80069e2:	3301      	adds	r3, #1
 80069e4:	440b      	add	r3, r1
 80069e6:	6123      	str	r3, [r4, #16]
 80069e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069ea:	f04f 0900 	mov.w	r9, #0
 80069ee:	e7db      	b.n	80069a8 <_printf_float+0x154>
 80069f0:	b913      	cbnz	r3, 80069f8 <_printf_float+0x1a4>
 80069f2:	6822      	ldr	r2, [r4, #0]
 80069f4:	07d2      	lsls	r2, r2, #31
 80069f6:	d501      	bpl.n	80069fc <_printf_float+0x1a8>
 80069f8:	3302      	adds	r3, #2
 80069fa:	e7f4      	b.n	80069e6 <_printf_float+0x192>
 80069fc:	2301      	movs	r3, #1
 80069fe:	e7f2      	b.n	80069e6 <_printf_float+0x192>
 8006a00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a06:	4299      	cmp	r1, r3
 8006a08:	db05      	blt.n	8006a16 <_printf_float+0x1c2>
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	6121      	str	r1, [r4, #16]
 8006a0e:	07d8      	lsls	r0, r3, #31
 8006a10:	d5ea      	bpl.n	80069e8 <_printf_float+0x194>
 8006a12:	1c4b      	adds	r3, r1, #1
 8006a14:	e7e7      	b.n	80069e6 <_printf_float+0x192>
 8006a16:	2900      	cmp	r1, #0
 8006a18:	bfd4      	ite	le
 8006a1a:	f1c1 0202 	rsble	r2, r1, #2
 8006a1e:	2201      	movgt	r2, #1
 8006a20:	4413      	add	r3, r2
 8006a22:	e7e0      	b.n	80069e6 <_printf_float+0x192>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	055a      	lsls	r2, r3, #21
 8006a28:	d407      	bmi.n	8006a3a <_printf_float+0x1e6>
 8006a2a:	6923      	ldr	r3, [r4, #16]
 8006a2c:	4642      	mov	r2, r8
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4628      	mov	r0, r5
 8006a32:	47b8      	blx	r7
 8006a34:	3001      	adds	r0, #1
 8006a36:	d12b      	bne.n	8006a90 <_printf_float+0x23c>
 8006a38:	e767      	b.n	800690a <_printf_float+0xb6>
 8006a3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a3e:	f240 80dd 	bls.w	8006bfc <_printf_float+0x3a8>
 8006a42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a46:	2200      	movs	r2, #0
 8006a48:	2300      	movs	r3, #0
 8006a4a:	f7fa f83d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d033      	beq.n	8006aba <_printf_float+0x266>
 8006a52:	4a37      	ldr	r2, [pc, #220]	@ (8006b30 <_printf_float+0x2dc>)
 8006a54:	2301      	movs	r3, #1
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f43f af54 	beq.w	800690a <_printf_float+0xb6>
 8006a62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a66:	4543      	cmp	r3, r8
 8006a68:	db02      	blt.n	8006a70 <_printf_float+0x21c>
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	07d8      	lsls	r0, r3, #31
 8006a6e:	d50f      	bpl.n	8006a90 <_printf_float+0x23c>
 8006a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a74:	4631      	mov	r1, r6
 8006a76:	4628      	mov	r0, r5
 8006a78:	47b8      	blx	r7
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	f43f af45 	beq.w	800690a <_printf_float+0xb6>
 8006a80:	f04f 0900 	mov.w	r9, #0
 8006a84:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a88:	f104 0a1a 	add.w	sl, r4, #26
 8006a8c:	45c8      	cmp	r8, r9
 8006a8e:	dc09      	bgt.n	8006aa4 <_printf_float+0x250>
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	079b      	lsls	r3, r3, #30
 8006a94:	f100 8103 	bmi.w	8006c9e <_printf_float+0x44a>
 8006a98:	68e0      	ldr	r0, [r4, #12]
 8006a9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a9c:	4298      	cmp	r0, r3
 8006a9e:	bfb8      	it	lt
 8006aa0:	4618      	movlt	r0, r3
 8006aa2:	e734      	b.n	800690e <_printf_float+0xba>
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	4652      	mov	r2, sl
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	47b8      	blx	r7
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f43f af2b 	beq.w	800690a <_printf_float+0xb6>
 8006ab4:	f109 0901 	add.w	r9, r9, #1
 8006ab8:	e7e8      	b.n	8006a8c <_printf_float+0x238>
 8006aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	dc39      	bgt.n	8006b34 <_printf_float+0x2e0>
 8006ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8006b30 <_printf_float+0x2dc>)
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	f43f af1d 	beq.w	800690a <_printf_float+0xb6>
 8006ad0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ad4:	ea59 0303 	orrs.w	r3, r9, r3
 8006ad8:	d102      	bne.n	8006ae0 <_printf_float+0x28c>
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	07d9      	lsls	r1, r3, #31
 8006ade:	d5d7      	bpl.n	8006a90 <_printf_float+0x23c>
 8006ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	f43f af0d 	beq.w	800690a <_printf_float+0xb6>
 8006af0:	f04f 0a00 	mov.w	sl, #0
 8006af4:	f104 0b1a 	add.w	fp, r4, #26
 8006af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006afa:	425b      	negs	r3, r3
 8006afc:	4553      	cmp	r3, sl
 8006afe:	dc01      	bgt.n	8006b04 <_printf_float+0x2b0>
 8006b00:	464b      	mov	r3, r9
 8006b02:	e793      	b.n	8006a2c <_printf_float+0x1d8>
 8006b04:	2301      	movs	r3, #1
 8006b06:	465a      	mov	r2, fp
 8006b08:	4631      	mov	r1, r6
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	47b8      	blx	r7
 8006b0e:	3001      	adds	r0, #1
 8006b10:	f43f aefb 	beq.w	800690a <_printf_float+0xb6>
 8006b14:	f10a 0a01 	add.w	sl, sl, #1
 8006b18:	e7ee      	b.n	8006af8 <_printf_float+0x2a4>
 8006b1a:	bf00      	nop
 8006b1c:	7fefffff 	.word	0x7fefffff
 8006b20:	080091e8 	.word	0x080091e8
 8006b24:	080091ec 	.word	0x080091ec
 8006b28:	080091f0 	.word	0x080091f0
 8006b2c:	080091f4 	.word	0x080091f4
 8006b30:	080091f8 	.word	0x080091f8
 8006b34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b3a:	4553      	cmp	r3, sl
 8006b3c:	bfa8      	it	ge
 8006b3e:	4653      	movge	r3, sl
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	4699      	mov	r9, r3
 8006b44:	dc36      	bgt.n	8006bb4 <_printf_float+0x360>
 8006b46:	f04f 0b00 	mov.w	fp, #0
 8006b4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b4e:	f104 021a 	add.w	r2, r4, #26
 8006b52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b54:	9306      	str	r3, [sp, #24]
 8006b56:	eba3 0309 	sub.w	r3, r3, r9
 8006b5a:	455b      	cmp	r3, fp
 8006b5c:	dc31      	bgt.n	8006bc2 <_printf_float+0x36e>
 8006b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b60:	459a      	cmp	sl, r3
 8006b62:	dc3a      	bgt.n	8006bda <_printf_float+0x386>
 8006b64:	6823      	ldr	r3, [r4, #0]
 8006b66:	07da      	lsls	r2, r3, #31
 8006b68:	d437      	bmi.n	8006bda <_printf_float+0x386>
 8006b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6c:	ebaa 0903 	sub.w	r9, sl, r3
 8006b70:	9b06      	ldr	r3, [sp, #24]
 8006b72:	ebaa 0303 	sub.w	r3, sl, r3
 8006b76:	4599      	cmp	r9, r3
 8006b78:	bfa8      	it	ge
 8006b7a:	4699      	movge	r9, r3
 8006b7c:	f1b9 0f00 	cmp.w	r9, #0
 8006b80:	dc33      	bgt.n	8006bea <_printf_float+0x396>
 8006b82:	f04f 0800 	mov.w	r8, #0
 8006b86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b8a:	f104 0b1a 	add.w	fp, r4, #26
 8006b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b90:	ebaa 0303 	sub.w	r3, sl, r3
 8006b94:	eba3 0309 	sub.w	r3, r3, r9
 8006b98:	4543      	cmp	r3, r8
 8006b9a:	f77f af79 	ble.w	8006a90 <_printf_float+0x23c>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	465a      	mov	r2, fp
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	47b8      	blx	r7
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f43f aeae 	beq.w	800690a <_printf_float+0xb6>
 8006bae:	f108 0801 	add.w	r8, r8, #1
 8006bb2:	e7ec      	b.n	8006b8e <_printf_float+0x33a>
 8006bb4:	4642      	mov	r2, r8
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d1c2      	bne.n	8006b46 <_printf_float+0x2f2>
 8006bc0:	e6a3      	b.n	800690a <_printf_float+0xb6>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	9206      	str	r2, [sp, #24]
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	f43f ae9c 	beq.w	800690a <_printf_float+0xb6>
 8006bd2:	9a06      	ldr	r2, [sp, #24]
 8006bd4:	f10b 0b01 	add.w	fp, fp, #1
 8006bd8:	e7bb      	b.n	8006b52 <_printf_float+0x2fe>
 8006bda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bde:	4631      	mov	r1, r6
 8006be0:	4628      	mov	r0, r5
 8006be2:	47b8      	blx	r7
 8006be4:	3001      	adds	r0, #1
 8006be6:	d1c0      	bne.n	8006b6a <_printf_float+0x316>
 8006be8:	e68f      	b.n	800690a <_printf_float+0xb6>
 8006bea:	9a06      	ldr	r2, [sp, #24]
 8006bec:	464b      	mov	r3, r9
 8006bee:	4442      	add	r2, r8
 8006bf0:	4631      	mov	r1, r6
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d1c3      	bne.n	8006b82 <_printf_float+0x32e>
 8006bfa:	e686      	b.n	800690a <_printf_float+0xb6>
 8006bfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c00:	f1ba 0f01 	cmp.w	sl, #1
 8006c04:	dc01      	bgt.n	8006c0a <_printf_float+0x3b6>
 8006c06:	07db      	lsls	r3, r3, #31
 8006c08:	d536      	bpl.n	8006c78 <_printf_float+0x424>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	4631      	mov	r1, r6
 8006c10:	4628      	mov	r0, r5
 8006c12:	47b8      	blx	r7
 8006c14:	3001      	adds	r0, #1
 8006c16:	f43f ae78 	beq.w	800690a <_printf_float+0xb6>
 8006c1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	f43f ae70 	beq.w	800690a <_printf_float+0xb6>
 8006c2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2300      	movs	r3, #0
 8006c32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c36:	f7f9 ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c3a:	b9c0      	cbnz	r0, 8006c6e <_printf_float+0x41a>
 8006c3c:	4653      	mov	r3, sl
 8006c3e:	f108 0201 	add.w	r2, r8, #1
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	47b8      	blx	r7
 8006c48:	3001      	adds	r0, #1
 8006c4a:	d10c      	bne.n	8006c66 <_printf_float+0x412>
 8006c4c:	e65d      	b.n	800690a <_printf_float+0xb6>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	465a      	mov	r2, fp
 8006c52:	4631      	mov	r1, r6
 8006c54:	4628      	mov	r0, r5
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f ae56 	beq.w	800690a <_printf_float+0xb6>
 8006c5e:	f108 0801 	add.w	r8, r8, #1
 8006c62:	45d0      	cmp	r8, sl
 8006c64:	dbf3      	blt.n	8006c4e <_printf_float+0x3fa>
 8006c66:	464b      	mov	r3, r9
 8006c68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c6c:	e6df      	b.n	8006a2e <_printf_float+0x1da>
 8006c6e:	f04f 0800 	mov.w	r8, #0
 8006c72:	f104 0b1a 	add.w	fp, r4, #26
 8006c76:	e7f4      	b.n	8006c62 <_printf_float+0x40e>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4642      	mov	r2, r8
 8006c7c:	e7e1      	b.n	8006c42 <_printf_float+0x3ee>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	464a      	mov	r2, r9
 8006c82:	4631      	mov	r1, r6
 8006c84:	4628      	mov	r0, r5
 8006c86:	47b8      	blx	r7
 8006c88:	3001      	adds	r0, #1
 8006c8a:	f43f ae3e 	beq.w	800690a <_printf_float+0xb6>
 8006c8e:	f108 0801 	add.w	r8, r8, #1
 8006c92:	68e3      	ldr	r3, [r4, #12]
 8006c94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c96:	1a5b      	subs	r3, r3, r1
 8006c98:	4543      	cmp	r3, r8
 8006c9a:	dcf0      	bgt.n	8006c7e <_printf_float+0x42a>
 8006c9c:	e6fc      	b.n	8006a98 <_printf_float+0x244>
 8006c9e:	f04f 0800 	mov.w	r8, #0
 8006ca2:	f104 0919 	add.w	r9, r4, #25
 8006ca6:	e7f4      	b.n	8006c92 <_printf_float+0x43e>

08006ca8 <_printf_common>:
 8006ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cac:	4616      	mov	r6, r2
 8006cae:	4698      	mov	r8, r3
 8006cb0:	688a      	ldr	r2, [r1, #8]
 8006cb2:	690b      	ldr	r3, [r1, #16]
 8006cb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	bfb8      	it	lt
 8006cbc:	4613      	movlt	r3, r2
 8006cbe:	6033      	str	r3, [r6, #0]
 8006cc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cc4:	4607      	mov	r7, r0
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	b10a      	cbz	r2, 8006cce <_printf_common+0x26>
 8006cca:	3301      	adds	r3, #1
 8006ccc:	6033      	str	r3, [r6, #0]
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	0699      	lsls	r1, r3, #26
 8006cd2:	bf42      	ittt	mi
 8006cd4:	6833      	ldrmi	r3, [r6, #0]
 8006cd6:	3302      	addmi	r3, #2
 8006cd8:	6033      	strmi	r3, [r6, #0]
 8006cda:	6825      	ldr	r5, [r4, #0]
 8006cdc:	f015 0506 	ands.w	r5, r5, #6
 8006ce0:	d106      	bne.n	8006cf0 <_printf_common+0x48>
 8006ce2:	f104 0a19 	add.w	sl, r4, #25
 8006ce6:	68e3      	ldr	r3, [r4, #12]
 8006ce8:	6832      	ldr	r2, [r6, #0]
 8006cea:	1a9b      	subs	r3, r3, r2
 8006cec:	42ab      	cmp	r3, r5
 8006cee:	dc26      	bgt.n	8006d3e <_printf_common+0x96>
 8006cf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cf4:	6822      	ldr	r2, [r4, #0]
 8006cf6:	3b00      	subs	r3, #0
 8006cf8:	bf18      	it	ne
 8006cfa:	2301      	movne	r3, #1
 8006cfc:	0692      	lsls	r2, r2, #26
 8006cfe:	d42b      	bmi.n	8006d58 <_printf_common+0xb0>
 8006d00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d04:	4641      	mov	r1, r8
 8006d06:	4638      	mov	r0, r7
 8006d08:	47c8      	blx	r9
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d01e      	beq.n	8006d4c <_printf_common+0xa4>
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	6922      	ldr	r2, [r4, #16]
 8006d12:	f003 0306 	and.w	r3, r3, #6
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	bf02      	ittt	eq
 8006d1a:	68e5      	ldreq	r5, [r4, #12]
 8006d1c:	6833      	ldreq	r3, [r6, #0]
 8006d1e:	1aed      	subeq	r5, r5, r3
 8006d20:	68a3      	ldr	r3, [r4, #8]
 8006d22:	bf0c      	ite	eq
 8006d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d28:	2500      	movne	r5, #0
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	bfc4      	itt	gt
 8006d2e:	1a9b      	subgt	r3, r3, r2
 8006d30:	18ed      	addgt	r5, r5, r3
 8006d32:	2600      	movs	r6, #0
 8006d34:	341a      	adds	r4, #26
 8006d36:	42b5      	cmp	r5, r6
 8006d38:	d11a      	bne.n	8006d70 <_printf_common+0xc8>
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	e008      	b.n	8006d50 <_printf_common+0xa8>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4652      	mov	r2, sl
 8006d42:	4641      	mov	r1, r8
 8006d44:	4638      	mov	r0, r7
 8006d46:	47c8      	blx	r9
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d103      	bne.n	8006d54 <_printf_common+0xac>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	3501      	adds	r5, #1
 8006d56:	e7c6      	b.n	8006ce6 <_printf_common+0x3e>
 8006d58:	18e1      	adds	r1, r4, r3
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	2030      	movs	r0, #48	@ 0x30
 8006d5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d62:	4422      	add	r2, r4
 8006d64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d6c:	3302      	adds	r3, #2
 8006d6e:	e7c7      	b.n	8006d00 <_printf_common+0x58>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4622      	mov	r2, r4
 8006d74:	4641      	mov	r1, r8
 8006d76:	4638      	mov	r0, r7
 8006d78:	47c8      	blx	r9
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d0e6      	beq.n	8006d4c <_printf_common+0xa4>
 8006d7e:	3601      	adds	r6, #1
 8006d80:	e7d9      	b.n	8006d36 <_printf_common+0x8e>
	...

08006d84 <_printf_i>:
 8006d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d88:	7e0f      	ldrb	r7, [r1, #24]
 8006d8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d8c:	2f78      	cmp	r7, #120	@ 0x78
 8006d8e:	4691      	mov	r9, r2
 8006d90:	4680      	mov	r8, r0
 8006d92:	460c      	mov	r4, r1
 8006d94:	469a      	mov	sl, r3
 8006d96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d9a:	d807      	bhi.n	8006dac <_printf_i+0x28>
 8006d9c:	2f62      	cmp	r7, #98	@ 0x62
 8006d9e:	d80a      	bhi.n	8006db6 <_printf_i+0x32>
 8006da0:	2f00      	cmp	r7, #0
 8006da2:	f000 80d2 	beq.w	8006f4a <_printf_i+0x1c6>
 8006da6:	2f58      	cmp	r7, #88	@ 0x58
 8006da8:	f000 80b9 	beq.w	8006f1e <_printf_i+0x19a>
 8006dac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006db0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006db4:	e03a      	b.n	8006e2c <_printf_i+0xa8>
 8006db6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dba:	2b15      	cmp	r3, #21
 8006dbc:	d8f6      	bhi.n	8006dac <_printf_i+0x28>
 8006dbe:	a101      	add	r1, pc, #4	@ (adr r1, 8006dc4 <_printf_i+0x40>)
 8006dc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dc4:	08006e1d 	.word	0x08006e1d
 8006dc8:	08006e31 	.word	0x08006e31
 8006dcc:	08006dad 	.word	0x08006dad
 8006dd0:	08006dad 	.word	0x08006dad
 8006dd4:	08006dad 	.word	0x08006dad
 8006dd8:	08006dad 	.word	0x08006dad
 8006ddc:	08006e31 	.word	0x08006e31
 8006de0:	08006dad 	.word	0x08006dad
 8006de4:	08006dad 	.word	0x08006dad
 8006de8:	08006dad 	.word	0x08006dad
 8006dec:	08006dad 	.word	0x08006dad
 8006df0:	08006f31 	.word	0x08006f31
 8006df4:	08006e5b 	.word	0x08006e5b
 8006df8:	08006eeb 	.word	0x08006eeb
 8006dfc:	08006dad 	.word	0x08006dad
 8006e00:	08006dad 	.word	0x08006dad
 8006e04:	08006f53 	.word	0x08006f53
 8006e08:	08006dad 	.word	0x08006dad
 8006e0c:	08006e5b 	.word	0x08006e5b
 8006e10:	08006dad 	.word	0x08006dad
 8006e14:	08006dad 	.word	0x08006dad
 8006e18:	08006ef3 	.word	0x08006ef3
 8006e1c:	6833      	ldr	r3, [r6, #0]
 8006e1e:	1d1a      	adds	r2, r3, #4
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	6032      	str	r2, [r6, #0]
 8006e24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e09d      	b.n	8006f6c <_printf_i+0x1e8>
 8006e30:	6833      	ldr	r3, [r6, #0]
 8006e32:	6820      	ldr	r0, [r4, #0]
 8006e34:	1d19      	adds	r1, r3, #4
 8006e36:	6031      	str	r1, [r6, #0]
 8006e38:	0606      	lsls	r6, r0, #24
 8006e3a:	d501      	bpl.n	8006e40 <_printf_i+0xbc>
 8006e3c:	681d      	ldr	r5, [r3, #0]
 8006e3e:	e003      	b.n	8006e48 <_printf_i+0xc4>
 8006e40:	0645      	lsls	r5, r0, #25
 8006e42:	d5fb      	bpl.n	8006e3c <_printf_i+0xb8>
 8006e44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e48:	2d00      	cmp	r5, #0
 8006e4a:	da03      	bge.n	8006e54 <_printf_i+0xd0>
 8006e4c:	232d      	movs	r3, #45	@ 0x2d
 8006e4e:	426d      	negs	r5, r5
 8006e50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e54:	4859      	ldr	r0, [pc, #356]	@ (8006fbc <_printf_i+0x238>)
 8006e56:	230a      	movs	r3, #10
 8006e58:	e011      	b.n	8006e7e <_printf_i+0xfa>
 8006e5a:	6821      	ldr	r1, [r4, #0]
 8006e5c:	6833      	ldr	r3, [r6, #0]
 8006e5e:	0608      	lsls	r0, r1, #24
 8006e60:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e64:	d402      	bmi.n	8006e6c <_printf_i+0xe8>
 8006e66:	0649      	lsls	r1, r1, #25
 8006e68:	bf48      	it	mi
 8006e6a:	b2ad      	uxthmi	r5, r5
 8006e6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e6e:	4853      	ldr	r0, [pc, #332]	@ (8006fbc <_printf_i+0x238>)
 8006e70:	6033      	str	r3, [r6, #0]
 8006e72:	bf14      	ite	ne
 8006e74:	230a      	movne	r3, #10
 8006e76:	2308      	moveq	r3, #8
 8006e78:	2100      	movs	r1, #0
 8006e7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e7e:	6866      	ldr	r6, [r4, #4]
 8006e80:	60a6      	str	r6, [r4, #8]
 8006e82:	2e00      	cmp	r6, #0
 8006e84:	bfa2      	ittt	ge
 8006e86:	6821      	ldrge	r1, [r4, #0]
 8006e88:	f021 0104 	bicge.w	r1, r1, #4
 8006e8c:	6021      	strge	r1, [r4, #0]
 8006e8e:	b90d      	cbnz	r5, 8006e94 <_printf_i+0x110>
 8006e90:	2e00      	cmp	r6, #0
 8006e92:	d04b      	beq.n	8006f2c <_printf_i+0x1a8>
 8006e94:	4616      	mov	r6, r2
 8006e96:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e9a:	fb03 5711 	mls	r7, r3, r1, r5
 8006e9e:	5dc7      	ldrb	r7, [r0, r7]
 8006ea0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ea4:	462f      	mov	r7, r5
 8006ea6:	42bb      	cmp	r3, r7
 8006ea8:	460d      	mov	r5, r1
 8006eaa:	d9f4      	bls.n	8006e96 <_printf_i+0x112>
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d10b      	bne.n	8006ec8 <_printf_i+0x144>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	07df      	lsls	r7, r3, #31
 8006eb4:	d508      	bpl.n	8006ec8 <_printf_i+0x144>
 8006eb6:	6923      	ldr	r3, [r4, #16]
 8006eb8:	6861      	ldr	r1, [r4, #4]
 8006eba:	4299      	cmp	r1, r3
 8006ebc:	bfde      	ittt	le
 8006ebe:	2330      	movle	r3, #48	@ 0x30
 8006ec0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ec4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ec8:	1b92      	subs	r2, r2, r6
 8006eca:	6122      	str	r2, [r4, #16]
 8006ecc:	f8cd a000 	str.w	sl, [sp]
 8006ed0:	464b      	mov	r3, r9
 8006ed2:	aa03      	add	r2, sp, #12
 8006ed4:	4621      	mov	r1, r4
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	f7ff fee6 	bl	8006ca8 <_printf_common>
 8006edc:	3001      	adds	r0, #1
 8006ede:	d14a      	bne.n	8006f76 <_printf_i+0x1f2>
 8006ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee4:	b004      	add	sp, #16
 8006ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	f043 0320 	orr.w	r3, r3, #32
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	4833      	ldr	r0, [pc, #204]	@ (8006fc0 <_printf_i+0x23c>)
 8006ef4:	2778      	movs	r7, #120	@ 0x78
 8006ef6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006efa:	6823      	ldr	r3, [r4, #0]
 8006efc:	6831      	ldr	r1, [r6, #0]
 8006efe:	061f      	lsls	r7, r3, #24
 8006f00:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f04:	d402      	bmi.n	8006f0c <_printf_i+0x188>
 8006f06:	065f      	lsls	r7, r3, #25
 8006f08:	bf48      	it	mi
 8006f0a:	b2ad      	uxthmi	r5, r5
 8006f0c:	6031      	str	r1, [r6, #0]
 8006f0e:	07d9      	lsls	r1, r3, #31
 8006f10:	bf44      	itt	mi
 8006f12:	f043 0320 	orrmi.w	r3, r3, #32
 8006f16:	6023      	strmi	r3, [r4, #0]
 8006f18:	b11d      	cbz	r5, 8006f22 <_printf_i+0x19e>
 8006f1a:	2310      	movs	r3, #16
 8006f1c:	e7ac      	b.n	8006e78 <_printf_i+0xf4>
 8006f1e:	4827      	ldr	r0, [pc, #156]	@ (8006fbc <_printf_i+0x238>)
 8006f20:	e7e9      	b.n	8006ef6 <_printf_i+0x172>
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	f023 0320 	bic.w	r3, r3, #32
 8006f28:	6023      	str	r3, [r4, #0]
 8006f2a:	e7f6      	b.n	8006f1a <_printf_i+0x196>
 8006f2c:	4616      	mov	r6, r2
 8006f2e:	e7bd      	b.n	8006eac <_printf_i+0x128>
 8006f30:	6833      	ldr	r3, [r6, #0]
 8006f32:	6825      	ldr	r5, [r4, #0]
 8006f34:	6961      	ldr	r1, [r4, #20]
 8006f36:	1d18      	adds	r0, r3, #4
 8006f38:	6030      	str	r0, [r6, #0]
 8006f3a:	062e      	lsls	r6, r5, #24
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	d501      	bpl.n	8006f44 <_printf_i+0x1c0>
 8006f40:	6019      	str	r1, [r3, #0]
 8006f42:	e002      	b.n	8006f4a <_printf_i+0x1c6>
 8006f44:	0668      	lsls	r0, r5, #25
 8006f46:	d5fb      	bpl.n	8006f40 <_printf_i+0x1bc>
 8006f48:	8019      	strh	r1, [r3, #0]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	6123      	str	r3, [r4, #16]
 8006f4e:	4616      	mov	r6, r2
 8006f50:	e7bc      	b.n	8006ecc <_printf_i+0x148>
 8006f52:	6833      	ldr	r3, [r6, #0]
 8006f54:	1d1a      	adds	r2, r3, #4
 8006f56:	6032      	str	r2, [r6, #0]
 8006f58:	681e      	ldr	r6, [r3, #0]
 8006f5a:	6862      	ldr	r2, [r4, #4]
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	4630      	mov	r0, r6
 8006f60:	f7f9 f936 	bl	80001d0 <memchr>
 8006f64:	b108      	cbz	r0, 8006f6a <_printf_i+0x1e6>
 8006f66:	1b80      	subs	r0, r0, r6
 8006f68:	6060      	str	r0, [r4, #4]
 8006f6a:	6863      	ldr	r3, [r4, #4]
 8006f6c:	6123      	str	r3, [r4, #16]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f74:	e7aa      	b.n	8006ecc <_printf_i+0x148>
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	4632      	mov	r2, r6
 8006f7a:	4649      	mov	r1, r9
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	47d0      	blx	sl
 8006f80:	3001      	adds	r0, #1
 8006f82:	d0ad      	beq.n	8006ee0 <_printf_i+0x15c>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	079b      	lsls	r3, r3, #30
 8006f88:	d413      	bmi.n	8006fb2 <_printf_i+0x22e>
 8006f8a:	68e0      	ldr	r0, [r4, #12]
 8006f8c:	9b03      	ldr	r3, [sp, #12]
 8006f8e:	4298      	cmp	r0, r3
 8006f90:	bfb8      	it	lt
 8006f92:	4618      	movlt	r0, r3
 8006f94:	e7a6      	b.n	8006ee4 <_printf_i+0x160>
 8006f96:	2301      	movs	r3, #1
 8006f98:	4632      	mov	r2, r6
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	4640      	mov	r0, r8
 8006f9e:	47d0      	blx	sl
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	d09d      	beq.n	8006ee0 <_printf_i+0x15c>
 8006fa4:	3501      	adds	r5, #1
 8006fa6:	68e3      	ldr	r3, [r4, #12]
 8006fa8:	9903      	ldr	r1, [sp, #12]
 8006faa:	1a5b      	subs	r3, r3, r1
 8006fac:	42ab      	cmp	r3, r5
 8006fae:	dcf2      	bgt.n	8006f96 <_printf_i+0x212>
 8006fb0:	e7eb      	b.n	8006f8a <_printf_i+0x206>
 8006fb2:	2500      	movs	r5, #0
 8006fb4:	f104 0619 	add.w	r6, r4, #25
 8006fb8:	e7f5      	b.n	8006fa6 <_printf_i+0x222>
 8006fba:	bf00      	nop
 8006fbc:	080091fa 	.word	0x080091fa
 8006fc0:	0800920b 	.word	0x0800920b

08006fc4 <std>:
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	b510      	push	{r4, lr}
 8006fc8:	4604      	mov	r4, r0
 8006fca:	e9c0 3300 	strd	r3, r3, [r0]
 8006fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fd2:	6083      	str	r3, [r0, #8]
 8006fd4:	8181      	strh	r1, [r0, #12]
 8006fd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fd8:	81c2      	strh	r2, [r0, #14]
 8006fda:	6183      	str	r3, [r0, #24]
 8006fdc:	4619      	mov	r1, r3
 8006fde:	2208      	movs	r2, #8
 8006fe0:	305c      	adds	r0, #92	@ 0x5c
 8006fe2:	f000 f9b0 	bl	8007346 <memset>
 8006fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800701c <std+0x58>)
 8006fe8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fea:	4b0d      	ldr	r3, [pc, #52]	@ (8007020 <std+0x5c>)
 8006fec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fee:	4b0d      	ldr	r3, [pc, #52]	@ (8007024 <std+0x60>)
 8006ff0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8007028 <std+0x64>)
 8006ff4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800702c <std+0x68>)
 8006ff8:	6224      	str	r4, [r4, #32]
 8006ffa:	429c      	cmp	r4, r3
 8006ffc:	d006      	beq.n	800700c <std+0x48>
 8006ffe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007002:	4294      	cmp	r4, r2
 8007004:	d002      	beq.n	800700c <std+0x48>
 8007006:	33d0      	adds	r3, #208	@ 0xd0
 8007008:	429c      	cmp	r4, r3
 800700a:	d105      	bne.n	8007018 <std+0x54>
 800700c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007014:	f000 ba14 	b.w	8007440 <__retarget_lock_init_recursive>
 8007018:	bd10      	pop	{r4, pc}
 800701a:	bf00      	nop
 800701c:	080072c1 	.word	0x080072c1
 8007020:	080072e3 	.word	0x080072e3
 8007024:	0800731b 	.word	0x0800731b
 8007028:	0800733f 	.word	0x0800733f
 800702c:	20000394 	.word	0x20000394

08007030 <stdio_exit_handler>:
 8007030:	4a02      	ldr	r2, [pc, #8]	@ (800703c <stdio_exit_handler+0xc>)
 8007032:	4903      	ldr	r1, [pc, #12]	@ (8007040 <stdio_exit_handler+0x10>)
 8007034:	4803      	ldr	r0, [pc, #12]	@ (8007044 <stdio_exit_handler+0x14>)
 8007036:	f000 b869 	b.w	800710c <_fwalk_sglue>
 800703a:	bf00      	nop
 800703c:	20000018 	.word	0x20000018
 8007040:	08008aed 	.word	0x08008aed
 8007044:	20000028 	.word	0x20000028

08007048 <cleanup_stdio>:
 8007048:	6841      	ldr	r1, [r0, #4]
 800704a:	4b0c      	ldr	r3, [pc, #48]	@ (800707c <cleanup_stdio+0x34>)
 800704c:	4299      	cmp	r1, r3
 800704e:	b510      	push	{r4, lr}
 8007050:	4604      	mov	r4, r0
 8007052:	d001      	beq.n	8007058 <cleanup_stdio+0x10>
 8007054:	f001 fd4a 	bl	8008aec <_fflush_r>
 8007058:	68a1      	ldr	r1, [r4, #8]
 800705a:	4b09      	ldr	r3, [pc, #36]	@ (8007080 <cleanup_stdio+0x38>)
 800705c:	4299      	cmp	r1, r3
 800705e:	d002      	beq.n	8007066 <cleanup_stdio+0x1e>
 8007060:	4620      	mov	r0, r4
 8007062:	f001 fd43 	bl	8008aec <_fflush_r>
 8007066:	68e1      	ldr	r1, [r4, #12]
 8007068:	4b06      	ldr	r3, [pc, #24]	@ (8007084 <cleanup_stdio+0x3c>)
 800706a:	4299      	cmp	r1, r3
 800706c:	d004      	beq.n	8007078 <cleanup_stdio+0x30>
 800706e:	4620      	mov	r0, r4
 8007070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007074:	f001 bd3a 	b.w	8008aec <_fflush_r>
 8007078:	bd10      	pop	{r4, pc}
 800707a:	bf00      	nop
 800707c:	20000394 	.word	0x20000394
 8007080:	200003fc 	.word	0x200003fc
 8007084:	20000464 	.word	0x20000464

08007088 <global_stdio_init.part.0>:
 8007088:	b510      	push	{r4, lr}
 800708a:	4b0b      	ldr	r3, [pc, #44]	@ (80070b8 <global_stdio_init.part.0+0x30>)
 800708c:	4c0b      	ldr	r4, [pc, #44]	@ (80070bc <global_stdio_init.part.0+0x34>)
 800708e:	4a0c      	ldr	r2, [pc, #48]	@ (80070c0 <global_stdio_init.part.0+0x38>)
 8007090:	601a      	str	r2, [r3, #0]
 8007092:	4620      	mov	r0, r4
 8007094:	2200      	movs	r2, #0
 8007096:	2104      	movs	r1, #4
 8007098:	f7ff ff94 	bl	8006fc4 <std>
 800709c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80070a0:	2201      	movs	r2, #1
 80070a2:	2109      	movs	r1, #9
 80070a4:	f7ff ff8e 	bl	8006fc4 <std>
 80070a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80070ac:	2202      	movs	r2, #2
 80070ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b2:	2112      	movs	r1, #18
 80070b4:	f7ff bf86 	b.w	8006fc4 <std>
 80070b8:	200004cc 	.word	0x200004cc
 80070bc:	20000394 	.word	0x20000394
 80070c0:	08007031 	.word	0x08007031

080070c4 <__sfp_lock_acquire>:
 80070c4:	4801      	ldr	r0, [pc, #4]	@ (80070cc <__sfp_lock_acquire+0x8>)
 80070c6:	f000 b9bc 	b.w	8007442 <__retarget_lock_acquire_recursive>
 80070ca:	bf00      	nop
 80070cc:	200004d5 	.word	0x200004d5

080070d0 <__sfp_lock_release>:
 80070d0:	4801      	ldr	r0, [pc, #4]	@ (80070d8 <__sfp_lock_release+0x8>)
 80070d2:	f000 b9b7 	b.w	8007444 <__retarget_lock_release_recursive>
 80070d6:	bf00      	nop
 80070d8:	200004d5 	.word	0x200004d5

080070dc <__sinit>:
 80070dc:	b510      	push	{r4, lr}
 80070de:	4604      	mov	r4, r0
 80070e0:	f7ff fff0 	bl	80070c4 <__sfp_lock_acquire>
 80070e4:	6a23      	ldr	r3, [r4, #32]
 80070e6:	b11b      	cbz	r3, 80070f0 <__sinit+0x14>
 80070e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ec:	f7ff bff0 	b.w	80070d0 <__sfp_lock_release>
 80070f0:	4b04      	ldr	r3, [pc, #16]	@ (8007104 <__sinit+0x28>)
 80070f2:	6223      	str	r3, [r4, #32]
 80070f4:	4b04      	ldr	r3, [pc, #16]	@ (8007108 <__sinit+0x2c>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d1f5      	bne.n	80070e8 <__sinit+0xc>
 80070fc:	f7ff ffc4 	bl	8007088 <global_stdio_init.part.0>
 8007100:	e7f2      	b.n	80070e8 <__sinit+0xc>
 8007102:	bf00      	nop
 8007104:	08007049 	.word	0x08007049
 8007108:	200004cc 	.word	0x200004cc

0800710c <_fwalk_sglue>:
 800710c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007110:	4607      	mov	r7, r0
 8007112:	4688      	mov	r8, r1
 8007114:	4614      	mov	r4, r2
 8007116:	2600      	movs	r6, #0
 8007118:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800711c:	f1b9 0901 	subs.w	r9, r9, #1
 8007120:	d505      	bpl.n	800712e <_fwalk_sglue+0x22>
 8007122:	6824      	ldr	r4, [r4, #0]
 8007124:	2c00      	cmp	r4, #0
 8007126:	d1f7      	bne.n	8007118 <_fwalk_sglue+0xc>
 8007128:	4630      	mov	r0, r6
 800712a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800712e:	89ab      	ldrh	r3, [r5, #12]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d907      	bls.n	8007144 <_fwalk_sglue+0x38>
 8007134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007138:	3301      	adds	r3, #1
 800713a:	d003      	beq.n	8007144 <_fwalk_sglue+0x38>
 800713c:	4629      	mov	r1, r5
 800713e:	4638      	mov	r0, r7
 8007140:	47c0      	blx	r8
 8007142:	4306      	orrs	r6, r0
 8007144:	3568      	adds	r5, #104	@ 0x68
 8007146:	e7e9      	b.n	800711c <_fwalk_sglue+0x10>

08007148 <setbuf>:
 8007148:	fab1 f281 	clz	r2, r1
 800714c:	0952      	lsrs	r2, r2, #5
 800714e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007152:	0052      	lsls	r2, r2, #1
 8007154:	f000 b800 	b.w	8007158 <setvbuf>

08007158 <setvbuf>:
 8007158:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800715c:	461d      	mov	r5, r3
 800715e:	4b57      	ldr	r3, [pc, #348]	@ (80072bc <setvbuf+0x164>)
 8007160:	681f      	ldr	r7, [r3, #0]
 8007162:	4604      	mov	r4, r0
 8007164:	460e      	mov	r6, r1
 8007166:	4690      	mov	r8, r2
 8007168:	b127      	cbz	r7, 8007174 <setvbuf+0x1c>
 800716a:	6a3b      	ldr	r3, [r7, #32]
 800716c:	b913      	cbnz	r3, 8007174 <setvbuf+0x1c>
 800716e:	4638      	mov	r0, r7
 8007170:	f7ff ffb4 	bl	80070dc <__sinit>
 8007174:	f1b8 0f02 	cmp.w	r8, #2
 8007178:	d006      	beq.n	8007188 <setvbuf+0x30>
 800717a:	f1b8 0f01 	cmp.w	r8, #1
 800717e:	f200 809a 	bhi.w	80072b6 <setvbuf+0x15e>
 8007182:	2d00      	cmp	r5, #0
 8007184:	f2c0 8097 	blt.w	80072b6 <setvbuf+0x15e>
 8007188:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800718a:	07d9      	lsls	r1, r3, #31
 800718c:	d405      	bmi.n	800719a <setvbuf+0x42>
 800718e:	89a3      	ldrh	r3, [r4, #12]
 8007190:	059a      	lsls	r2, r3, #22
 8007192:	d402      	bmi.n	800719a <setvbuf+0x42>
 8007194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007196:	f000 f954 	bl	8007442 <__retarget_lock_acquire_recursive>
 800719a:	4621      	mov	r1, r4
 800719c:	4638      	mov	r0, r7
 800719e:	f001 fca5 	bl	8008aec <_fflush_r>
 80071a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071a4:	b141      	cbz	r1, 80071b8 <setvbuf+0x60>
 80071a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071aa:	4299      	cmp	r1, r3
 80071ac:	d002      	beq.n	80071b4 <setvbuf+0x5c>
 80071ae:	4638      	mov	r0, r7
 80071b0:	f000 ff96 	bl	80080e0 <_free_r>
 80071b4:	2300      	movs	r3, #0
 80071b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80071b8:	2300      	movs	r3, #0
 80071ba:	61a3      	str	r3, [r4, #24]
 80071bc:	6063      	str	r3, [r4, #4]
 80071be:	89a3      	ldrh	r3, [r4, #12]
 80071c0:	061b      	lsls	r3, r3, #24
 80071c2:	d503      	bpl.n	80071cc <setvbuf+0x74>
 80071c4:	6921      	ldr	r1, [r4, #16]
 80071c6:	4638      	mov	r0, r7
 80071c8:	f000 ff8a 	bl	80080e0 <_free_r>
 80071cc:	89a3      	ldrh	r3, [r4, #12]
 80071ce:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80071d2:	f023 0303 	bic.w	r3, r3, #3
 80071d6:	f1b8 0f02 	cmp.w	r8, #2
 80071da:	81a3      	strh	r3, [r4, #12]
 80071dc:	d061      	beq.n	80072a2 <setvbuf+0x14a>
 80071de:	ab01      	add	r3, sp, #4
 80071e0:	466a      	mov	r2, sp
 80071e2:	4621      	mov	r1, r4
 80071e4:	4638      	mov	r0, r7
 80071e6:	f001 fca9 	bl	8008b3c <__swhatbuf_r>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	4318      	orrs	r0, r3
 80071ee:	81a0      	strh	r0, [r4, #12]
 80071f0:	bb2d      	cbnz	r5, 800723e <setvbuf+0xe6>
 80071f2:	9d00      	ldr	r5, [sp, #0]
 80071f4:	4628      	mov	r0, r5
 80071f6:	f000 ffbd 	bl	8008174 <malloc>
 80071fa:	4606      	mov	r6, r0
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d152      	bne.n	80072a6 <setvbuf+0x14e>
 8007200:	f8dd 9000 	ldr.w	r9, [sp]
 8007204:	45a9      	cmp	r9, r5
 8007206:	d140      	bne.n	800728a <setvbuf+0x132>
 8007208:	f04f 35ff 	mov.w	r5, #4294967295
 800720c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007210:	f043 0202 	orr.w	r2, r3, #2
 8007214:	81a2      	strh	r2, [r4, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	60a2      	str	r2, [r4, #8]
 800721a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800721e:	6022      	str	r2, [r4, #0]
 8007220:	6122      	str	r2, [r4, #16]
 8007222:	2201      	movs	r2, #1
 8007224:	6162      	str	r2, [r4, #20]
 8007226:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007228:	07d6      	lsls	r6, r2, #31
 800722a:	d404      	bmi.n	8007236 <setvbuf+0xde>
 800722c:	0598      	lsls	r0, r3, #22
 800722e:	d402      	bmi.n	8007236 <setvbuf+0xde>
 8007230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007232:	f000 f907 	bl	8007444 <__retarget_lock_release_recursive>
 8007236:	4628      	mov	r0, r5
 8007238:	b003      	add	sp, #12
 800723a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800723e:	2e00      	cmp	r6, #0
 8007240:	d0d8      	beq.n	80071f4 <setvbuf+0x9c>
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	b913      	cbnz	r3, 800724c <setvbuf+0xf4>
 8007246:	4638      	mov	r0, r7
 8007248:	f7ff ff48 	bl	80070dc <__sinit>
 800724c:	f1b8 0f01 	cmp.w	r8, #1
 8007250:	bf08      	it	eq
 8007252:	89a3      	ldrheq	r3, [r4, #12]
 8007254:	6026      	str	r6, [r4, #0]
 8007256:	bf04      	itt	eq
 8007258:	f043 0301 	orreq.w	r3, r3, #1
 800725c:	81a3      	strheq	r3, [r4, #12]
 800725e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007262:	f013 0208 	ands.w	r2, r3, #8
 8007266:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800726a:	d01e      	beq.n	80072aa <setvbuf+0x152>
 800726c:	07d9      	lsls	r1, r3, #31
 800726e:	bf41      	itttt	mi
 8007270:	2200      	movmi	r2, #0
 8007272:	426d      	negmi	r5, r5
 8007274:	60a2      	strmi	r2, [r4, #8]
 8007276:	61a5      	strmi	r5, [r4, #24]
 8007278:	bf58      	it	pl
 800727a:	60a5      	strpl	r5, [r4, #8]
 800727c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800727e:	07d2      	lsls	r2, r2, #31
 8007280:	d401      	bmi.n	8007286 <setvbuf+0x12e>
 8007282:	059b      	lsls	r3, r3, #22
 8007284:	d513      	bpl.n	80072ae <setvbuf+0x156>
 8007286:	2500      	movs	r5, #0
 8007288:	e7d5      	b.n	8007236 <setvbuf+0xde>
 800728a:	4648      	mov	r0, r9
 800728c:	f000 ff72 	bl	8008174 <malloc>
 8007290:	4606      	mov	r6, r0
 8007292:	2800      	cmp	r0, #0
 8007294:	d0b8      	beq.n	8007208 <setvbuf+0xb0>
 8007296:	89a3      	ldrh	r3, [r4, #12]
 8007298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729c:	81a3      	strh	r3, [r4, #12]
 800729e:	464d      	mov	r5, r9
 80072a0:	e7cf      	b.n	8007242 <setvbuf+0xea>
 80072a2:	2500      	movs	r5, #0
 80072a4:	e7b2      	b.n	800720c <setvbuf+0xb4>
 80072a6:	46a9      	mov	r9, r5
 80072a8:	e7f5      	b.n	8007296 <setvbuf+0x13e>
 80072aa:	60a2      	str	r2, [r4, #8]
 80072ac:	e7e6      	b.n	800727c <setvbuf+0x124>
 80072ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072b0:	f000 f8c8 	bl	8007444 <__retarget_lock_release_recursive>
 80072b4:	e7e7      	b.n	8007286 <setvbuf+0x12e>
 80072b6:	f04f 35ff 	mov.w	r5, #4294967295
 80072ba:	e7bc      	b.n	8007236 <setvbuf+0xde>
 80072bc:	20000024 	.word	0x20000024

080072c0 <__sread>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	460c      	mov	r4, r1
 80072c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c8:	f000 f86c 	bl	80073a4 <_read_r>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	bfab      	itete	ge
 80072d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072d2:	89a3      	ldrhlt	r3, [r4, #12]
 80072d4:	181b      	addge	r3, r3, r0
 80072d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072da:	bfac      	ite	ge
 80072dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072de:	81a3      	strhlt	r3, [r4, #12]
 80072e0:	bd10      	pop	{r4, pc}

080072e2 <__swrite>:
 80072e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e6:	461f      	mov	r7, r3
 80072e8:	898b      	ldrh	r3, [r1, #12]
 80072ea:	05db      	lsls	r3, r3, #23
 80072ec:	4605      	mov	r5, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	4616      	mov	r6, r2
 80072f2:	d505      	bpl.n	8007300 <__swrite+0x1e>
 80072f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f8:	2302      	movs	r3, #2
 80072fa:	2200      	movs	r2, #0
 80072fc:	f000 f840 	bl	8007380 <_lseek_r>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007306:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	4632      	mov	r2, r6
 800730e:	463b      	mov	r3, r7
 8007310:	4628      	mov	r0, r5
 8007312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007316:	f000 b857 	b.w	80073c8 <_write_r>

0800731a <__sseek>:
 800731a:	b510      	push	{r4, lr}
 800731c:	460c      	mov	r4, r1
 800731e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007322:	f000 f82d 	bl	8007380 <_lseek_r>
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	bf15      	itete	ne
 800732c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800732e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007332:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007336:	81a3      	strheq	r3, [r4, #12]
 8007338:	bf18      	it	ne
 800733a:	81a3      	strhne	r3, [r4, #12]
 800733c:	bd10      	pop	{r4, pc}

0800733e <__sclose>:
 800733e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007342:	f000 b80d 	b.w	8007360 <_close_r>

08007346 <memset>:
 8007346:	4402      	add	r2, r0
 8007348:	4603      	mov	r3, r0
 800734a:	4293      	cmp	r3, r2
 800734c:	d100      	bne.n	8007350 <memset+0xa>
 800734e:	4770      	bx	lr
 8007350:	f803 1b01 	strb.w	r1, [r3], #1
 8007354:	e7f9      	b.n	800734a <memset+0x4>
	...

08007358 <_localeconv_r>:
 8007358:	4800      	ldr	r0, [pc, #0]	@ (800735c <_localeconv_r+0x4>)
 800735a:	4770      	bx	lr
 800735c:	20000164 	.word	0x20000164

08007360 <_close_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	4d06      	ldr	r5, [pc, #24]	@ (800737c <_close_r+0x1c>)
 8007364:	2300      	movs	r3, #0
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	602b      	str	r3, [r5, #0]
 800736c:	f7fa fd12 	bl	8001d94 <_close>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_close_r+0x1a>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_close_r+0x1a>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	200004d0 	.word	0x200004d0

08007380 <_lseek_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4d07      	ldr	r5, [pc, #28]	@ (80073a0 <_lseek_r+0x20>)
 8007384:	4604      	mov	r4, r0
 8007386:	4608      	mov	r0, r1
 8007388:	4611      	mov	r1, r2
 800738a:	2200      	movs	r2, #0
 800738c:	602a      	str	r2, [r5, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	f7fa fd27 	bl	8001de2 <_lseek>
 8007394:	1c43      	adds	r3, r0, #1
 8007396:	d102      	bne.n	800739e <_lseek_r+0x1e>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	b103      	cbz	r3, 800739e <_lseek_r+0x1e>
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	200004d0 	.word	0x200004d0

080073a4 <_read_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4d07      	ldr	r5, [pc, #28]	@ (80073c4 <_read_r+0x20>)
 80073a8:	4604      	mov	r4, r0
 80073aa:	4608      	mov	r0, r1
 80073ac:	4611      	mov	r1, r2
 80073ae:	2200      	movs	r2, #0
 80073b0:	602a      	str	r2, [r5, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	f7fa fcd1 	bl	8001d5a <_read>
 80073b8:	1c43      	adds	r3, r0, #1
 80073ba:	d102      	bne.n	80073c2 <_read_r+0x1e>
 80073bc:	682b      	ldr	r3, [r5, #0]
 80073be:	b103      	cbz	r3, 80073c2 <_read_r+0x1e>
 80073c0:	6023      	str	r3, [r4, #0]
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
 80073c4:	200004d0 	.word	0x200004d0

080073c8 <_write_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4d07      	ldr	r5, [pc, #28]	@ (80073e8 <_write_r+0x20>)
 80073cc:	4604      	mov	r4, r0
 80073ce:	4608      	mov	r0, r1
 80073d0:	4611      	mov	r1, r2
 80073d2:	2200      	movs	r2, #0
 80073d4:	602a      	str	r2, [r5, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f7f9 fd7a 	bl	8000ed0 <_write>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_write_r+0x1e>
 80073e0:	682b      	ldr	r3, [r5, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_write_r+0x1e>
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	200004d0 	.word	0x200004d0

080073ec <__errno>:
 80073ec:	4b01      	ldr	r3, [pc, #4]	@ (80073f4 <__errno+0x8>)
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	20000024 	.word	0x20000024

080073f8 <__libc_init_array>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	4d0d      	ldr	r5, [pc, #52]	@ (8007430 <__libc_init_array+0x38>)
 80073fc:	4c0d      	ldr	r4, [pc, #52]	@ (8007434 <__libc_init_array+0x3c>)
 80073fe:	1b64      	subs	r4, r4, r5
 8007400:	10a4      	asrs	r4, r4, #2
 8007402:	2600      	movs	r6, #0
 8007404:	42a6      	cmp	r6, r4
 8007406:	d109      	bne.n	800741c <__libc_init_array+0x24>
 8007408:	4d0b      	ldr	r5, [pc, #44]	@ (8007438 <__libc_init_array+0x40>)
 800740a:	4c0c      	ldr	r4, [pc, #48]	@ (800743c <__libc_init_array+0x44>)
 800740c:	f001 febc 	bl	8009188 <_init>
 8007410:	1b64      	subs	r4, r4, r5
 8007412:	10a4      	asrs	r4, r4, #2
 8007414:	2600      	movs	r6, #0
 8007416:	42a6      	cmp	r6, r4
 8007418:	d105      	bne.n	8007426 <__libc_init_array+0x2e>
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007420:	4798      	blx	r3
 8007422:	3601      	adds	r6, #1
 8007424:	e7ee      	b.n	8007404 <__libc_init_array+0xc>
 8007426:	f855 3b04 	ldr.w	r3, [r5], #4
 800742a:	4798      	blx	r3
 800742c:	3601      	adds	r6, #1
 800742e:	e7f2      	b.n	8007416 <__libc_init_array+0x1e>
 8007430:	08009560 	.word	0x08009560
 8007434:	08009560 	.word	0x08009560
 8007438:	08009560 	.word	0x08009560
 800743c:	08009564 	.word	0x08009564

08007440 <__retarget_lock_init_recursive>:
 8007440:	4770      	bx	lr

08007442 <__retarget_lock_acquire_recursive>:
 8007442:	4770      	bx	lr

08007444 <__retarget_lock_release_recursive>:
 8007444:	4770      	bx	lr

08007446 <quorem>:
 8007446:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744a:	6903      	ldr	r3, [r0, #16]
 800744c:	690c      	ldr	r4, [r1, #16]
 800744e:	42a3      	cmp	r3, r4
 8007450:	4607      	mov	r7, r0
 8007452:	db7e      	blt.n	8007552 <quorem+0x10c>
 8007454:	3c01      	subs	r4, #1
 8007456:	f101 0814 	add.w	r8, r1, #20
 800745a:	00a3      	lsls	r3, r4, #2
 800745c:	f100 0514 	add.w	r5, r0, #20
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800746c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007470:	3301      	adds	r3, #1
 8007472:	429a      	cmp	r2, r3
 8007474:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007478:	fbb2 f6f3 	udiv	r6, r2, r3
 800747c:	d32e      	bcc.n	80074dc <quorem+0x96>
 800747e:	f04f 0a00 	mov.w	sl, #0
 8007482:	46c4      	mov	ip, r8
 8007484:	46ae      	mov	lr, r5
 8007486:	46d3      	mov	fp, sl
 8007488:	f85c 3b04 	ldr.w	r3, [ip], #4
 800748c:	b298      	uxth	r0, r3
 800748e:	fb06 a000 	mla	r0, r6, r0, sl
 8007492:	0c02      	lsrs	r2, r0, #16
 8007494:	0c1b      	lsrs	r3, r3, #16
 8007496:	fb06 2303 	mla	r3, r6, r3, r2
 800749a:	f8de 2000 	ldr.w	r2, [lr]
 800749e:	b280      	uxth	r0, r0
 80074a0:	b292      	uxth	r2, r2
 80074a2:	1a12      	subs	r2, r2, r0
 80074a4:	445a      	add	r2, fp
 80074a6:	f8de 0000 	ldr.w	r0, [lr]
 80074aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80074b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80074b8:	b292      	uxth	r2, r2
 80074ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074be:	45e1      	cmp	r9, ip
 80074c0:	f84e 2b04 	str.w	r2, [lr], #4
 80074c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80074c8:	d2de      	bcs.n	8007488 <quorem+0x42>
 80074ca:	9b00      	ldr	r3, [sp, #0]
 80074cc:	58eb      	ldr	r3, [r5, r3]
 80074ce:	b92b      	cbnz	r3, 80074dc <quorem+0x96>
 80074d0:	9b01      	ldr	r3, [sp, #4]
 80074d2:	3b04      	subs	r3, #4
 80074d4:	429d      	cmp	r5, r3
 80074d6:	461a      	mov	r2, r3
 80074d8:	d32f      	bcc.n	800753a <quorem+0xf4>
 80074da:	613c      	str	r4, [r7, #16]
 80074dc:	4638      	mov	r0, r7
 80074de:	f001 f979 	bl	80087d4 <__mcmp>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	db25      	blt.n	8007532 <quorem+0xec>
 80074e6:	4629      	mov	r1, r5
 80074e8:	2000      	movs	r0, #0
 80074ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80074ee:	f8d1 c000 	ldr.w	ip, [r1]
 80074f2:	fa1f fe82 	uxth.w	lr, r2
 80074f6:	fa1f f38c 	uxth.w	r3, ip
 80074fa:	eba3 030e 	sub.w	r3, r3, lr
 80074fe:	4403      	add	r3, r0
 8007500:	0c12      	lsrs	r2, r2, #16
 8007502:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007506:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800750a:	b29b      	uxth	r3, r3
 800750c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007510:	45c1      	cmp	r9, r8
 8007512:	f841 3b04 	str.w	r3, [r1], #4
 8007516:	ea4f 4022 	mov.w	r0, r2, asr #16
 800751a:	d2e6      	bcs.n	80074ea <quorem+0xa4>
 800751c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007524:	b922      	cbnz	r2, 8007530 <quorem+0xea>
 8007526:	3b04      	subs	r3, #4
 8007528:	429d      	cmp	r5, r3
 800752a:	461a      	mov	r2, r3
 800752c:	d30b      	bcc.n	8007546 <quorem+0x100>
 800752e:	613c      	str	r4, [r7, #16]
 8007530:	3601      	adds	r6, #1
 8007532:	4630      	mov	r0, r6
 8007534:	b003      	add	sp, #12
 8007536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753a:	6812      	ldr	r2, [r2, #0]
 800753c:	3b04      	subs	r3, #4
 800753e:	2a00      	cmp	r2, #0
 8007540:	d1cb      	bne.n	80074da <quorem+0x94>
 8007542:	3c01      	subs	r4, #1
 8007544:	e7c6      	b.n	80074d4 <quorem+0x8e>
 8007546:	6812      	ldr	r2, [r2, #0]
 8007548:	3b04      	subs	r3, #4
 800754a:	2a00      	cmp	r2, #0
 800754c:	d1ef      	bne.n	800752e <quorem+0xe8>
 800754e:	3c01      	subs	r4, #1
 8007550:	e7ea      	b.n	8007528 <quorem+0xe2>
 8007552:	2000      	movs	r0, #0
 8007554:	e7ee      	b.n	8007534 <quorem+0xee>
	...

08007558 <_dtoa_r>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	69c7      	ldr	r7, [r0, #28]
 800755e:	b099      	sub	sp, #100	@ 0x64
 8007560:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007564:	ec55 4b10 	vmov	r4, r5, d0
 8007568:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800756a:	9109      	str	r1, [sp, #36]	@ 0x24
 800756c:	4683      	mov	fp, r0
 800756e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007570:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007572:	b97f      	cbnz	r7, 8007594 <_dtoa_r+0x3c>
 8007574:	2010      	movs	r0, #16
 8007576:	f000 fdfd 	bl	8008174 <malloc>
 800757a:	4602      	mov	r2, r0
 800757c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007580:	b920      	cbnz	r0, 800758c <_dtoa_r+0x34>
 8007582:	4ba7      	ldr	r3, [pc, #668]	@ (8007820 <_dtoa_r+0x2c8>)
 8007584:	21ef      	movs	r1, #239	@ 0xef
 8007586:	48a7      	ldr	r0, [pc, #668]	@ (8007824 <_dtoa_r+0x2cc>)
 8007588:	f001 fb7a 	bl	8008c80 <__assert_func>
 800758c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007590:	6007      	str	r7, [r0, #0]
 8007592:	60c7      	str	r7, [r0, #12]
 8007594:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007598:	6819      	ldr	r1, [r3, #0]
 800759a:	b159      	cbz	r1, 80075b4 <_dtoa_r+0x5c>
 800759c:	685a      	ldr	r2, [r3, #4]
 800759e:	604a      	str	r2, [r1, #4]
 80075a0:	2301      	movs	r3, #1
 80075a2:	4093      	lsls	r3, r2
 80075a4:	608b      	str	r3, [r1, #8]
 80075a6:	4658      	mov	r0, fp
 80075a8:	f000 feda 	bl	8008360 <_Bfree>
 80075ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075b0:	2200      	movs	r2, #0
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	1e2b      	subs	r3, r5, #0
 80075b6:	bfb9      	ittee	lt
 80075b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075bc:	9303      	strlt	r3, [sp, #12]
 80075be:	2300      	movge	r3, #0
 80075c0:	6033      	strge	r3, [r6, #0]
 80075c2:	9f03      	ldr	r7, [sp, #12]
 80075c4:	4b98      	ldr	r3, [pc, #608]	@ (8007828 <_dtoa_r+0x2d0>)
 80075c6:	bfbc      	itt	lt
 80075c8:	2201      	movlt	r2, #1
 80075ca:	6032      	strlt	r2, [r6, #0]
 80075cc:	43bb      	bics	r3, r7
 80075ce:	d112      	bne.n	80075f6 <_dtoa_r+0x9e>
 80075d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80075d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075d6:	6013      	str	r3, [r2, #0]
 80075d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075dc:	4323      	orrs	r3, r4
 80075de:	f000 854d 	beq.w	800807c <_dtoa_r+0xb24>
 80075e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800783c <_dtoa_r+0x2e4>
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 854f 	beq.w	800808c <_dtoa_r+0xb34>
 80075ee:	f10a 0303 	add.w	r3, sl, #3
 80075f2:	f000 bd49 	b.w	8008088 <_dtoa_r+0xb30>
 80075f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075fa:	2200      	movs	r2, #0
 80075fc:	ec51 0b17 	vmov	r0, r1, d7
 8007600:	2300      	movs	r3, #0
 8007602:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007606:	f7f9 fa5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800760a:	4680      	mov	r8, r0
 800760c:	b158      	cbz	r0, 8007626 <_dtoa_r+0xce>
 800760e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007610:	2301      	movs	r3, #1
 8007612:	6013      	str	r3, [r2, #0]
 8007614:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007616:	b113      	cbz	r3, 800761e <_dtoa_r+0xc6>
 8007618:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800761a:	4b84      	ldr	r3, [pc, #528]	@ (800782c <_dtoa_r+0x2d4>)
 800761c:	6013      	str	r3, [r2, #0]
 800761e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007840 <_dtoa_r+0x2e8>
 8007622:	f000 bd33 	b.w	800808c <_dtoa_r+0xb34>
 8007626:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800762a:	aa16      	add	r2, sp, #88	@ 0x58
 800762c:	a917      	add	r1, sp, #92	@ 0x5c
 800762e:	4658      	mov	r0, fp
 8007630:	f001 f980 	bl	8008934 <__d2b>
 8007634:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007638:	4681      	mov	r9, r0
 800763a:	2e00      	cmp	r6, #0
 800763c:	d077      	beq.n	800772e <_dtoa_r+0x1d6>
 800763e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007640:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800764c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007650:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007654:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007658:	4619      	mov	r1, r3
 800765a:	2200      	movs	r2, #0
 800765c:	4b74      	ldr	r3, [pc, #464]	@ (8007830 <_dtoa_r+0x2d8>)
 800765e:	f7f8 fe13 	bl	8000288 <__aeabi_dsub>
 8007662:	a369      	add	r3, pc, #420	@ (adr r3, 8007808 <_dtoa_r+0x2b0>)
 8007664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007668:	f7f8 ffc6 	bl	80005f8 <__aeabi_dmul>
 800766c:	a368      	add	r3, pc, #416	@ (adr r3, 8007810 <_dtoa_r+0x2b8>)
 800766e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007672:	f7f8 fe0b 	bl	800028c <__adddf3>
 8007676:	4604      	mov	r4, r0
 8007678:	4630      	mov	r0, r6
 800767a:	460d      	mov	r5, r1
 800767c:	f7f8 ff52 	bl	8000524 <__aeabi_i2d>
 8007680:	a365      	add	r3, pc, #404	@ (adr r3, 8007818 <_dtoa_r+0x2c0>)
 8007682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007686:	f7f8 ffb7 	bl	80005f8 <__aeabi_dmul>
 800768a:	4602      	mov	r2, r0
 800768c:	460b      	mov	r3, r1
 800768e:	4620      	mov	r0, r4
 8007690:	4629      	mov	r1, r5
 8007692:	f7f8 fdfb 	bl	800028c <__adddf3>
 8007696:	4604      	mov	r4, r0
 8007698:	460d      	mov	r5, r1
 800769a:	f7f9 fa5d 	bl	8000b58 <__aeabi_d2iz>
 800769e:	2200      	movs	r2, #0
 80076a0:	4607      	mov	r7, r0
 80076a2:	2300      	movs	r3, #0
 80076a4:	4620      	mov	r0, r4
 80076a6:	4629      	mov	r1, r5
 80076a8:	f7f9 fa18 	bl	8000adc <__aeabi_dcmplt>
 80076ac:	b140      	cbz	r0, 80076c0 <_dtoa_r+0x168>
 80076ae:	4638      	mov	r0, r7
 80076b0:	f7f8 ff38 	bl	8000524 <__aeabi_i2d>
 80076b4:	4622      	mov	r2, r4
 80076b6:	462b      	mov	r3, r5
 80076b8:	f7f9 fa06 	bl	8000ac8 <__aeabi_dcmpeq>
 80076bc:	b900      	cbnz	r0, 80076c0 <_dtoa_r+0x168>
 80076be:	3f01      	subs	r7, #1
 80076c0:	2f16      	cmp	r7, #22
 80076c2:	d851      	bhi.n	8007768 <_dtoa_r+0x210>
 80076c4:	4b5b      	ldr	r3, [pc, #364]	@ (8007834 <_dtoa_r+0x2dc>)
 80076c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80076ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076d2:	f7f9 fa03 	bl	8000adc <__aeabi_dcmplt>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d048      	beq.n	800776c <_dtoa_r+0x214>
 80076da:	3f01      	subs	r7, #1
 80076dc:	2300      	movs	r3, #0
 80076de:	9312      	str	r3, [sp, #72]	@ 0x48
 80076e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80076e2:	1b9b      	subs	r3, r3, r6
 80076e4:	1e5a      	subs	r2, r3, #1
 80076e6:	bf44      	itt	mi
 80076e8:	f1c3 0801 	rsbmi	r8, r3, #1
 80076ec:	2300      	movmi	r3, #0
 80076ee:	9208      	str	r2, [sp, #32]
 80076f0:	bf54      	ite	pl
 80076f2:	f04f 0800 	movpl.w	r8, #0
 80076f6:	9308      	strmi	r3, [sp, #32]
 80076f8:	2f00      	cmp	r7, #0
 80076fa:	db39      	blt.n	8007770 <_dtoa_r+0x218>
 80076fc:	9b08      	ldr	r3, [sp, #32]
 80076fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007700:	443b      	add	r3, r7
 8007702:	9308      	str	r3, [sp, #32]
 8007704:	2300      	movs	r3, #0
 8007706:	930a      	str	r3, [sp, #40]	@ 0x28
 8007708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770a:	2b09      	cmp	r3, #9
 800770c:	d864      	bhi.n	80077d8 <_dtoa_r+0x280>
 800770e:	2b05      	cmp	r3, #5
 8007710:	bfc4      	itt	gt
 8007712:	3b04      	subgt	r3, #4
 8007714:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007718:	f1a3 0302 	sub.w	r3, r3, #2
 800771c:	bfcc      	ite	gt
 800771e:	2400      	movgt	r4, #0
 8007720:	2401      	movle	r4, #1
 8007722:	2b03      	cmp	r3, #3
 8007724:	d863      	bhi.n	80077ee <_dtoa_r+0x296>
 8007726:	e8df f003 	tbb	[pc, r3]
 800772a:	372a      	.short	0x372a
 800772c:	5535      	.short	0x5535
 800772e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007732:	441e      	add	r6, r3
 8007734:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007738:	2b20      	cmp	r3, #32
 800773a:	bfc1      	itttt	gt
 800773c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007740:	409f      	lslgt	r7, r3
 8007742:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007746:	fa24 f303 	lsrgt.w	r3, r4, r3
 800774a:	bfd6      	itet	le
 800774c:	f1c3 0320 	rsble	r3, r3, #32
 8007750:	ea47 0003 	orrgt.w	r0, r7, r3
 8007754:	fa04 f003 	lslle.w	r0, r4, r3
 8007758:	f7f8 fed4 	bl	8000504 <__aeabi_ui2d>
 800775c:	2201      	movs	r2, #1
 800775e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007762:	3e01      	subs	r6, #1
 8007764:	9214      	str	r2, [sp, #80]	@ 0x50
 8007766:	e777      	b.n	8007658 <_dtoa_r+0x100>
 8007768:	2301      	movs	r3, #1
 800776a:	e7b8      	b.n	80076de <_dtoa_r+0x186>
 800776c:	9012      	str	r0, [sp, #72]	@ 0x48
 800776e:	e7b7      	b.n	80076e0 <_dtoa_r+0x188>
 8007770:	427b      	negs	r3, r7
 8007772:	930a      	str	r3, [sp, #40]	@ 0x28
 8007774:	2300      	movs	r3, #0
 8007776:	eba8 0807 	sub.w	r8, r8, r7
 800777a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800777c:	e7c4      	b.n	8007708 <_dtoa_r+0x1b0>
 800777e:	2300      	movs	r3, #0
 8007780:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007782:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007784:	2b00      	cmp	r3, #0
 8007786:	dc35      	bgt.n	80077f4 <_dtoa_r+0x29c>
 8007788:	2301      	movs	r3, #1
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	9307      	str	r3, [sp, #28]
 800778e:	461a      	mov	r2, r3
 8007790:	920e      	str	r2, [sp, #56]	@ 0x38
 8007792:	e00b      	b.n	80077ac <_dtoa_r+0x254>
 8007794:	2301      	movs	r3, #1
 8007796:	e7f3      	b.n	8007780 <_dtoa_r+0x228>
 8007798:	2300      	movs	r3, #0
 800779a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800779c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800779e:	18fb      	adds	r3, r7, r3
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	3301      	adds	r3, #1
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	9307      	str	r3, [sp, #28]
 80077a8:	bfb8      	it	lt
 80077aa:	2301      	movlt	r3, #1
 80077ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 80077b0:	2100      	movs	r1, #0
 80077b2:	2204      	movs	r2, #4
 80077b4:	f102 0514 	add.w	r5, r2, #20
 80077b8:	429d      	cmp	r5, r3
 80077ba:	d91f      	bls.n	80077fc <_dtoa_r+0x2a4>
 80077bc:	6041      	str	r1, [r0, #4]
 80077be:	4658      	mov	r0, fp
 80077c0:	f000 fd8e 	bl	80082e0 <_Balloc>
 80077c4:	4682      	mov	sl, r0
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d13c      	bne.n	8007844 <_dtoa_r+0x2ec>
 80077ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007838 <_dtoa_r+0x2e0>)
 80077cc:	4602      	mov	r2, r0
 80077ce:	f240 11af 	movw	r1, #431	@ 0x1af
 80077d2:	e6d8      	b.n	8007586 <_dtoa_r+0x2e>
 80077d4:	2301      	movs	r3, #1
 80077d6:	e7e0      	b.n	800779a <_dtoa_r+0x242>
 80077d8:	2401      	movs	r4, #1
 80077da:	2300      	movs	r3, #0
 80077dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80077e0:	f04f 33ff 	mov.w	r3, #4294967295
 80077e4:	9300      	str	r3, [sp, #0]
 80077e6:	9307      	str	r3, [sp, #28]
 80077e8:	2200      	movs	r2, #0
 80077ea:	2312      	movs	r3, #18
 80077ec:	e7d0      	b.n	8007790 <_dtoa_r+0x238>
 80077ee:	2301      	movs	r3, #1
 80077f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077f2:	e7f5      	b.n	80077e0 <_dtoa_r+0x288>
 80077f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	9307      	str	r3, [sp, #28]
 80077fa:	e7d7      	b.n	80077ac <_dtoa_r+0x254>
 80077fc:	3101      	adds	r1, #1
 80077fe:	0052      	lsls	r2, r2, #1
 8007800:	e7d8      	b.n	80077b4 <_dtoa_r+0x25c>
 8007802:	bf00      	nop
 8007804:	f3af 8000 	nop.w
 8007808:	636f4361 	.word	0x636f4361
 800780c:	3fd287a7 	.word	0x3fd287a7
 8007810:	8b60c8b3 	.word	0x8b60c8b3
 8007814:	3fc68a28 	.word	0x3fc68a28
 8007818:	509f79fb 	.word	0x509f79fb
 800781c:	3fd34413 	.word	0x3fd34413
 8007820:	08009229 	.word	0x08009229
 8007824:	08009240 	.word	0x08009240
 8007828:	7ff00000 	.word	0x7ff00000
 800782c:	080091f9 	.word	0x080091f9
 8007830:	3ff80000 	.word	0x3ff80000
 8007834:	08009338 	.word	0x08009338
 8007838:	08009298 	.word	0x08009298
 800783c:	08009225 	.word	0x08009225
 8007840:	080091f8 	.word	0x080091f8
 8007844:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007848:	6018      	str	r0, [r3, #0]
 800784a:	9b07      	ldr	r3, [sp, #28]
 800784c:	2b0e      	cmp	r3, #14
 800784e:	f200 80a4 	bhi.w	800799a <_dtoa_r+0x442>
 8007852:	2c00      	cmp	r4, #0
 8007854:	f000 80a1 	beq.w	800799a <_dtoa_r+0x442>
 8007858:	2f00      	cmp	r7, #0
 800785a:	dd33      	ble.n	80078c4 <_dtoa_r+0x36c>
 800785c:	4bad      	ldr	r3, [pc, #692]	@ (8007b14 <_dtoa_r+0x5bc>)
 800785e:	f007 020f 	and.w	r2, r7, #15
 8007862:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007866:	ed93 7b00 	vldr	d7, [r3]
 800786a:	05f8      	lsls	r0, r7, #23
 800786c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007870:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007874:	d516      	bpl.n	80078a4 <_dtoa_r+0x34c>
 8007876:	4ba8      	ldr	r3, [pc, #672]	@ (8007b18 <_dtoa_r+0x5c0>)
 8007878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800787c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007880:	f7f8 ffe4 	bl	800084c <__aeabi_ddiv>
 8007884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007888:	f004 040f 	and.w	r4, r4, #15
 800788c:	2603      	movs	r6, #3
 800788e:	4da2      	ldr	r5, [pc, #648]	@ (8007b18 <_dtoa_r+0x5c0>)
 8007890:	b954      	cbnz	r4, 80078a8 <_dtoa_r+0x350>
 8007892:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800789a:	f7f8 ffd7 	bl	800084c <__aeabi_ddiv>
 800789e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a2:	e028      	b.n	80078f6 <_dtoa_r+0x39e>
 80078a4:	2602      	movs	r6, #2
 80078a6:	e7f2      	b.n	800788e <_dtoa_r+0x336>
 80078a8:	07e1      	lsls	r1, r4, #31
 80078aa:	d508      	bpl.n	80078be <_dtoa_r+0x366>
 80078ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078b4:	f7f8 fea0 	bl	80005f8 <__aeabi_dmul>
 80078b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078bc:	3601      	adds	r6, #1
 80078be:	1064      	asrs	r4, r4, #1
 80078c0:	3508      	adds	r5, #8
 80078c2:	e7e5      	b.n	8007890 <_dtoa_r+0x338>
 80078c4:	f000 80d2 	beq.w	8007a6c <_dtoa_r+0x514>
 80078c8:	427c      	negs	r4, r7
 80078ca:	4b92      	ldr	r3, [pc, #584]	@ (8007b14 <_dtoa_r+0x5bc>)
 80078cc:	4d92      	ldr	r5, [pc, #584]	@ (8007b18 <_dtoa_r+0x5c0>)
 80078ce:	f004 020f 	and.w	r2, r4, #15
 80078d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078de:	f7f8 fe8b 	bl	80005f8 <__aeabi_dmul>
 80078e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078e6:	1124      	asrs	r4, r4, #4
 80078e8:	2300      	movs	r3, #0
 80078ea:	2602      	movs	r6, #2
 80078ec:	2c00      	cmp	r4, #0
 80078ee:	f040 80b2 	bne.w	8007a56 <_dtoa_r+0x4fe>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1d3      	bne.n	800789e <_dtoa_r+0x346>
 80078f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078f8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 80b7 	beq.w	8007a70 <_dtoa_r+0x518>
 8007902:	4b86      	ldr	r3, [pc, #536]	@ (8007b1c <_dtoa_r+0x5c4>)
 8007904:	2200      	movs	r2, #0
 8007906:	4620      	mov	r0, r4
 8007908:	4629      	mov	r1, r5
 800790a:	f7f9 f8e7 	bl	8000adc <__aeabi_dcmplt>
 800790e:	2800      	cmp	r0, #0
 8007910:	f000 80ae 	beq.w	8007a70 <_dtoa_r+0x518>
 8007914:	9b07      	ldr	r3, [sp, #28]
 8007916:	2b00      	cmp	r3, #0
 8007918:	f000 80aa 	beq.w	8007a70 <_dtoa_r+0x518>
 800791c:	9b00      	ldr	r3, [sp, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	dd37      	ble.n	8007992 <_dtoa_r+0x43a>
 8007922:	1e7b      	subs	r3, r7, #1
 8007924:	9304      	str	r3, [sp, #16]
 8007926:	4620      	mov	r0, r4
 8007928:	4b7d      	ldr	r3, [pc, #500]	@ (8007b20 <_dtoa_r+0x5c8>)
 800792a:	2200      	movs	r2, #0
 800792c:	4629      	mov	r1, r5
 800792e:	f7f8 fe63 	bl	80005f8 <__aeabi_dmul>
 8007932:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007936:	9c00      	ldr	r4, [sp, #0]
 8007938:	3601      	adds	r6, #1
 800793a:	4630      	mov	r0, r6
 800793c:	f7f8 fdf2 	bl	8000524 <__aeabi_i2d>
 8007940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007944:	f7f8 fe58 	bl	80005f8 <__aeabi_dmul>
 8007948:	4b76      	ldr	r3, [pc, #472]	@ (8007b24 <_dtoa_r+0x5cc>)
 800794a:	2200      	movs	r2, #0
 800794c:	f7f8 fc9e 	bl	800028c <__adddf3>
 8007950:	4605      	mov	r5, r0
 8007952:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007956:	2c00      	cmp	r4, #0
 8007958:	f040 808d 	bne.w	8007a76 <_dtoa_r+0x51e>
 800795c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007960:	4b71      	ldr	r3, [pc, #452]	@ (8007b28 <_dtoa_r+0x5d0>)
 8007962:	2200      	movs	r2, #0
 8007964:	f7f8 fc90 	bl	8000288 <__aeabi_dsub>
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007970:	462a      	mov	r2, r5
 8007972:	4633      	mov	r3, r6
 8007974:	f7f9 f8d0 	bl	8000b18 <__aeabi_dcmpgt>
 8007978:	2800      	cmp	r0, #0
 800797a:	f040 828b 	bne.w	8007e94 <_dtoa_r+0x93c>
 800797e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007982:	462a      	mov	r2, r5
 8007984:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007988:	f7f9 f8a8 	bl	8000adc <__aeabi_dcmplt>
 800798c:	2800      	cmp	r0, #0
 800798e:	f040 8128 	bne.w	8007be2 <_dtoa_r+0x68a>
 8007992:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007996:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800799a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800799c:	2b00      	cmp	r3, #0
 800799e:	f2c0 815a 	blt.w	8007c56 <_dtoa_r+0x6fe>
 80079a2:	2f0e      	cmp	r7, #14
 80079a4:	f300 8157 	bgt.w	8007c56 <_dtoa_r+0x6fe>
 80079a8:	4b5a      	ldr	r3, [pc, #360]	@ (8007b14 <_dtoa_r+0x5bc>)
 80079aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079ae:	ed93 7b00 	vldr	d7, [r3]
 80079b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	ed8d 7b00 	vstr	d7, [sp]
 80079ba:	da03      	bge.n	80079c4 <_dtoa_r+0x46c>
 80079bc:	9b07      	ldr	r3, [sp, #28]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f340 8101 	ble.w	8007bc6 <_dtoa_r+0x66e>
 80079c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80079c8:	4656      	mov	r6, sl
 80079ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079ce:	4620      	mov	r0, r4
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7f8 ff3b 	bl	800084c <__aeabi_ddiv>
 80079d6:	f7f9 f8bf 	bl	8000b58 <__aeabi_d2iz>
 80079da:	4680      	mov	r8, r0
 80079dc:	f7f8 fda2 	bl	8000524 <__aeabi_i2d>
 80079e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079e4:	f7f8 fe08 	bl	80005f8 <__aeabi_dmul>
 80079e8:	4602      	mov	r2, r0
 80079ea:	460b      	mov	r3, r1
 80079ec:	4620      	mov	r0, r4
 80079ee:	4629      	mov	r1, r5
 80079f0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079f4:	f7f8 fc48 	bl	8000288 <__aeabi_dsub>
 80079f8:	f806 4b01 	strb.w	r4, [r6], #1
 80079fc:	9d07      	ldr	r5, [sp, #28]
 80079fe:	eba6 040a 	sub.w	r4, r6, sl
 8007a02:	42a5      	cmp	r5, r4
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	f040 8117 	bne.w	8007c3a <_dtoa_r+0x6e2>
 8007a0c:	f7f8 fc3e 	bl	800028c <__adddf3>
 8007a10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a14:	4604      	mov	r4, r0
 8007a16:	460d      	mov	r5, r1
 8007a18:	f7f9 f87e 	bl	8000b18 <__aeabi_dcmpgt>
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	f040 80f9 	bne.w	8007c14 <_dtoa_r+0x6bc>
 8007a22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a26:	4620      	mov	r0, r4
 8007a28:	4629      	mov	r1, r5
 8007a2a:	f7f9 f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a2e:	b118      	cbz	r0, 8007a38 <_dtoa_r+0x4e0>
 8007a30:	f018 0f01 	tst.w	r8, #1
 8007a34:	f040 80ee 	bne.w	8007c14 <_dtoa_r+0x6bc>
 8007a38:	4649      	mov	r1, r9
 8007a3a:	4658      	mov	r0, fp
 8007a3c:	f000 fc90 	bl	8008360 <_Bfree>
 8007a40:	2300      	movs	r3, #0
 8007a42:	7033      	strb	r3, [r6, #0]
 8007a44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a46:	3701      	adds	r7, #1
 8007a48:	601f      	str	r7, [r3, #0]
 8007a4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f000 831d 	beq.w	800808c <_dtoa_r+0xb34>
 8007a52:	601e      	str	r6, [r3, #0]
 8007a54:	e31a      	b.n	800808c <_dtoa_r+0xb34>
 8007a56:	07e2      	lsls	r2, r4, #31
 8007a58:	d505      	bpl.n	8007a66 <_dtoa_r+0x50e>
 8007a5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a5e:	f7f8 fdcb 	bl	80005f8 <__aeabi_dmul>
 8007a62:	3601      	adds	r6, #1
 8007a64:	2301      	movs	r3, #1
 8007a66:	1064      	asrs	r4, r4, #1
 8007a68:	3508      	adds	r5, #8
 8007a6a:	e73f      	b.n	80078ec <_dtoa_r+0x394>
 8007a6c:	2602      	movs	r6, #2
 8007a6e:	e742      	b.n	80078f6 <_dtoa_r+0x39e>
 8007a70:	9c07      	ldr	r4, [sp, #28]
 8007a72:	9704      	str	r7, [sp, #16]
 8007a74:	e761      	b.n	800793a <_dtoa_r+0x3e2>
 8007a76:	4b27      	ldr	r3, [pc, #156]	@ (8007b14 <_dtoa_r+0x5bc>)
 8007a78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a82:	4454      	add	r4, sl
 8007a84:	2900      	cmp	r1, #0
 8007a86:	d053      	beq.n	8007b30 <_dtoa_r+0x5d8>
 8007a88:	4928      	ldr	r1, [pc, #160]	@ (8007b2c <_dtoa_r+0x5d4>)
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	f7f8 fede 	bl	800084c <__aeabi_ddiv>
 8007a90:	4633      	mov	r3, r6
 8007a92:	462a      	mov	r2, r5
 8007a94:	f7f8 fbf8 	bl	8000288 <__aeabi_dsub>
 8007a98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a9c:	4656      	mov	r6, sl
 8007a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa2:	f7f9 f859 	bl	8000b58 <__aeabi_d2iz>
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	f7f8 fd3c 	bl	8000524 <__aeabi_i2d>
 8007aac:	4602      	mov	r2, r0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ab4:	f7f8 fbe8 	bl	8000288 <__aeabi_dsub>
 8007ab8:	3530      	adds	r5, #48	@ 0x30
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ac2:	f806 5b01 	strb.w	r5, [r6], #1
 8007ac6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007aca:	f7f9 f807 	bl	8000adc <__aeabi_dcmplt>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d171      	bne.n	8007bb6 <_dtoa_r+0x65e>
 8007ad2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ad6:	4911      	ldr	r1, [pc, #68]	@ (8007b1c <_dtoa_r+0x5c4>)
 8007ad8:	2000      	movs	r0, #0
 8007ada:	f7f8 fbd5 	bl	8000288 <__aeabi_dsub>
 8007ade:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ae2:	f7f8 fffb 	bl	8000adc <__aeabi_dcmplt>
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	f040 8095 	bne.w	8007c16 <_dtoa_r+0x6be>
 8007aec:	42a6      	cmp	r6, r4
 8007aee:	f43f af50 	beq.w	8007992 <_dtoa_r+0x43a>
 8007af2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007af6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <_dtoa_r+0x5c8>)
 8007af8:	2200      	movs	r2, #0
 8007afa:	f7f8 fd7d 	bl	80005f8 <__aeabi_dmul>
 8007afe:	4b08      	ldr	r3, [pc, #32]	@ (8007b20 <_dtoa_r+0x5c8>)
 8007b00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b04:	2200      	movs	r2, #0
 8007b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b0a:	f7f8 fd75 	bl	80005f8 <__aeabi_dmul>
 8007b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b12:	e7c4      	b.n	8007a9e <_dtoa_r+0x546>
 8007b14:	08009338 	.word	0x08009338
 8007b18:	08009310 	.word	0x08009310
 8007b1c:	3ff00000 	.word	0x3ff00000
 8007b20:	40240000 	.word	0x40240000
 8007b24:	401c0000 	.word	0x401c0000
 8007b28:	40140000 	.word	0x40140000
 8007b2c:	3fe00000 	.word	0x3fe00000
 8007b30:	4631      	mov	r1, r6
 8007b32:	4628      	mov	r0, r5
 8007b34:	f7f8 fd60 	bl	80005f8 <__aeabi_dmul>
 8007b38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007b3e:	4656      	mov	r6, sl
 8007b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b44:	f7f9 f808 	bl	8000b58 <__aeabi_d2iz>
 8007b48:	4605      	mov	r5, r0
 8007b4a:	f7f8 fceb 	bl	8000524 <__aeabi_i2d>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	460b      	mov	r3, r1
 8007b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b56:	f7f8 fb97 	bl	8000288 <__aeabi_dsub>
 8007b5a:	3530      	adds	r5, #48	@ 0x30
 8007b5c:	f806 5b01 	strb.w	r5, [r6], #1
 8007b60:	4602      	mov	r2, r0
 8007b62:	460b      	mov	r3, r1
 8007b64:	42a6      	cmp	r6, r4
 8007b66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b6a:	f04f 0200 	mov.w	r2, #0
 8007b6e:	d124      	bne.n	8007bba <_dtoa_r+0x662>
 8007b70:	4bac      	ldr	r3, [pc, #688]	@ (8007e24 <_dtoa_r+0x8cc>)
 8007b72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b76:	f7f8 fb89 	bl	800028c <__adddf3>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b82:	f7f8 ffc9 	bl	8000b18 <__aeabi_dcmpgt>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d145      	bne.n	8007c16 <_dtoa_r+0x6be>
 8007b8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b8e:	49a5      	ldr	r1, [pc, #660]	@ (8007e24 <_dtoa_r+0x8cc>)
 8007b90:	2000      	movs	r0, #0
 8007b92:	f7f8 fb79 	bl	8000288 <__aeabi_dsub>
 8007b96:	4602      	mov	r2, r0
 8007b98:	460b      	mov	r3, r1
 8007b9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b9e:	f7f8 ff9d 	bl	8000adc <__aeabi_dcmplt>
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	f43f aef5 	beq.w	8007992 <_dtoa_r+0x43a>
 8007ba8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007baa:	1e73      	subs	r3, r6, #1
 8007bac:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007bb2:	2b30      	cmp	r3, #48	@ 0x30
 8007bb4:	d0f8      	beq.n	8007ba8 <_dtoa_r+0x650>
 8007bb6:	9f04      	ldr	r7, [sp, #16]
 8007bb8:	e73e      	b.n	8007a38 <_dtoa_r+0x4e0>
 8007bba:	4b9b      	ldr	r3, [pc, #620]	@ (8007e28 <_dtoa_r+0x8d0>)
 8007bbc:	f7f8 fd1c 	bl	80005f8 <__aeabi_dmul>
 8007bc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bc4:	e7bc      	b.n	8007b40 <_dtoa_r+0x5e8>
 8007bc6:	d10c      	bne.n	8007be2 <_dtoa_r+0x68a>
 8007bc8:	4b98      	ldr	r3, [pc, #608]	@ (8007e2c <_dtoa_r+0x8d4>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bd0:	f7f8 fd12 	bl	80005f8 <__aeabi_dmul>
 8007bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bd8:	f7f8 ff94 	bl	8000b04 <__aeabi_dcmpge>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	f000 8157 	beq.w	8007e90 <_dtoa_r+0x938>
 8007be2:	2400      	movs	r4, #0
 8007be4:	4625      	mov	r5, r4
 8007be6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007be8:	43db      	mvns	r3, r3
 8007bea:	9304      	str	r3, [sp, #16]
 8007bec:	4656      	mov	r6, sl
 8007bee:	2700      	movs	r7, #0
 8007bf0:	4621      	mov	r1, r4
 8007bf2:	4658      	mov	r0, fp
 8007bf4:	f000 fbb4 	bl	8008360 <_Bfree>
 8007bf8:	2d00      	cmp	r5, #0
 8007bfa:	d0dc      	beq.n	8007bb6 <_dtoa_r+0x65e>
 8007bfc:	b12f      	cbz	r7, 8007c0a <_dtoa_r+0x6b2>
 8007bfe:	42af      	cmp	r7, r5
 8007c00:	d003      	beq.n	8007c0a <_dtoa_r+0x6b2>
 8007c02:	4639      	mov	r1, r7
 8007c04:	4658      	mov	r0, fp
 8007c06:	f000 fbab 	bl	8008360 <_Bfree>
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	4658      	mov	r0, fp
 8007c0e:	f000 fba7 	bl	8008360 <_Bfree>
 8007c12:	e7d0      	b.n	8007bb6 <_dtoa_r+0x65e>
 8007c14:	9704      	str	r7, [sp, #16]
 8007c16:	4633      	mov	r3, r6
 8007c18:	461e      	mov	r6, r3
 8007c1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c1e:	2a39      	cmp	r2, #57	@ 0x39
 8007c20:	d107      	bne.n	8007c32 <_dtoa_r+0x6da>
 8007c22:	459a      	cmp	sl, r3
 8007c24:	d1f8      	bne.n	8007c18 <_dtoa_r+0x6c0>
 8007c26:	9a04      	ldr	r2, [sp, #16]
 8007c28:	3201      	adds	r2, #1
 8007c2a:	9204      	str	r2, [sp, #16]
 8007c2c:	2230      	movs	r2, #48	@ 0x30
 8007c2e:	f88a 2000 	strb.w	r2, [sl]
 8007c32:	781a      	ldrb	r2, [r3, #0]
 8007c34:	3201      	adds	r2, #1
 8007c36:	701a      	strb	r2, [r3, #0]
 8007c38:	e7bd      	b.n	8007bb6 <_dtoa_r+0x65e>
 8007c3a:	4b7b      	ldr	r3, [pc, #492]	@ (8007e28 <_dtoa_r+0x8d0>)
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f7f8 fcdb 	bl	80005f8 <__aeabi_dmul>
 8007c42:	2200      	movs	r2, #0
 8007c44:	2300      	movs	r3, #0
 8007c46:	4604      	mov	r4, r0
 8007c48:	460d      	mov	r5, r1
 8007c4a:	f7f8 ff3d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	f43f aebb 	beq.w	80079ca <_dtoa_r+0x472>
 8007c54:	e6f0      	b.n	8007a38 <_dtoa_r+0x4e0>
 8007c56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c58:	2a00      	cmp	r2, #0
 8007c5a:	f000 80db 	beq.w	8007e14 <_dtoa_r+0x8bc>
 8007c5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c60:	2a01      	cmp	r2, #1
 8007c62:	f300 80bf 	bgt.w	8007de4 <_dtoa_r+0x88c>
 8007c66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007c68:	2a00      	cmp	r2, #0
 8007c6a:	f000 80b7 	beq.w	8007ddc <_dtoa_r+0x884>
 8007c6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c74:	4646      	mov	r6, r8
 8007c76:	9a08      	ldr	r2, [sp, #32]
 8007c78:	2101      	movs	r1, #1
 8007c7a:	441a      	add	r2, r3
 8007c7c:	4658      	mov	r0, fp
 8007c7e:	4498      	add	r8, r3
 8007c80:	9208      	str	r2, [sp, #32]
 8007c82:	f000 fc21 	bl	80084c8 <__i2b>
 8007c86:	4605      	mov	r5, r0
 8007c88:	b15e      	cbz	r6, 8007ca2 <_dtoa_r+0x74a>
 8007c8a:	9b08      	ldr	r3, [sp, #32]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	dd08      	ble.n	8007ca2 <_dtoa_r+0x74a>
 8007c90:	42b3      	cmp	r3, r6
 8007c92:	9a08      	ldr	r2, [sp, #32]
 8007c94:	bfa8      	it	ge
 8007c96:	4633      	movge	r3, r6
 8007c98:	eba8 0803 	sub.w	r8, r8, r3
 8007c9c:	1af6      	subs	r6, r6, r3
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	9308      	str	r3, [sp, #32]
 8007ca2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ca4:	b1f3      	cbz	r3, 8007ce4 <_dtoa_r+0x78c>
 8007ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 80b7 	beq.w	8007e1c <_dtoa_r+0x8c4>
 8007cae:	b18c      	cbz	r4, 8007cd4 <_dtoa_r+0x77c>
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	4622      	mov	r2, r4
 8007cb4:	4658      	mov	r0, fp
 8007cb6:	f000 fcc7 	bl	8008648 <__pow5mult>
 8007cba:	464a      	mov	r2, r9
 8007cbc:	4601      	mov	r1, r0
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	4658      	mov	r0, fp
 8007cc2:	f000 fc17 	bl	80084f4 <__multiply>
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	9004      	str	r0, [sp, #16]
 8007cca:	4658      	mov	r0, fp
 8007ccc:	f000 fb48 	bl	8008360 <_Bfree>
 8007cd0:	9b04      	ldr	r3, [sp, #16]
 8007cd2:	4699      	mov	r9, r3
 8007cd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cd6:	1b1a      	subs	r2, r3, r4
 8007cd8:	d004      	beq.n	8007ce4 <_dtoa_r+0x78c>
 8007cda:	4649      	mov	r1, r9
 8007cdc:	4658      	mov	r0, fp
 8007cde:	f000 fcb3 	bl	8008648 <__pow5mult>
 8007ce2:	4681      	mov	r9, r0
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	4658      	mov	r0, fp
 8007ce8:	f000 fbee 	bl	80084c8 <__i2b>
 8007cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cee:	4604      	mov	r4, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 81cf 	beq.w	8008094 <_dtoa_r+0xb3c>
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	4601      	mov	r1, r0
 8007cfa:	4658      	mov	r0, fp
 8007cfc:	f000 fca4 	bl	8008648 <__pow5mult>
 8007d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	4604      	mov	r4, r0
 8007d06:	f300 8095 	bgt.w	8007e34 <_dtoa_r+0x8dc>
 8007d0a:	9b02      	ldr	r3, [sp, #8]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f040 8087 	bne.w	8007e20 <_dtoa_r+0x8c8>
 8007d12:	9b03      	ldr	r3, [sp, #12]
 8007d14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f040 8089 	bne.w	8007e30 <_dtoa_r+0x8d8>
 8007d1e:	9b03      	ldr	r3, [sp, #12]
 8007d20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d24:	0d1b      	lsrs	r3, r3, #20
 8007d26:	051b      	lsls	r3, r3, #20
 8007d28:	b12b      	cbz	r3, 8007d36 <_dtoa_r+0x7de>
 8007d2a:	9b08      	ldr	r3, [sp, #32]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	9308      	str	r3, [sp, #32]
 8007d30:	f108 0801 	add.w	r8, r8, #1
 8007d34:	2301      	movs	r3, #1
 8007d36:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 81b0 	beq.w	80080a0 <_dtoa_r+0xb48>
 8007d40:	6923      	ldr	r3, [r4, #16]
 8007d42:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d46:	6918      	ldr	r0, [r3, #16]
 8007d48:	f000 fb72 	bl	8008430 <__hi0bits>
 8007d4c:	f1c0 0020 	rsb	r0, r0, #32
 8007d50:	9b08      	ldr	r3, [sp, #32]
 8007d52:	4418      	add	r0, r3
 8007d54:	f010 001f 	ands.w	r0, r0, #31
 8007d58:	d077      	beq.n	8007e4a <_dtoa_r+0x8f2>
 8007d5a:	f1c0 0320 	rsb	r3, r0, #32
 8007d5e:	2b04      	cmp	r3, #4
 8007d60:	dd6b      	ble.n	8007e3a <_dtoa_r+0x8e2>
 8007d62:	9b08      	ldr	r3, [sp, #32]
 8007d64:	f1c0 001c 	rsb	r0, r0, #28
 8007d68:	4403      	add	r3, r0
 8007d6a:	4480      	add	r8, r0
 8007d6c:	4406      	add	r6, r0
 8007d6e:	9308      	str	r3, [sp, #32]
 8007d70:	f1b8 0f00 	cmp.w	r8, #0
 8007d74:	dd05      	ble.n	8007d82 <_dtoa_r+0x82a>
 8007d76:	4649      	mov	r1, r9
 8007d78:	4642      	mov	r2, r8
 8007d7a:	4658      	mov	r0, fp
 8007d7c:	f000 fcbe 	bl	80086fc <__lshift>
 8007d80:	4681      	mov	r9, r0
 8007d82:	9b08      	ldr	r3, [sp, #32]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	dd05      	ble.n	8007d94 <_dtoa_r+0x83c>
 8007d88:	4621      	mov	r1, r4
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	4658      	mov	r0, fp
 8007d8e:	f000 fcb5 	bl	80086fc <__lshift>
 8007d92:	4604      	mov	r4, r0
 8007d94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d059      	beq.n	8007e4e <_dtoa_r+0x8f6>
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	f000 fd19 	bl	80087d4 <__mcmp>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	da53      	bge.n	8007e4e <_dtoa_r+0x8f6>
 8007da6:	1e7b      	subs	r3, r7, #1
 8007da8:	9304      	str	r3, [sp, #16]
 8007daa:	4649      	mov	r1, r9
 8007dac:	2300      	movs	r3, #0
 8007dae:	220a      	movs	r2, #10
 8007db0:	4658      	mov	r0, fp
 8007db2:	f000 faf7 	bl	80083a4 <__multadd>
 8007db6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007db8:	4681      	mov	r9, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 8172 	beq.w	80080a4 <_dtoa_r+0xb4c>
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	220a      	movs	r2, #10
 8007dc6:	4658      	mov	r0, fp
 8007dc8:	f000 faec 	bl	80083a4 <__multadd>
 8007dcc:	9b00      	ldr	r3, [sp, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	dc67      	bgt.n	8007ea4 <_dtoa_r+0x94c>
 8007dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	dc41      	bgt.n	8007e5e <_dtoa_r+0x906>
 8007dda:	e063      	b.n	8007ea4 <_dtoa_r+0x94c>
 8007ddc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007dde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007de2:	e746      	b.n	8007c72 <_dtoa_r+0x71a>
 8007de4:	9b07      	ldr	r3, [sp, #28]
 8007de6:	1e5c      	subs	r4, r3, #1
 8007de8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dea:	42a3      	cmp	r3, r4
 8007dec:	bfbf      	itttt	lt
 8007dee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007df0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007df2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007df4:	1ae3      	sublt	r3, r4, r3
 8007df6:	bfb4      	ite	lt
 8007df8:	18d2      	addlt	r2, r2, r3
 8007dfa:	1b1c      	subge	r4, r3, r4
 8007dfc:	9b07      	ldr	r3, [sp, #28]
 8007dfe:	bfbc      	itt	lt
 8007e00:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007e02:	2400      	movlt	r4, #0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	bfb5      	itete	lt
 8007e08:	eba8 0603 	sublt.w	r6, r8, r3
 8007e0c:	9b07      	ldrge	r3, [sp, #28]
 8007e0e:	2300      	movlt	r3, #0
 8007e10:	4646      	movge	r6, r8
 8007e12:	e730      	b.n	8007c76 <_dtoa_r+0x71e>
 8007e14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e16:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007e18:	4646      	mov	r6, r8
 8007e1a:	e735      	b.n	8007c88 <_dtoa_r+0x730>
 8007e1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e1e:	e75c      	b.n	8007cda <_dtoa_r+0x782>
 8007e20:	2300      	movs	r3, #0
 8007e22:	e788      	b.n	8007d36 <_dtoa_r+0x7de>
 8007e24:	3fe00000 	.word	0x3fe00000
 8007e28:	40240000 	.word	0x40240000
 8007e2c:	40140000 	.word	0x40140000
 8007e30:	9b02      	ldr	r3, [sp, #8]
 8007e32:	e780      	b.n	8007d36 <_dtoa_r+0x7de>
 8007e34:	2300      	movs	r3, #0
 8007e36:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e38:	e782      	b.n	8007d40 <_dtoa_r+0x7e8>
 8007e3a:	d099      	beq.n	8007d70 <_dtoa_r+0x818>
 8007e3c:	9a08      	ldr	r2, [sp, #32]
 8007e3e:	331c      	adds	r3, #28
 8007e40:	441a      	add	r2, r3
 8007e42:	4498      	add	r8, r3
 8007e44:	441e      	add	r6, r3
 8007e46:	9208      	str	r2, [sp, #32]
 8007e48:	e792      	b.n	8007d70 <_dtoa_r+0x818>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	e7f6      	b.n	8007e3c <_dtoa_r+0x8e4>
 8007e4e:	9b07      	ldr	r3, [sp, #28]
 8007e50:	9704      	str	r7, [sp, #16]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	dc20      	bgt.n	8007e98 <_dtoa_r+0x940>
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	dd1e      	ble.n	8007e9c <_dtoa_r+0x944>
 8007e5e:	9b00      	ldr	r3, [sp, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f47f aec0 	bne.w	8007be6 <_dtoa_r+0x68e>
 8007e66:	4621      	mov	r1, r4
 8007e68:	2205      	movs	r2, #5
 8007e6a:	4658      	mov	r0, fp
 8007e6c:	f000 fa9a 	bl	80083a4 <__multadd>
 8007e70:	4601      	mov	r1, r0
 8007e72:	4604      	mov	r4, r0
 8007e74:	4648      	mov	r0, r9
 8007e76:	f000 fcad 	bl	80087d4 <__mcmp>
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	f77f aeb3 	ble.w	8007be6 <_dtoa_r+0x68e>
 8007e80:	4656      	mov	r6, sl
 8007e82:	2331      	movs	r3, #49	@ 0x31
 8007e84:	f806 3b01 	strb.w	r3, [r6], #1
 8007e88:	9b04      	ldr	r3, [sp, #16]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	9304      	str	r3, [sp, #16]
 8007e8e:	e6ae      	b.n	8007bee <_dtoa_r+0x696>
 8007e90:	9c07      	ldr	r4, [sp, #28]
 8007e92:	9704      	str	r7, [sp, #16]
 8007e94:	4625      	mov	r5, r4
 8007e96:	e7f3      	b.n	8007e80 <_dtoa_r+0x928>
 8007e98:	9b07      	ldr	r3, [sp, #28]
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f000 8104 	beq.w	80080ac <_dtoa_r+0xb54>
 8007ea4:	2e00      	cmp	r6, #0
 8007ea6:	dd05      	ble.n	8007eb4 <_dtoa_r+0x95c>
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	4632      	mov	r2, r6
 8007eac:	4658      	mov	r0, fp
 8007eae:	f000 fc25 	bl	80086fc <__lshift>
 8007eb2:	4605      	mov	r5, r0
 8007eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d05a      	beq.n	8007f70 <_dtoa_r+0xa18>
 8007eba:	6869      	ldr	r1, [r5, #4]
 8007ebc:	4658      	mov	r0, fp
 8007ebe:	f000 fa0f 	bl	80082e0 <_Balloc>
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	b928      	cbnz	r0, 8007ed2 <_dtoa_r+0x97a>
 8007ec6:	4b84      	ldr	r3, [pc, #528]	@ (80080d8 <_dtoa_r+0xb80>)
 8007ec8:	4602      	mov	r2, r0
 8007eca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ece:	f7ff bb5a 	b.w	8007586 <_dtoa_r+0x2e>
 8007ed2:	692a      	ldr	r2, [r5, #16]
 8007ed4:	3202      	adds	r2, #2
 8007ed6:	0092      	lsls	r2, r2, #2
 8007ed8:	f105 010c 	add.w	r1, r5, #12
 8007edc:	300c      	adds	r0, #12
 8007ede:	f000 fec1 	bl	8008c64 <memcpy>
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f000 fc08 	bl	80086fc <__lshift>
 8007eec:	f10a 0301 	add.w	r3, sl, #1
 8007ef0:	9307      	str	r3, [sp, #28]
 8007ef2:	9b00      	ldr	r3, [sp, #0]
 8007ef4:	4453      	add	r3, sl
 8007ef6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ef8:	9b02      	ldr	r3, [sp, #8]
 8007efa:	f003 0301 	and.w	r3, r3, #1
 8007efe:	462f      	mov	r7, r5
 8007f00:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f02:	4605      	mov	r5, r0
 8007f04:	9b07      	ldr	r3, [sp, #28]
 8007f06:	4621      	mov	r1, r4
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	4648      	mov	r0, r9
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	f7ff fa9a 	bl	8007446 <quorem>
 8007f12:	4639      	mov	r1, r7
 8007f14:	9002      	str	r0, [sp, #8]
 8007f16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f1a:	4648      	mov	r0, r9
 8007f1c:	f000 fc5a 	bl	80087d4 <__mcmp>
 8007f20:	462a      	mov	r2, r5
 8007f22:	9008      	str	r0, [sp, #32]
 8007f24:	4621      	mov	r1, r4
 8007f26:	4658      	mov	r0, fp
 8007f28:	f000 fc70 	bl	800880c <__mdiff>
 8007f2c:	68c2      	ldr	r2, [r0, #12]
 8007f2e:	4606      	mov	r6, r0
 8007f30:	bb02      	cbnz	r2, 8007f74 <_dtoa_r+0xa1c>
 8007f32:	4601      	mov	r1, r0
 8007f34:	4648      	mov	r0, r9
 8007f36:	f000 fc4d 	bl	80087d4 <__mcmp>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	4631      	mov	r1, r6
 8007f3e:	4658      	mov	r0, fp
 8007f40:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f42:	f000 fa0d 	bl	8008360 <_Bfree>
 8007f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f4a:	9e07      	ldr	r6, [sp, #28]
 8007f4c:	ea43 0102 	orr.w	r1, r3, r2
 8007f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f52:	4319      	orrs	r1, r3
 8007f54:	d110      	bne.n	8007f78 <_dtoa_r+0xa20>
 8007f56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f5a:	d029      	beq.n	8007fb0 <_dtoa_r+0xa58>
 8007f5c:	9b08      	ldr	r3, [sp, #32]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	dd02      	ble.n	8007f68 <_dtoa_r+0xa10>
 8007f62:	9b02      	ldr	r3, [sp, #8]
 8007f64:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007f68:	9b00      	ldr	r3, [sp, #0]
 8007f6a:	f883 8000 	strb.w	r8, [r3]
 8007f6e:	e63f      	b.n	8007bf0 <_dtoa_r+0x698>
 8007f70:	4628      	mov	r0, r5
 8007f72:	e7bb      	b.n	8007eec <_dtoa_r+0x994>
 8007f74:	2201      	movs	r2, #1
 8007f76:	e7e1      	b.n	8007f3c <_dtoa_r+0x9e4>
 8007f78:	9b08      	ldr	r3, [sp, #32]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	db04      	blt.n	8007f88 <_dtoa_r+0xa30>
 8007f7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f80:	430b      	orrs	r3, r1
 8007f82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f84:	430b      	orrs	r3, r1
 8007f86:	d120      	bne.n	8007fca <_dtoa_r+0xa72>
 8007f88:	2a00      	cmp	r2, #0
 8007f8a:	dded      	ble.n	8007f68 <_dtoa_r+0xa10>
 8007f8c:	4649      	mov	r1, r9
 8007f8e:	2201      	movs	r2, #1
 8007f90:	4658      	mov	r0, fp
 8007f92:	f000 fbb3 	bl	80086fc <__lshift>
 8007f96:	4621      	mov	r1, r4
 8007f98:	4681      	mov	r9, r0
 8007f9a:	f000 fc1b 	bl	80087d4 <__mcmp>
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	dc03      	bgt.n	8007faa <_dtoa_r+0xa52>
 8007fa2:	d1e1      	bne.n	8007f68 <_dtoa_r+0xa10>
 8007fa4:	f018 0f01 	tst.w	r8, #1
 8007fa8:	d0de      	beq.n	8007f68 <_dtoa_r+0xa10>
 8007faa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fae:	d1d8      	bne.n	8007f62 <_dtoa_r+0xa0a>
 8007fb0:	9a00      	ldr	r2, [sp, #0]
 8007fb2:	2339      	movs	r3, #57	@ 0x39
 8007fb4:	7013      	strb	r3, [r2, #0]
 8007fb6:	4633      	mov	r3, r6
 8007fb8:	461e      	mov	r6, r3
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fc0:	2a39      	cmp	r2, #57	@ 0x39
 8007fc2:	d052      	beq.n	800806a <_dtoa_r+0xb12>
 8007fc4:	3201      	adds	r2, #1
 8007fc6:	701a      	strb	r2, [r3, #0]
 8007fc8:	e612      	b.n	8007bf0 <_dtoa_r+0x698>
 8007fca:	2a00      	cmp	r2, #0
 8007fcc:	dd07      	ble.n	8007fde <_dtoa_r+0xa86>
 8007fce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fd2:	d0ed      	beq.n	8007fb0 <_dtoa_r+0xa58>
 8007fd4:	9a00      	ldr	r2, [sp, #0]
 8007fd6:	f108 0301 	add.w	r3, r8, #1
 8007fda:	7013      	strb	r3, [r2, #0]
 8007fdc:	e608      	b.n	8007bf0 <_dtoa_r+0x698>
 8007fde:	9b07      	ldr	r3, [sp, #28]
 8007fe0:	9a07      	ldr	r2, [sp, #28]
 8007fe2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d028      	beq.n	800803e <_dtoa_r+0xae6>
 8007fec:	4649      	mov	r1, r9
 8007fee:	2300      	movs	r3, #0
 8007ff0:	220a      	movs	r2, #10
 8007ff2:	4658      	mov	r0, fp
 8007ff4:	f000 f9d6 	bl	80083a4 <__multadd>
 8007ff8:	42af      	cmp	r7, r5
 8007ffa:	4681      	mov	r9, r0
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	f04f 020a 	mov.w	r2, #10
 8008004:	4639      	mov	r1, r7
 8008006:	4658      	mov	r0, fp
 8008008:	d107      	bne.n	800801a <_dtoa_r+0xac2>
 800800a:	f000 f9cb 	bl	80083a4 <__multadd>
 800800e:	4607      	mov	r7, r0
 8008010:	4605      	mov	r5, r0
 8008012:	9b07      	ldr	r3, [sp, #28]
 8008014:	3301      	adds	r3, #1
 8008016:	9307      	str	r3, [sp, #28]
 8008018:	e774      	b.n	8007f04 <_dtoa_r+0x9ac>
 800801a:	f000 f9c3 	bl	80083a4 <__multadd>
 800801e:	4629      	mov	r1, r5
 8008020:	4607      	mov	r7, r0
 8008022:	2300      	movs	r3, #0
 8008024:	220a      	movs	r2, #10
 8008026:	4658      	mov	r0, fp
 8008028:	f000 f9bc 	bl	80083a4 <__multadd>
 800802c:	4605      	mov	r5, r0
 800802e:	e7f0      	b.n	8008012 <_dtoa_r+0xaba>
 8008030:	9b00      	ldr	r3, [sp, #0]
 8008032:	2b00      	cmp	r3, #0
 8008034:	bfcc      	ite	gt
 8008036:	461e      	movgt	r6, r3
 8008038:	2601      	movle	r6, #1
 800803a:	4456      	add	r6, sl
 800803c:	2700      	movs	r7, #0
 800803e:	4649      	mov	r1, r9
 8008040:	2201      	movs	r2, #1
 8008042:	4658      	mov	r0, fp
 8008044:	f000 fb5a 	bl	80086fc <__lshift>
 8008048:	4621      	mov	r1, r4
 800804a:	4681      	mov	r9, r0
 800804c:	f000 fbc2 	bl	80087d4 <__mcmp>
 8008050:	2800      	cmp	r0, #0
 8008052:	dcb0      	bgt.n	8007fb6 <_dtoa_r+0xa5e>
 8008054:	d102      	bne.n	800805c <_dtoa_r+0xb04>
 8008056:	f018 0f01 	tst.w	r8, #1
 800805a:	d1ac      	bne.n	8007fb6 <_dtoa_r+0xa5e>
 800805c:	4633      	mov	r3, r6
 800805e:	461e      	mov	r6, r3
 8008060:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008064:	2a30      	cmp	r2, #48	@ 0x30
 8008066:	d0fa      	beq.n	800805e <_dtoa_r+0xb06>
 8008068:	e5c2      	b.n	8007bf0 <_dtoa_r+0x698>
 800806a:	459a      	cmp	sl, r3
 800806c:	d1a4      	bne.n	8007fb8 <_dtoa_r+0xa60>
 800806e:	9b04      	ldr	r3, [sp, #16]
 8008070:	3301      	adds	r3, #1
 8008072:	9304      	str	r3, [sp, #16]
 8008074:	2331      	movs	r3, #49	@ 0x31
 8008076:	f88a 3000 	strb.w	r3, [sl]
 800807a:	e5b9      	b.n	8007bf0 <_dtoa_r+0x698>
 800807c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800807e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80080dc <_dtoa_r+0xb84>
 8008082:	b11b      	cbz	r3, 800808c <_dtoa_r+0xb34>
 8008084:	f10a 0308 	add.w	r3, sl, #8
 8008088:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800808a:	6013      	str	r3, [r2, #0]
 800808c:	4650      	mov	r0, sl
 800808e:	b019      	add	sp, #100	@ 0x64
 8008090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008096:	2b01      	cmp	r3, #1
 8008098:	f77f ae37 	ble.w	8007d0a <_dtoa_r+0x7b2>
 800809c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800809e:	930a      	str	r3, [sp, #40]	@ 0x28
 80080a0:	2001      	movs	r0, #1
 80080a2:	e655      	b.n	8007d50 <_dtoa_r+0x7f8>
 80080a4:	9b00      	ldr	r3, [sp, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f77f aed6 	ble.w	8007e58 <_dtoa_r+0x900>
 80080ac:	4656      	mov	r6, sl
 80080ae:	4621      	mov	r1, r4
 80080b0:	4648      	mov	r0, r9
 80080b2:	f7ff f9c8 	bl	8007446 <quorem>
 80080b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80080ba:	f806 8b01 	strb.w	r8, [r6], #1
 80080be:	9b00      	ldr	r3, [sp, #0]
 80080c0:	eba6 020a 	sub.w	r2, r6, sl
 80080c4:	4293      	cmp	r3, r2
 80080c6:	ddb3      	ble.n	8008030 <_dtoa_r+0xad8>
 80080c8:	4649      	mov	r1, r9
 80080ca:	2300      	movs	r3, #0
 80080cc:	220a      	movs	r2, #10
 80080ce:	4658      	mov	r0, fp
 80080d0:	f000 f968 	bl	80083a4 <__multadd>
 80080d4:	4681      	mov	r9, r0
 80080d6:	e7ea      	b.n	80080ae <_dtoa_r+0xb56>
 80080d8:	08009298 	.word	0x08009298
 80080dc:	0800921c 	.word	0x0800921c

080080e0 <_free_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	4605      	mov	r5, r0
 80080e4:	2900      	cmp	r1, #0
 80080e6:	d041      	beq.n	800816c <_free_r+0x8c>
 80080e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ec:	1f0c      	subs	r4, r1, #4
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	bfb8      	it	lt
 80080f2:	18e4      	addlt	r4, r4, r3
 80080f4:	f000 f8e8 	bl	80082c8 <__malloc_lock>
 80080f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008170 <_free_r+0x90>)
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	b933      	cbnz	r3, 800810c <_free_r+0x2c>
 80080fe:	6063      	str	r3, [r4, #4]
 8008100:	6014      	str	r4, [r2, #0]
 8008102:	4628      	mov	r0, r5
 8008104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008108:	f000 b8e4 	b.w	80082d4 <__malloc_unlock>
 800810c:	42a3      	cmp	r3, r4
 800810e:	d908      	bls.n	8008122 <_free_r+0x42>
 8008110:	6820      	ldr	r0, [r4, #0]
 8008112:	1821      	adds	r1, r4, r0
 8008114:	428b      	cmp	r3, r1
 8008116:	bf01      	itttt	eq
 8008118:	6819      	ldreq	r1, [r3, #0]
 800811a:	685b      	ldreq	r3, [r3, #4]
 800811c:	1809      	addeq	r1, r1, r0
 800811e:	6021      	streq	r1, [r4, #0]
 8008120:	e7ed      	b.n	80080fe <_free_r+0x1e>
 8008122:	461a      	mov	r2, r3
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	b10b      	cbz	r3, 800812c <_free_r+0x4c>
 8008128:	42a3      	cmp	r3, r4
 800812a:	d9fa      	bls.n	8008122 <_free_r+0x42>
 800812c:	6811      	ldr	r1, [r2, #0]
 800812e:	1850      	adds	r0, r2, r1
 8008130:	42a0      	cmp	r0, r4
 8008132:	d10b      	bne.n	800814c <_free_r+0x6c>
 8008134:	6820      	ldr	r0, [r4, #0]
 8008136:	4401      	add	r1, r0
 8008138:	1850      	adds	r0, r2, r1
 800813a:	4283      	cmp	r3, r0
 800813c:	6011      	str	r1, [r2, #0]
 800813e:	d1e0      	bne.n	8008102 <_free_r+0x22>
 8008140:	6818      	ldr	r0, [r3, #0]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	6053      	str	r3, [r2, #4]
 8008146:	4408      	add	r0, r1
 8008148:	6010      	str	r0, [r2, #0]
 800814a:	e7da      	b.n	8008102 <_free_r+0x22>
 800814c:	d902      	bls.n	8008154 <_free_r+0x74>
 800814e:	230c      	movs	r3, #12
 8008150:	602b      	str	r3, [r5, #0]
 8008152:	e7d6      	b.n	8008102 <_free_r+0x22>
 8008154:	6820      	ldr	r0, [r4, #0]
 8008156:	1821      	adds	r1, r4, r0
 8008158:	428b      	cmp	r3, r1
 800815a:	bf04      	itt	eq
 800815c:	6819      	ldreq	r1, [r3, #0]
 800815e:	685b      	ldreq	r3, [r3, #4]
 8008160:	6063      	str	r3, [r4, #4]
 8008162:	bf04      	itt	eq
 8008164:	1809      	addeq	r1, r1, r0
 8008166:	6021      	streq	r1, [r4, #0]
 8008168:	6054      	str	r4, [r2, #4]
 800816a:	e7ca      	b.n	8008102 <_free_r+0x22>
 800816c:	bd38      	pop	{r3, r4, r5, pc}
 800816e:	bf00      	nop
 8008170:	200004dc 	.word	0x200004dc

08008174 <malloc>:
 8008174:	4b02      	ldr	r3, [pc, #8]	@ (8008180 <malloc+0xc>)
 8008176:	4601      	mov	r1, r0
 8008178:	6818      	ldr	r0, [r3, #0]
 800817a:	f000 b825 	b.w	80081c8 <_malloc_r>
 800817e:	bf00      	nop
 8008180:	20000024 	.word	0x20000024

08008184 <sbrk_aligned>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	4e0f      	ldr	r6, [pc, #60]	@ (80081c4 <sbrk_aligned+0x40>)
 8008188:	460c      	mov	r4, r1
 800818a:	6831      	ldr	r1, [r6, #0]
 800818c:	4605      	mov	r5, r0
 800818e:	b911      	cbnz	r1, 8008196 <sbrk_aligned+0x12>
 8008190:	f000 fd58 	bl	8008c44 <_sbrk_r>
 8008194:	6030      	str	r0, [r6, #0]
 8008196:	4621      	mov	r1, r4
 8008198:	4628      	mov	r0, r5
 800819a:	f000 fd53 	bl	8008c44 <_sbrk_r>
 800819e:	1c43      	adds	r3, r0, #1
 80081a0:	d103      	bne.n	80081aa <sbrk_aligned+0x26>
 80081a2:	f04f 34ff 	mov.w	r4, #4294967295
 80081a6:	4620      	mov	r0, r4
 80081a8:	bd70      	pop	{r4, r5, r6, pc}
 80081aa:	1cc4      	adds	r4, r0, #3
 80081ac:	f024 0403 	bic.w	r4, r4, #3
 80081b0:	42a0      	cmp	r0, r4
 80081b2:	d0f8      	beq.n	80081a6 <sbrk_aligned+0x22>
 80081b4:	1a21      	subs	r1, r4, r0
 80081b6:	4628      	mov	r0, r5
 80081b8:	f000 fd44 	bl	8008c44 <_sbrk_r>
 80081bc:	3001      	adds	r0, #1
 80081be:	d1f2      	bne.n	80081a6 <sbrk_aligned+0x22>
 80081c0:	e7ef      	b.n	80081a2 <sbrk_aligned+0x1e>
 80081c2:	bf00      	nop
 80081c4:	200004d8 	.word	0x200004d8

080081c8 <_malloc_r>:
 80081c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081cc:	1ccd      	adds	r5, r1, #3
 80081ce:	f025 0503 	bic.w	r5, r5, #3
 80081d2:	3508      	adds	r5, #8
 80081d4:	2d0c      	cmp	r5, #12
 80081d6:	bf38      	it	cc
 80081d8:	250c      	movcc	r5, #12
 80081da:	2d00      	cmp	r5, #0
 80081dc:	4606      	mov	r6, r0
 80081de:	db01      	blt.n	80081e4 <_malloc_r+0x1c>
 80081e0:	42a9      	cmp	r1, r5
 80081e2:	d904      	bls.n	80081ee <_malloc_r+0x26>
 80081e4:	230c      	movs	r3, #12
 80081e6:	6033      	str	r3, [r6, #0]
 80081e8:	2000      	movs	r0, #0
 80081ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082c4 <_malloc_r+0xfc>
 80081f2:	f000 f869 	bl	80082c8 <__malloc_lock>
 80081f6:	f8d8 3000 	ldr.w	r3, [r8]
 80081fa:	461c      	mov	r4, r3
 80081fc:	bb44      	cbnz	r4, 8008250 <_malloc_r+0x88>
 80081fe:	4629      	mov	r1, r5
 8008200:	4630      	mov	r0, r6
 8008202:	f7ff ffbf 	bl	8008184 <sbrk_aligned>
 8008206:	1c43      	adds	r3, r0, #1
 8008208:	4604      	mov	r4, r0
 800820a:	d158      	bne.n	80082be <_malloc_r+0xf6>
 800820c:	f8d8 4000 	ldr.w	r4, [r8]
 8008210:	4627      	mov	r7, r4
 8008212:	2f00      	cmp	r7, #0
 8008214:	d143      	bne.n	800829e <_malloc_r+0xd6>
 8008216:	2c00      	cmp	r4, #0
 8008218:	d04b      	beq.n	80082b2 <_malloc_r+0xea>
 800821a:	6823      	ldr	r3, [r4, #0]
 800821c:	4639      	mov	r1, r7
 800821e:	4630      	mov	r0, r6
 8008220:	eb04 0903 	add.w	r9, r4, r3
 8008224:	f000 fd0e 	bl	8008c44 <_sbrk_r>
 8008228:	4581      	cmp	r9, r0
 800822a:	d142      	bne.n	80082b2 <_malloc_r+0xea>
 800822c:	6821      	ldr	r1, [r4, #0]
 800822e:	1a6d      	subs	r5, r5, r1
 8008230:	4629      	mov	r1, r5
 8008232:	4630      	mov	r0, r6
 8008234:	f7ff ffa6 	bl	8008184 <sbrk_aligned>
 8008238:	3001      	adds	r0, #1
 800823a:	d03a      	beq.n	80082b2 <_malloc_r+0xea>
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	442b      	add	r3, r5
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	f8d8 3000 	ldr.w	r3, [r8]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	bb62      	cbnz	r2, 80082a4 <_malloc_r+0xdc>
 800824a:	f8c8 7000 	str.w	r7, [r8]
 800824e:	e00f      	b.n	8008270 <_malloc_r+0xa8>
 8008250:	6822      	ldr	r2, [r4, #0]
 8008252:	1b52      	subs	r2, r2, r5
 8008254:	d420      	bmi.n	8008298 <_malloc_r+0xd0>
 8008256:	2a0b      	cmp	r2, #11
 8008258:	d917      	bls.n	800828a <_malloc_r+0xc2>
 800825a:	1961      	adds	r1, r4, r5
 800825c:	42a3      	cmp	r3, r4
 800825e:	6025      	str	r5, [r4, #0]
 8008260:	bf18      	it	ne
 8008262:	6059      	strne	r1, [r3, #4]
 8008264:	6863      	ldr	r3, [r4, #4]
 8008266:	bf08      	it	eq
 8008268:	f8c8 1000 	streq.w	r1, [r8]
 800826c:	5162      	str	r2, [r4, r5]
 800826e:	604b      	str	r3, [r1, #4]
 8008270:	4630      	mov	r0, r6
 8008272:	f000 f82f 	bl	80082d4 <__malloc_unlock>
 8008276:	f104 000b 	add.w	r0, r4, #11
 800827a:	1d23      	adds	r3, r4, #4
 800827c:	f020 0007 	bic.w	r0, r0, #7
 8008280:	1ac2      	subs	r2, r0, r3
 8008282:	bf1c      	itt	ne
 8008284:	1a1b      	subne	r3, r3, r0
 8008286:	50a3      	strne	r3, [r4, r2]
 8008288:	e7af      	b.n	80081ea <_malloc_r+0x22>
 800828a:	6862      	ldr	r2, [r4, #4]
 800828c:	42a3      	cmp	r3, r4
 800828e:	bf0c      	ite	eq
 8008290:	f8c8 2000 	streq.w	r2, [r8]
 8008294:	605a      	strne	r2, [r3, #4]
 8008296:	e7eb      	b.n	8008270 <_malloc_r+0xa8>
 8008298:	4623      	mov	r3, r4
 800829a:	6864      	ldr	r4, [r4, #4]
 800829c:	e7ae      	b.n	80081fc <_malloc_r+0x34>
 800829e:	463c      	mov	r4, r7
 80082a0:	687f      	ldr	r7, [r7, #4]
 80082a2:	e7b6      	b.n	8008212 <_malloc_r+0x4a>
 80082a4:	461a      	mov	r2, r3
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	d1fb      	bne.n	80082a4 <_malloc_r+0xdc>
 80082ac:	2300      	movs	r3, #0
 80082ae:	6053      	str	r3, [r2, #4]
 80082b0:	e7de      	b.n	8008270 <_malloc_r+0xa8>
 80082b2:	230c      	movs	r3, #12
 80082b4:	6033      	str	r3, [r6, #0]
 80082b6:	4630      	mov	r0, r6
 80082b8:	f000 f80c 	bl	80082d4 <__malloc_unlock>
 80082bc:	e794      	b.n	80081e8 <_malloc_r+0x20>
 80082be:	6005      	str	r5, [r0, #0]
 80082c0:	e7d6      	b.n	8008270 <_malloc_r+0xa8>
 80082c2:	bf00      	nop
 80082c4:	200004dc 	.word	0x200004dc

080082c8 <__malloc_lock>:
 80082c8:	4801      	ldr	r0, [pc, #4]	@ (80082d0 <__malloc_lock+0x8>)
 80082ca:	f7ff b8ba 	b.w	8007442 <__retarget_lock_acquire_recursive>
 80082ce:	bf00      	nop
 80082d0:	200004d4 	.word	0x200004d4

080082d4 <__malloc_unlock>:
 80082d4:	4801      	ldr	r0, [pc, #4]	@ (80082dc <__malloc_unlock+0x8>)
 80082d6:	f7ff b8b5 	b.w	8007444 <__retarget_lock_release_recursive>
 80082da:	bf00      	nop
 80082dc:	200004d4 	.word	0x200004d4

080082e0 <_Balloc>:
 80082e0:	b570      	push	{r4, r5, r6, lr}
 80082e2:	69c6      	ldr	r6, [r0, #28]
 80082e4:	4604      	mov	r4, r0
 80082e6:	460d      	mov	r5, r1
 80082e8:	b976      	cbnz	r6, 8008308 <_Balloc+0x28>
 80082ea:	2010      	movs	r0, #16
 80082ec:	f7ff ff42 	bl	8008174 <malloc>
 80082f0:	4602      	mov	r2, r0
 80082f2:	61e0      	str	r0, [r4, #28]
 80082f4:	b920      	cbnz	r0, 8008300 <_Balloc+0x20>
 80082f6:	4b18      	ldr	r3, [pc, #96]	@ (8008358 <_Balloc+0x78>)
 80082f8:	4818      	ldr	r0, [pc, #96]	@ (800835c <_Balloc+0x7c>)
 80082fa:	216b      	movs	r1, #107	@ 0x6b
 80082fc:	f000 fcc0 	bl	8008c80 <__assert_func>
 8008300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008304:	6006      	str	r6, [r0, #0]
 8008306:	60c6      	str	r6, [r0, #12]
 8008308:	69e6      	ldr	r6, [r4, #28]
 800830a:	68f3      	ldr	r3, [r6, #12]
 800830c:	b183      	cbz	r3, 8008330 <_Balloc+0x50>
 800830e:	69e3      	ldr	r3, [r4, #28]
 8008310:	68db      	ldr	r3, [r3, #12]
 8008312:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008316:	b9b8      	cbnz	r0, 8008348 <_Balloc+0x68>
 8008318:	2101      	movs	r1, #1
 800831a:	fa01 f605 	lsl.w	r6, r1, r5
 800831e:	1d72      	adds	r2, r6, #5
 8008320:	0092      	lsls	r2, r2, #2
 8008322:	4620      	mov	r0, r4
 8008324:	f000 fcca 	bl	8008cbc <_calloc_r>
 8008328:	b160      	cbz	r0, 8008344 <_Balloc+0x64>
 800832a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800832e:	e00e      	b.n	800834e <_Balloc+0x6e>
 8008330:	2221      	movs	r2, #33	@ 0x21
 8008332:	2104      	movs	r1, #4
 8008334:	4620      	mov	r0, r4
 8008336:	f000 fcc1 	bl	8008cbc <_calloc_r>
 800833a:	69e3      	ldr	r3, [r4, #28]
 800833c:	60f0      	str	r0, [r6, #12]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e4      	bne.n	800830e <_Balloc+0x2e>
 8008344:	2000      	movs	r0, #0
 8008346:	bd70      	pop	{r4, r5, r6, pc}
 8008348:	6802      	ldr	r2, [r0, #0]
 800834a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800834e:	2300      	movs	r3, #0
 8008350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008354:	e7f7      	b.n	8008346 <_Balloc+0x66>
 8008356:	bf00      	nop
 8008358:	08009229 	.word	0x08009229
 800835c:	080092a9 	.word	0x080092a9

08008360 <_Bfree>:
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	69c6      	ldr	r6, [r0, #28]
 8008364:	4605      	mov	r5, r0
 8008366:	460c      	mov	r4, r1
 8008368:	b976      	cbnz	r6, 8008388 <_Bfree+0x28>
 800836a:	2010      	movs	r0, #16
 800836c:	f7ff ff02 	bl	8008174 <malloc>
 8008370:	4602      	mov	r2, r0
 8008372:	61e8      	str	r0, [r5, #28]
 8008374:	b920      	cbnz	r0, 8008380 <_Bfree+0x20>
 8008376:	4b09      	ldr	r3, [pc, #36]	@ (800839c <_Bfree+0x3c>)
 8008378:	4809      	ldr	r0, [pc, #36]	@ (80083a0 <_Bfree+0x40>)
 800837a:	218f      	movs	r1, #143	@ 0x8f
 800837c:	f000 fc80 	bl	8008c80 <__assert_func>
 8008380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008384:	6006      	str	r6, [r0, #0]
 8008386:	60c6      	str	r6, [r0, #12]
 8008388:	b13c      	cbz	r4, 800839a <_Bfree+0x3a>
 800838a:	69eb      	ldr	r3, [r5, #28]
 800838c:	6862      	ldr	r2, [r4, #4]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008394:	6021      	str	r1, [r4, #0]
 8008396:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	08009229 	.word	0x08009229
 80083a0:	080092a9 	.word	0x080092a9

080083a4 <__multadd>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	690d      	ldr	r5, [r1, #16]
 80083aa:	4607      	mov	r7, r0
 80083ac:	460c      	mov	r4, r1
 80083ae:	461e      	mov	r6, r3
 80083b0:	f101 0c14 	add.w	ip, r1, #20
 80083b4:	2000      	movs	r0, #0
 80083b6:	f8dc 3000 	ldr.w	r3, [ip]
 80083ba:	b299      	uxth	r1, r3
 80083bc:	fb02 6101 	mla	r1, r2, r1, r6
 80083c0:	0c1e      	lsrs	r6, r3, #16
 80083c2:	0c0b      	lsrs	r3, r1, #16
 80083c4:	fb02 3306 	mla	r3, r2, r6, r3
 80083c8:	b289      	uxth	r1, r1
 80083ca:	3001      	adds	r0, #1
 80083cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083d0:	4285      	cmp	r5, r0
 80083d2:	f84c 1b04 	str.w	r1, [ip], #4
 80083d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083da:	dcec      	bgt.n	80083b6 <__multadd+0x12>
 80083dc:	b30e      	cbz	r6, 8008422 <__multadd+0x7e>
 80083de:	68a3      	ldr	r3, [r4, #8]
 80083e0:	42ab      	cmp	r3, r5
 80083e2:	dc19      	bgt.n	8008418 <__multadd+0x74>
 80083e4:	6861      	ldr	r1, [r4, #4]
 80083e6:	4638      	mov	r0, r7
 80083e8:	3101      	adds	r1, #1
 80083ea:	f7ff ff79 	bl	80082e0 <_Balloc>
 80083ee:	4680      	mov	r8, r0
 80083f0:	b928      	cbnz	r0, 80083fe <__multadd+0x5a>
 80083f2:	4602      	mov	r2, r0
 80083f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008428 <__multadd+0x84>)
 80083f6:	480d      	ldr	r0, [pc, #52]	@ (800842c <__multadd+0x88>)
 80083f8:	21ba      	movs	r1, #186	@ 0xba
 80083fa:	f000 fc41 	bl	8008c80 <__assert_func>
 80083fe:	6922      	ldr	r2, [r4, #16]
 8008400:	3202      	adds	r2, #2
 8008402:	f104 010c 	add.w	r1, r4, #12
 8008406:	0092      	lsls	r2, r2, #2
 8008408:	300c      	adds	r0, #12
 800840a:	f000 fc2b 	bl	8008c64 <memcpy>
 800840e:	4621      	mov	r1, r4
 8008410:	4638      	mov	r0, r7
 8008412:	f7ff ffa5 	bl	8008360 <_Bfree>
 8008416:	4644      	mov	r4, r8
 8008418:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800841c:	3501      	adds	r5, #1
 800841e:	615e      	str	r6, [r3, #20]
 8008420:	6125      	str	r5, [r4, #16]
 8008422:	4620      	mov	r0, r4
 8008424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008428:	08009298 	.word	0x08009298
 800842c:	080092a9 	.word	0x080092a9

08008430 <__hi0bits>:
 8008430:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008434:	4603      	mov	r3, r0
 8008436:	bf36      	itet	cc
 8008438:	0403      	lslcc	r3, r0, #16
 800843a:	2000      	movcs	r0, #0
 800843c:	2010      	movcc	r0, #16
 800843e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008442:	bf3c      	itt	cc
 8008444:	021b      	lslcc	r3, r3, #8
 8008446:	3008      	addcc	r0, #8
 8008448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800844c:	bf3c      	itt	cc
 800844e:	011b      	lslcc	r3, r3, #4
 8008450:	3004      	addcc	r0, #4
 8008452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008456:	bf3c      	itt	cc
 8008458:	009b      	lslcc	r3, r3, #2
 800845a:	3002      	addcc	r0, #2
 800845c:	2b00      	cmp	r3, #0
 800845e:	db05      	blt.n	800846c <__hi0bits+0x3c>
 8008460:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008464:	f100 0001 	add.w	r0, r0, #1
 8008468:	bf08      	it	eq
 800846a:	2020      	moveq	r0, #32
 800846c:	4770      	bx	lr

0800846e <__lo0bits>:
 800846e:	6803      	ldr	r3, [r0, #0]
 8008470:	4602      	mov	r2, r0
 8008472:	f013 0007 	ands.w	r0, r3, #7
 8008476:	d00b      	beq.n	8008490 <__lo0bits+0x22>
 8008478:	07d9      	lsls	r1, r3, #31
 800847a:	d421      	bmi.n	80084c0 <__lo0bits+0x52>
 800847c:	0798      	lsls	r0, r3, #30
 800847e:	bf49      	itett	mi
 8008480:	085b      	lsrmi	r3, r3, #1
 8008482:	089b      	lsrpl	r3, r3, #2
 8008484:	2001      	movmi	r0, #1
 8008486:	6013      	strmi	r3, [r2, #0]
 8008488:	bf5c      	itt	pl
 800848a:	6013      	strpl	r3, [r2, #0]
 800848c:	2002      	movpl	r0, #2
 800848e:	4770      	bx	lr
 8008490:	b299      	uxth	r1, r3
 8008492:	b909      	cbnz	r1, 8008498 <__lo0bits+0x2a>
 8008494:	0c1b      	lsrs	r3, r3, #16
 8008496:	2010      	movs	r0, #16
 8008498:	b2d9      	uxtb	r1, r3
 800849a:	b909      	cbnz	r1, 80084a0 <__lo0bits+0x32>
 800849c:	3008      	adds	r0, #8
 800849e:	0a1b      	lsrs	r3, r3, #8
 80084a0:	0719      	lsls	r1, r3, #28
 80084a2:	bf04      	itt	eq
 80084a4:	091b      	lsreq	r3, r3, #4
 80084a6:	3004      	addeq	r0, #4
 80084a8:	0799      	lsls	r1, r3, #30
 80084aa:	bf04      	itt	eq
 80084ac:	089b      	lsreq	r3, r3, #2
 80084ae:	3002      	addeq	r0, #2
 80084b0:	07d9      	lsls	r1, r3, #31
 80084b2:	d403      	bmi.n	80084bc <__lo0bits+0x4e>
 80084b4:	085b      	lsrs	r3, r3, #1
 80084b6:	f100 0001 	add.w	r0, r0, #1
 80084ba:	d003      	beq.n	80084c4 <__lo0bits+0x56>
 80084bc:	6013      	str	r3, [r2, #0]
 80084be:	4770      	bx	lr
 80084c0:	2000      	movs	r0, #0
 80084c2:	4770      	bx	lr
 80084c4:	2020      	movs	r0, #32
 80084c6:	4770      	bx	lr

080084c8 <__i2b>:
 80084c8:	b510      	push	{r4, lr}
 80084ca:	460c      	mov	r4, r1
 80084cc:	2101      	movs	r1, #1
 80084ce:	f7ff ff07 	bl	80082e0 <_Balloc>
 80084d2:	4602      	mov	r2, r0
 80084d4:	b928      	cbnz	r0, 80084e2 <__i2b+0x1a>
 80084d6:	4b05      	ldr	r3, [pc, #20]	@ (80084ec <__i2b+0x24>)
 80084d8:	4805      	ldr	r0, [pc, #20]	@ (80084f0 <__i2b+0x28>)
 80084da:	f240 1145 	movw	r1, #325	@ 0x145
 80084de:	f000 fbcf 	bl	8008c80 <__assert_func>
 80084e2:	2301      	movs	r3, #1
 80084e4:	6144      	str	r4, [r0, #20]
 80084e6:	6103      	str	r3, [r0, #16]
 80084e8:	bd10      	pop	{r4, pc}
 80084ea:	bf00      	nop
 80084ec:	08009298 	.word	0x08009298
 80084f0:	080092a9 	.word	0x080092a9

080084f4 <__multiply>:
 80084f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	4614      	mov	r4, r2
 80084fa:	690a      	ldr	r2, [r1, #16]
 80084fc:	6923      	ldr	r3, [r4, #16]
 80084fe:	429a      	cmp	r2, r3
 8008500:	bfa8      	it	ge
 8008502:	4623      	movge	r3, r4
 8008504:	460f      	mov	r7, r1
 8008506:	bfa4      	itt	ge
 8008508:	460c      	movge	r4, r1
 800850a:	461f      	movge	r7, r3
 800850c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008510:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008514:	68a3      	ldr	r3, [r4, #8]
 8008516:	6861      	ldr	r1, [r4, #4]
 8008518:	eb0a 0609 	add.w	r6, sl, r9
 800851c:	42b3      	cmp	r3, r6
 800851e:	b085      	sub	sp, #20
 8008520:	bfb8      	it	lt
 8008522:	3101      	addlt	r1, #1
 8008524:	f7ff fedc 	bl	80082e0 <_Balloc>
 8008528:	b930      	cbnz	r0, 8008538 <__multiply+0x44>
 800852a:	4602      	mov	r2, r0
 800852c:	4b44      	ldr	r3, [pc, #272]	@ (8008640 <__multiply+0x14c>)
 800852e:	4845      	ldr	r0, [pc, #276]	@ (8008644 <__multiply+0x150>)
 8008530:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008534:	f000 fba4 	bl	8008c80 <__assert_func>
 8008538:	f100 0514 	add.w	r5, r0, #20
 800853c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008540:	462b      	mov	r3, r5
 8008542:	2200      	movs	r2, #0
 8008544:	4543      	cmp	r3, r8
 8008546:	d321      	bcc.n	800858c <__multiply+0x98>
 8008548:	f107 0114 	add.w	r1, r7, #20
 800854c:	f104 0214 	add.w	r2, r4, #20
 8008550:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008554:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008558:	9302      	str	r3, [sp, #8]
 800855a:	1b13      	subs	r3, r2, r4
 800855c:	3b15      	subs	r3, #21
 800855e:	f023 0303 	bic.w	r3, r3, #3
 8008562:	3304      	adds	r3, #4
 8008564:	f104 0715 	add.w	r7, r4, #21
 8008568:	42ba      	cmp	r2, r7
 800856a:	bf38      	it	cc
 800856c:	2304      	movcc	r3, #4
 800856e:	9301      	str	r3, [sp, #4]
 8008570:	9b02      	ldr	r3, [sp, #8]
 8008572:	9103      	str	r1, [sp, #12]
 8008574:	428b      	cmp	r3, r1
 8008576:	d80c      	bhi.n	8008592 <__multiply+0x9e>
 8008578:	2e00      	cmp	r6, #0
 800857a:	dd03      	ble.n	8008584 <__multiply+0x90>
 800857c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008580:	2b00      	cmp	r3, #0
 8008582:	d05b      	beq.n	800863c <__multiply+0x148>
 8008584:	6106      	str	r6, [r0, #16]
 8008586:	b005      	add	sp, #20
 8008588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858c:	f843 2b04 	str.w	r2, [r3], #4
 8008590:	e7d8      	b.n	8008544 <__multiply+0x50>
 8008592:	f8b1 a000 	ldrh.w	sl, [r1]
 8008596:	f1ba 0f00 	cmp.w	sl, #0
 800859a:	d024      	beq.n	80085e6 <__multiply+0xf2>
 800859c:	f104 0e14 	add.w	lr, r4, #20
 80085a0:	46a9      	mov	r9, r5
 80085a2:	f04f 0c00 	mov.w	ip, #0
 80085a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80085aa:	f8d9 3000 	ldr.w	r3, [r9]
 80085ae:	fa1f fb87 	uxth.w	fp, r7
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80085b8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80085bc:	f8d9 7000 	ldr.w	r7, [r9]
 80085c0:	4463      	add	r3, ip
 80085c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80085c6:	fb0a c70b 	mla	r7, sl, fp, ip
 80085ca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80085d4:	4572      	cmp	r2, lr
 80085d6:	f849 3b04 	str.w	r3, [r9], #4
 80085da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80085de:	d8e2      	bhi.n	80085a6 <__multiply+0xb2>
 80085e0:	9b01      	ldr	r3, [sp, #4]
 80085e2:	f845 c003 	str.w	ip, [r5, r3]
 80085e6:	9b03      	ldr	r3, [sp, #12]
 80085e8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085ec:	3104      	adds	r1, #4
 80085ee:	f1b9 0f00 	cmp.w	r9, #0
 80085f2:	d021      	beq.n	8008638 <__multiply+0x144>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	f104 0c14 	add.w	ip, r4, #20
 80085fa:	46ae      	mov	lr, r5
 80085fc:	f04f 0a00 	mov.w	sl, #0
 8008600:	f8bc b000 	ldrh.w	fp, [ip]
 8008604:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008608:	fb09 770b 	mla	r7, r9, fp, r7
 800860c:	4457      	add	r7, sl
 800860e:	b29b      	uxth	r3, r3
 8008610:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008614:	f84e 3b04 	str.w	r3, [lr], #4
 8008618:	f85c 3b04 	ldr.w	r3, [ip], #4
 800861c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008620:	f8be 3000 	ldrh.w	r3, [lr]
 8008624:	fb09 330a 	mla	r3, r9, sl, r3
 8008628:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800862c:	4562      	cmp	r2, ip
 800862e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008632:	d8e5      	bhi.n	8008600 <__multiply+0x10c>
 8008634:	9f01      	ldr	r7, [sp, #4]
 8008636:	51eb      	str	r3, [r5, r7]
 8008638:	3504      	adds	r5, #4
 800863a:	e799      	b.n	8008570 <__multiply+0x7c>
 800863c:	3e01      	subs	r6, #1
 800863e:	e79b      	b.n	8008578 <__multiply+0x84>
 8008640:	08009298 	.word	0x08009298
 8008644:	080092a9 	.word	0x080092a9

08008648 <__pow5mult>:
 8008648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800864c:	4615      	mov	r5, r2
 800864e:	f012 0203 	ands.w	r2, r2, #3
 8008652:	4607      	mov	r7, r0
 8008654:	460e      	mov	r6, r1
 8008656:	d007      	beq.n	8008668 <__pow5mult+0x20>
 8008658:	4c25      	ldr	r4, [pc, #148]	@ (80086f0 <__pow5mult+0xa8>)
 800865a:	3a01      	subs	r2, #1
 800865c:	2300      	movs	r3, #0
 800865e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008662:	f7ff fe9f 	bl	80083a4 <__multadd>
 8008666:	4606      	mov	r6, r0
 8008668:	10ad      	asrs	r5, r5, #2
 800866a:	d03d      	beq.n	80086e8 <__pow5mult+0xa0>
 800866c:	69fc      	ldr	r4, [r7, #28]
 800866e:	b97c      	cbnz	r4, 8008690 <__pow5mult+0x48>
 8008670:	2010      	movs	r0, #16
 8008672:	f7ff fd7f 	bl	8008174 <malloc>
 8008676:	4602      	mov	r2, r0
 8008678:	61f8      	str	r0, [r7, #28]
 800867a:	b928      	cbnz	r0, 8008688 <__pow5mult+0x40>
 800867c:	4b1d      	ldr	r3, [pc, #116]	@ (80086f4 <__pow5mult+0xac>)
 800867e:	481e      	ldr	r0, [pc, #120]	@ (80086f8 <__pow5mult+0xb0>)
 8008680:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008684:	f000 fafc 	bl	8008c80 <__assert_func>
 8008688:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800868c:	6004      	str	r4, [r0, #0]
 800868e:	60c4      	str	r4, [r0, #12]
 8008690:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008694:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008698:	b94c      	cbnz	r4, 80086ae <__pow5mult+0x66>
 800869a:	f240 2171 	movw	r1, #625	@ 0x271
 800869e:	4638      	mov	r0, r7
 80086a0:	f7ff ff12 	bl	80084c8 <__i2b>
 80086a4:	2300      	movs	r3, #0
 80086a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80086aa:	4604      	mov	r4, r0
 80086ac:	6003      	str	r3, [r0, #0]
 80086ae:	f04f 0900 	mov.w	r9, #0
 80086b2:	07eb      	lsls	r3, r5, #31
 80086b4:	d50a      	bpl.n	80086cc <__pow5mult+0x84>
 80086b6:	4631      	mov	r1, r6
 80086b8:	4622      	mov	r2, r4
 80086ba:	4638      	mov	r0, r7
 80086bc:	f7ff ff1a 	bl	80084f4 <__multiply>
 80086c0:	4631      	mov	r1, r6
 80086c2:	4680      	mov	r8, r0
 80086c4:	4638      	mov	r0, r7
 80086c6:	f7ff fe4b 	bl	8008360 <_Bfree>
 80086ca:	4646      	mov	r6, r8
 80086cc:	106d      	asrs	r5, r5, #1
 80086ce:	d00b      	beq.n	80086e8 <__pow5mult+0xa0>
 80086d0:	6820      	ldr	r0, [r4, #0]
 80086d2:	b938      	cbnz	r0, 80086e4 <__pow5mult+0x9c>
 80086d4:	4622      	mov	r2, r4
 80086d6:	4621      	mov	r1, r4
 80086d8:	4638      	mov	r0, r7
 80086da:	f7ff ff0b 	bl	80084f4 <__multiply>
 80086de:	6020      	str	r0, [r4, #0]
 80086e0:	f8c0 9000 	str.w	r9, [r0]
 80086e4:	4604      	mov	r4, r0
 80086e6:	e7e4      	b.n	80086b2 <__pow5mult+0x6a>
 80086e8:	4630      	mov	r0, r6
 80086ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ee:	bf00      	nop
 80086f0:	08009304 	.word	0x08009304
 80086f4:	08009229 	.word	0x08009229
 80086f8:	080092a9 	.word	0x080092a9

080086fc <__lshift>:
 80086fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008700:	460c      	mov	r4, r1
 8008702:	6849      	ldr	r1, [r1, #4]
 8008704:	6923      	ldr	r3, [r4, #16]
 8008706:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800870a:	68a3      	ldr	r3, [r4, #8]
 800870c:	4607      	mov	r7, r0
 800870e:	4691      	mov	r9, r2
 8008710:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008714:	f108 0601 	add.w	r6, r8, #1
 8008718:	42b3      	cmp	r3, r6
 800871a:	db0b      	blt.n	8008734 <__lshift+0x38>
 800871c:	4638      	mov	r0, r7
 800871e:	f7ff fddf 	bl	80082e0 <_Balloc>
 8008722:	4605      	mov	r5, r0
 8008724:	b948      	cbnz	r0, 800873a <__lshift+0x3e>
 8008726:	4602      	mov	r2, r0
 8008728:	4b28      	ldr	r3, [pc, #160]	@ (80087cc <__lshift+0xd0>)
 800872a:	4829      	ldr	r0, [pc, #164]	@ (80087d0 <__lshift+0xd4>)
 800872c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008730:	f000 faa6 	bl	8008c80 <__assert_func>
 8008734:	3101      	adds	r1, #1
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	e7ee      	b.n	8008718 <__lshift+0x1c>
 800873a:	2300      	movs	r3, #0
 800873c:	f100 0114 	add.w	r1, r0, #20
 8008740:	f100 0210 	add.w	r2, r0, #16
 8008744:	4618      	mov	r0, r3
 8008746:	4553      	cmp	r3, sl
 8008748:	db33      	blt.n	80087b2 <__lshift+0xb6>
 800874a:	6920      	ldr	r0, [r4, #16]
 800874c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008750:	f104 0314 	add.w	r3, r4, #20
 8008754:	f019 091f 	ands.w	r9, r9, #31
 8008758:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800875c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008760:	d02b      	beq.n	80087ba <__lshift+0xbe>
 8008762:	f1c9 0e20 	rsb	lr, r9, #32
 8008766:	468a      	mov	sl, r1
 8008768:	2200      	movs	r2, #0
 800876a:	6818      	ldr	r0, [r3, #0]
 800876c:	fa00 f009 	lsl.w	r0, r0, r9
 8008770:	4310      	orrs	r0, r2
 8008772:	f84a 0b04 	str.w	r0, [sl], #4
 8008776:	f853 2b04 	ldr.w	r2, [r3], #4
 800877a:	459c      	cmp	ip, r3
 800877c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008780:	d8f3      	bhi.n	800876a <__lshift+0x6e>
 8008782:	ebac 0304 	sub.w	r3, ip, r4
 8008786:	3b15      	subs	r3, #21
 8008788:	f023 0303 	bic.w	r3, r3, #3
 800878c:	3304      	adds	r3, #4
 800878e:	f104 0015 	add.w	r0, r4, #21
 8008792:	4584      	cmp	ip, r0
 8008794:	bf38      	it	cc
 8008796:	2304      	movcc	r3, #4
 8008798:	50ca      	str	r2, [r1, r3]
 800879a:	b10a      	cbz	r2, 80087a0 <__lshift+0xa4>
 800879c:	f108 0602 	add.w	r6, r8, #2
 80087a0:	3e01      	subs	r6, #1
 80087a2:	4638      	mov	r0, r7
 80087a4:	612e      	str	r6, [r5, #16]
 80087a6:	4621      	mov	r1, r4
 80087a8:	f7ff fdda 	bl	8008360 <_Bfree>
 80087ac:	4628      	mov	r0, r5
 80087ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80087b6:	3301      	adds	r3, #1
 80087b8:	e7c5      	b.n	8008746 <__lshift+0x4a>
 80087ba:	3904      	subs	r1, #4
 80087bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80087c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80087c4:	459c      	cmp	ip, r3
 80087c6:	d8f9      	bhi.n	80087bc <__lshift+0xc0>
 80087c8:	e7ea      	b.n	80087a0 <__lshift+0xa4>
 80087ca:	bf00      	nop
 80087cc:	08009298 	.word	0x08009298
 80087d0:	080092a9 	.word	0x080092a9

080087d4 <__mcmp>:
 80087d4:	690a      	ldr	r2, [r1, #16]
 80087d6:	4603      	mov	r3, r0
 80087d8:	6900      	ldr	r0, [r0, #16]
 80087da:	1a80      	subs	r0, r0, r2
 80087dc:	b530      	push	{r4, r5, lr}
 80087de:	d10e      	bne.n	80087fe <__mcmp+0x2a>
 80087e0:	3314      	adds	r3, #20
 80087e2:	3114      	adds	r1, #20
 80087e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087f4:	4295      	cmp	r5, r2
 80087f6:	d003      	beq.n	8008800 <__mcmp+0x2c>
 80087f8:	d205      	bcs.n	8008806 <__mcmp+0x32>
 80087fa:	f04f 30ff 	mov.w	r0, #4294967295
 80087fe:	bd30      	pop	{r4, r5, pc}
 8008800:	42a3      	cmp	r3, r4
 8008802:	d3f3      	bcc.n	80087ec <__mcmp+0x18>
 8008804:	e7fb      	b.n	80087fe <__mcmp+0x2a>
 8008806:	2001      	movs	r0, #1
 8008808:	e7f9      	b.n	80087fe <__mcmp+0x2a>
	...

0800880c <__mdiff>:
 800880c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008810:	4689      	mov	r9, r1
 8008812:	4606      	mov	r6, r0
 8008814:	4611      	mov	r1, r2
 8008816:	4648      	mov	r0, r9
 8008818:	4614      	mov	r4, r2
 800881a:	f7ff ffdb 	bl	80087d4 <__mcmp>
 800881e:	1e05      	subs	r5, r0, #0
 8008820:	d112      	bne.n	8008848 <__mdiff+0x3c>
 8008822:	4629      	mov	r1, r5
 8008824:	4630      	mov	r0, r6
 8008826:	f7ff fd5b 	bl	80082e0 <_Balloc>
 800882a:	4602      	mov	r2, r0
 800882c:	b928      	cbnz	r0, 800883a <__mdiff+0x2e>
 800882e:	4b3f      	ldr	r3, [pc, #252]	@ (800892c <__mdiff+0x120>)
 8008830:	f240 2137 	movw	r1, #567	@ 0x237
 8008834:	483e      	ldr	r0, [pc, #248]	@ (8008930 <__mdiff+0x124>)
 8008836:	f000 fa23 	bl	8008c80 <__assert_func>
 800883a:	2301      	movs	r3, #1
 800883c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008840:	4610      	mov	r0, r2
 8008842:	b003      	add	sp, #12
 8008844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008848:	bfbc      	itt	lt
 800884a:	464b      	movlt	r3, r9
 800884c:	46a1      	movlt	r9, r4
 800884e:	4630      	mov	r0, r6
 8008850:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008854:	bfba      	itte	lt
 8008856:	461c      	movlt	r4, r3
 8008858:	2501      	movlt	r5, #1
 800885a:	2500      	movge	r5, #0
 800885c:	f7ff fd40 	bl	80082e0 <_Balloc>
 8008860:	4602      	mov	r2, r0
 8008862:	b918      	cbnz	r0, 800886c <__mdiff+0x60>
 8008864:	4b31      	ldr	r3, [pc, #196]	@ (800892c <__mdiff+0x120>)
 8008866:	f240 2145 	movw	r1, #581	@ 0x245
 800886a:	e7e3      	b.n	8008834 <__mdiff+0x28>
 800886c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008870:	6926      	ldr	r6, [r4, #16]
 8008872:	60c5      	str	r5, [r0, #12]
 8008874:	f109 0310 	add.w	r3, r9, #16
 8008878:	f109 0514 	add.w	r5, r9, #20
 800887c:	f104 0e14 	add.w	lr, r4, #20
 8008880:	f100 0b14 	add.w	fp, r0, #20
 8008884:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008888:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800888c:	9301      	str	r3, [sp, #4]
 800888e:	46d9      	mov	r9, fp
 8008890:	f04f 0c00 	mov.w	ip, #0
 8008894:	9b01      	ldr	r3, [sp, #4]
 8008896:	f85e 0b04 	ldr.w	r0, [lr], #4
 800889a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	fa1f f38a 	uxth.w	r3, sl
 80088a4:	4619      	mov	r1, r3
 80088a6:	b283      	uxth	r3, r0
 80088a8:	1acb      	subs	r3, r1, r3
 80088aa:	0c00      	lsrs	r0, r0, #16
 80088ac:	4463      	add	r3, ip
 80088ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80088b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80088bc:	4576      	cmp	r6, lr
 80088be:	f849 3b04 	str.w	r3, [r9], #4
 80088c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088c6:	d8e5      	bhi.n	8008894 <__mdiff+0x88>
 80088c8:	1b33      	subs	r3, r6, r4
 80088ca:	3b15      	subs	r3, #21
 80088cc:	f023 0303 	bic.w	r3, r3, #3
 80088d0:	3415      	adds	r4, #21
 80088d2:	3304      	adds	r3, #4
 80088d4:	42a6      	cmp	r6, r4
 80088d6:	bf38      	it	cc
 80088d8:	2304      	movcc	r3, #4
 80088da:	441d      	add	r5, r3
 80088dc:	445b      	add	r3, fp
 80088de:	461e      	mov	r6, r3
 80088e0:	462c      	mov	r4, r5
 80088e2:	4544      	cmp	r4, r8
 80088e4:	d30e      	bcc.n	8008904 <__mdiff+0xf8>
 80088e6:	f108 0103 	add.w	r1, r8, #3
 80088ea:	1b49      	subs	r1, r1, r5
 80088ec:	f021 0103 	bic.w	r1, r1, #3
 80088f0:	3d03      	subs	r5, #3
 80088f2:	45a8      	cmp	r8, r5
 80088f4:	bf38      	it	cc
 80088f6:	2100      	movcc	r1, #0
 80088f8:	440b      	add	r3, r1
 80088fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088fe:	b191      	cbz	r1, 8008926 <__mdiff+0x11a>
 8008900:	6117      	str	r7, [r2, #16]
 8008902:	e79d      	b.n	8008840 <__mdiff+0x34>
 8008904:	f854 1b04 	ldr.w	r1, [r4], #4
 8008908:	46e6      	mov	lr, ip
 800890a:	0c08      	lsrs	r0, r1, #16
 800890c:	fa1c fc81 	uxtah	ip, ip, r1
 8008910:	4471      	add	r1, lr
 8008912:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008916:	b289      	uxth	r1, r1
 8008918:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800891c:	f846 1b04 	str.w	r1, [r6], #4
 8008920:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008924:	e7dd      	b.n	80088e2 <__mdiff+0xd6>
 8008926:	3f01      	subs	r7, #1
 8008928:	e7e7      	b.n	80088fa <__mdiff+0xee>
 800892a:	bf00      	nop
 800892c:	08009298 	.word	0x08009298
 8008930:	080092a9 	.word	0x080092a9

08008934 <__d2b>:
 8008934:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008938:	460f      	mov	r7, r1
 800893a:	2101      	movs	r1, #1
 800893c:	ec59 8b10 	vmov	r8, r9, d0
 8008940:	4616      	mov	r6, r2
 8008942:	f7ff fccd 	bl	80082e0 <_Balloc>
 8008946:	4604      	mov	r4, r0
 8008948:	b930      	cbnz	r0, 8008958 <__d2b+0x24>
 800894a:	4602      	mov	r2, r0
 800894c:	4b23      	ldr	r3, [pc, #140]	@ (80089dc <__d2b+0xa8>)
 800894e:	4824      	ldr	r0, [pc, #144]	@ (80089e0 <__d2b+0xac>)
 8008950:	f240 310f 	movw	r1, #783	@ 0x30f
 8008954:	f000 f994 	bl	8008c80 <__assert_func>
 8008958:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800895c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008960:	b10d      	cbz	r5, 8008966 <__d2b+0x32>
 8008962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008966:	9301      	str	r3, [sp, #4]
 8008968:	f1b8 0300 	subs.w	r3, r8, #0
 800896c:	d023      	beq.n	80089b6 <__d2b+0x82>
 800896e:	4668      	mov	r0, sp
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	f7ff fd7c 	bl	800846e <__lo0bits>
 8008976:	e9dd 1200 	ldrd	r1, r2, [sp]
 800897a:	b1d0      	cbz	r0, 80089b2 <__d2b+0x7e>
 800897c:	f1c0 0320 	rsb	r3, r0, #32
 8008980:	fa02 f303 	lsl.w	r3, r2, r3
 8008984:	430b      	orrs	r3, r1
 8008986:	40c2      	lsrs	r2, r0
 8008988:	6163      	str	r3, [r4, #20]
 800898a:	9201      	str	r2, [sp, #4]
 800898c:	9b01      	ldr	r3, [sp, #4]
 800898e:	61a3      	str	r3, [r4, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	bf0c      	ite	eq
 8008994:	2201      	moveq	r2, #1
 8008996:	2202      	movne	r2, #2
 8008998:	6122      	str	r2, [r4, #16]
 800899a:	b1a5      	cbz	r5, 80089c6 <__d2b+0x92>
 800899c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80089a0:	4405      	add	r5, r0
 80089a2:	603d      	str	r5, [r7, #0]
 80089a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80089a8:	6030      	str	r0, [r6, #0]
 80089aa:	4620      	mov	r0, r4
 80089ac:	b003      	add	sp, #12
 80089ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089b2:	6161      	str	r1, [r4, #20]
 80089b4:	e7ea      	b.n	800898c <__d2b+0x58>
 80089b6:	a801      	add	r0, sp, #4
 80089b8:	f7ff fd59 	bl	800846e <__lo0bits>
 80089bc:	9b01      	ldr	r3, [sp, #4]
 80089be:	6163      	str	r3, [r4, #20]
 80089c0:	3020      	adds	r0, #32
 80089c2:	2201      	movs	r2, #1
 80089c4:	e7e8      	b.n	8008998 <__d2b+0x64>
 80089c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80089ce:	6038      	str	r0, [r7, #0]
 80089d0:	6918      	ldr	r0, [r3, #16]
 80089d2:	f7ff fd2d 	bl	8008430 <__hi0bits>
 80089d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089da:	e7e5      	b.n	80089a8 <__d2b+0x74>
 80089dc:	08009298 	.word	0x08009298
 80089e0:	080092a9 	.word	0x080092a9

080089e4 <__sflush_r>:
 80089e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089ec:	0716      	lsls	r6, r2, #28
 80089ee:	4605      	mov	r5, r0
 80089f0:	460c      	mov	r4, r1
 80089f2:	d454      	bmi.n	8008a9e <__sflush_r+0xba>
 80089f4:	684b      	ldr	r3, [r1, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	dc02      	bgt.n	8008a00 <__sflush_r+0x1c>
 80089fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	dd48      	ble.n	8008a92 <__sflush_r+0xae>
 8008a00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a02:	2e00      	cmp	r6, #0
 8008a04:	d045      	beq.n	8008a92 <__sflush_r+0xae>
 8008a06:	2300      	movs	r3, #0
 8008a08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008a0c:	682f      	ldr	r7, [r5, #0]
 8008a0e:	6a21      	ldr	r1, [r4, #32]
 8008a10:	602b      	str	r3, [r5, #0]
 8008a12:	d030      	beq.n	8008a76 <__sflush_r+0x92>
 8008a14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008a16:	89a3      	ldrh	r3, [r4, #12]
 8008a18:	0759      	lsls	r1, r3, #29
 8008a1a:	d505      	bpl.n	8008a28 <__sflush_r+0x44>
 8008a1c:	6863      	ldr	r3, [r4, #4]
 8008a1e:	1ad2      	subs	r2, r2, r3
 8008a20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a22:	b10b      	cbz	r3, 8008a28 <__sflush_r+0x44>
 8008a24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a26:	1ad2      	subs	r2, r2, r3
 8008a28:	2300      	movs	r3, #0
 8008a2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a2c:	6a21      	ldr	r1, [r4, #32]
 8008a2e:	4628      	mov	r0, r5
 8008a30:	47b0      	blx	r6
 8008a32:	1c43      	adds	r3, r0, #1
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	d106      	bne.n	8008a46 <__sflush_r+0x62>
 8008a38:	6829      	ldr	r1, [r5, #0]
 8008a3a:	291d      	cmp	r1, #29
 8008a3c:	d82b      	bhi.n	8008a96 <__sflush_r+0xb2>
 8008a3e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ae8 <__sflush_r+0x104>)
 8008a40:	410a      	asrs	r2, r1
 8008a42:	07d6      	lsls	r6, r2, #31
 8008a44:	d427      	bmi.n	8008a96 <__sflush_r+0xb2>
 8008a46:	2200      	movs	r2, #0
 8008a48:	6062      	str	r2, [r4, #4]
 8008a4a:	04d9      	lsls	r1, r3, #19
 8008a4c:	6922      	ldr	r2, [r4, #16]
 8008a4e:	6022      	str	r2, [r4, #0]
 8008a50:	d504      	bpl.n	8008a5c <__sflush_r+0x78>
 8008a52:	1c42      	adds	r2, r0, #1
 8008a54:	d101      	bne.n	8008a5a <__sflush_r+0x76>
 8008a56:	682b      	ldr	r3, [r5, #0]
 8008a58:	b903      	cbnz	r3, 8008a5c <__sflush_r+0x78>
 8008a5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a5e:	602f      	str	r7, [r5, #0]
 8008a60:	b1b9      	cbz	r1, 8008a92 <__sflush_r+0xae>
 8008a62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a66:	4299      	cmp	r1, r3
 8008a68:	d002      	beq.n	8008a70 <__sflush_r+0x8c>
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f7ff fb38 	bl	80080e0 <_free_r>
 8008a70:	2300      	movs	r3, #0
 8008a72:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a74:	e00d      	b.n	8008a92 <__sflush_r+0xae>
 8008a76:	2301      	movs	r3, #1
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b0      	blx	r6
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	1c50      	adds	r0, r2, #1
 8008a80:	d1c9      	bne.n	8008a16 <__sflush_r+0x32>
 8008a82:	682b      	ldr	r3, [r5, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d0c6      	beq.n	8008a16 <__sflush_r+0x32>
 8008a88:	2b1d      	cmp	r3, #29
 8008a8a:	d001      	beq.n	8008a90 <__sflush_r+0xac>
 8008a8c:	2b16      	cmp	r3, #22
 8008a8e:	d11e      	bne.n	8008ace <__sflush_r+0xea>
 8008a90:	602f      	str	r7, [r5, #0]
 8008a92:	2000      	movs	r0, #0
 8008a94:	e022      	b.n	8008adc <__sflush_r+0xf8>
 8008a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a9a:	b21b      	sxth	r3, r3
 8008a9c:	e01b      	b.n	8008ad6 <__sflush_r+0xf2>
 8008a9e:	690f      	ldr	r7, [r1, #16]
 8008aa0:	2f00      	cmp	r7, #0
 8008aa2:	d0f6      	beq.n	8008a92 <__sflush_r+0xae>
 8008aa4:	0793      	lsls	r3, r2, #30
 8008aa6:	680e      	ldr	r6, [r1, #0]
 8008aa8:	bf08      	it	eq
 8008aaa:	694b      	ldreq	r3, [r1, #20]
 8008aac:	600f      	str	r7, [r1, #0]
 8008aae:	bf18      	it	ne
 8008ab0:	2300      	movne	r3, #0
 8008ab2:	eba6 0807 	sub.w	r8, r6, r7
 8008ab6:	608b      	str	r3, [r1, #8]
 8008ab8:	f1b8 0f00 	cmp.w	r8, #0
 8008abc:	dde9      	ble.n	8008a92 <__sflush_r+0xae>
 8008abe:	6a21      	ldr	r1, [r4, #32]
 8008ac0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008ac2:	4643      	mov	r3, r8
 8008ac4:	463a      	mov	r2, r7
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	47b0      	blx	r6
 8008aca:	2800      	cmp	r0, #0
 8008acc:	dc08      	bgt.n	8008ae0 <__sflush_r+0xfc>
 8008ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ad6:	81a3      	strh	r3, [r4, #12]
 8008ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8008adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ae0:	4407      	add	r7, r0
 8008ae2:	eba8 0800 	sub.w	r8, r8, r0
 8008ae6:	e7e7      	b.n	8008ab8 <__sflush_r+0xd4>
 8008ae8:	dfbffffe 	.word	0xdfbffffe

08008aec <_fflush_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	690b      	ldr	r3, [r1, #16]
 8008af0:	4605      	mov	r5, r0
 8008af2:	460c      	mov	r4, r1
 8008af4:	b913      	cbnz	r3, 8008afc <_fflush_r+0x10>
 8008af6:	2500      	movs	r5, #0
 8008af8:	4628      	mov	r0, r5
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	b118      	cbz	r0, 8008b06 <_fflush_r+0x1a>
 8008afe:	6a03      	ldr	r3, [r0, #32]
 8008b00:	b90b      	cbnz	r3, 8008b06 <_fflush_r+0x1a>
 8008b02:	f7fe faeb 	bl	80070dc <__sinit>
 8008b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d0f3      	beq.n	8008af6 <_fflush_r+0xa>
 8008b0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b10:	07d0      	lsls	r0, r2, #31
 8008b12:	d404      	bmi.n	8008b1e <_fflush_r+0x32>
 8008b14:	0599      	lsls	r1, r3, #22
 8008b16:	d402      	bmi.n	8008b1e <_fflush_r+0x32>
 8008b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b1a:	f7fe fc92 	bl	8007442 <__retarget_lock_acquire_recursive>
 8008b1e:	4628      	mov	r0, r5
 8008b20:	4621      	mov	r1, r4
 8008b22:	f7ff ff5f 	bl	80089e4 <__sflush_r>
 8008b26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b28:	07da      	lsls	r2, r3, #31
 8008b2a:	4605      	mov	r5, r0
 8008b2c:	d4e4      	bmi.n	8008af8 <_fflush_r+0xc>
 8008b2e:	89a3      	ldrh	r3, [r4, #12]
 8008b30:	059b      	lsls	r3, r3, #22
 8008b32:	d4e1      	bmi.n	8008af8 <_fflush_r+0xc>
 8008b34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b36:	f7fe fc85 	bl	8007444 <__retarget_lock_release_recursive>
 8008b3a:	e7dd      	b.n	8008af8 <_fflush_r+0xc>

08008b3c <__swhatbuf_r>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	460c      	mov	r4, r1
 8008b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b44:	2900      	cmp	r1, #0
 8008b46:	b096      	sub	sp, #88	@ 0x58
 8008b48:	4615      	mov	r5, r2
 8008b4a:	461e      	mov	r6, r3
 8008b4c:	da0d      	bge.n	8008b6a <__swhatbuf_r+0x2e>
 8008b4e:	89a3      	ldrh	r3, [r4, #12]
 8008b50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b54:	f04f 0100 	mov.w	r1, #0
 8008b58:	bf14      	ite	ne
 8008b5a:	2340      	movne	r3, #64	@ 0x40
 8008b5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b60:	2000      	movs	r0, #0
 8008b62:	6031      	str	r1, [r6, #0]
 8008b64:	602b      	str	r3, [r5, #0]
 8008b66:	b016      	add	sp, #88	@ 0x58
 8008b68:	bd70      	pop	{r4, r5, r6, pc}
 8008b6a:	466a      	mov	r2, sp
 8008b6c:	f000 f848 	bl	8008c00 <_fstat_r>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	dbec      	blt.n	8008b4e <__swhatbuf_r+0x12>
 8008b74:	9901      	ldr	r1, [sp, #4]
 8008b76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b7e:	4259      	negs	r1, r3
 8008b80:	4159      	adcs	r1, r3
 8008b82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b86:	e7eb      	b.n	8008b60 <__swhatbuf_r+0x24>

08008b88 <__smakebuf_r>:
 8008b88:	898b      	ldrh	r3, [r1, #12]
 8008b8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b8c:	079d      	lsls	r5, r3, #30
 8008b8e:	4606      	mov	r6, r0
 8008b90:	460c      	mov	r4, r1
 8008b92:	d507      	bpl.n	8008ba4 <__smakebuf_r+0x1c>
 8008b94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b98:	6023      	str	r3, [r4, #0]
 8008b9a:	6123      	str	r3, [r4, #16]
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	6163      	str	r3, [r4, #20]
 8008ba0:	b003      	add	sp, #12
 8008ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ba4:	ab01      	add	r3, sp, #4
 8008ba6:	466a      	mov	r2, sp
 8008ba8:	f7ff ffc8 	bl	8008b3c <__swhatbuf_r>
 8008bac:	9f00      	ldr	r7, [sp, #0]
 8008bae:	4605      	mov	r5, r0
 8008bb0:	4639      	mov	r1, r7
 8008bb2:	4630      	mov	r0, r6
 8008bb4:	f7ff fb08 	bl	80081c8 <_malloc_r>
 8008bb8:	b948      	cbnz	r0, 8008bce <__smakebuf_r+0x46>
 8008bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bbe:	059a      	lsls	r2, r3, #22
 8008bc0:	d4ee      	bmi.n	8008ba0 <__smakebuf_r+0x18>
 8008bc2:	f023 0303 	bic.w	r3, r3, #3
 8008bc6:	f043 0302 	orr.w	r3, r3, #2
 8008bca:	81a3      	strh	r3, [r4, #12]
 8008bcc:	e7e2      	b.n	8008b94 <__smakebuf_r+0xc>
 8008bce:	89a3      	ldrh	r3, [r4, #12]
 8008bd0:	6020      	str	r0, [r4, #0]
 8008bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd6:	81a3      	strh	r3, [r4, #12]
 8008bd8:	9b01      	ldr	r3, [sp, #4]
 8008bda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008bde:	b15b      	cbz	r3, 8008bf8 <__smakebuf_r+0x70>
 8008be0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008be4:	4630      	mov	r0, r6
 8008be6:	f000 f81d 	bl	8008c24 <_isatty_r>
 8008bea:	b128      	cbz	r0, 8008bf8 <__smakebuf_r+0x70>
 8008bec:	89a3      	ldrh	r3, [r4, #12]
 8008bee:	f023 0303 	bic.w	r3, r3, #3
 8008bf2:	f043 0301 	orr.w	r3, r3, #1
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	89a3      	ldrh	r3, [r4, #12]
 8008bfa:	431d      	orrs	r5, r3
 8008bfc:	81a5      	strh	r5, [r4, #12]
 8008bfe:	e7cf      	b.n	8008ba0 <__smakebuf_r+0x18>

08008c00 <_fstat_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	4d07      	ldr	r5, [pc, #28]	@ (8008c20 <_fstat_r+0x20>)
 8008c04:	2300      	movs	r3, #0
 8008c06:	4604      	mov	r4, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	602b      	str	r3, [r5, #0]
 8008c0e:	f7f9 f8cd 	bl	8001dac <_fstat>
 8008c12:	1c43      	adds	r3, r0, #1
 8008c14:	d102      	bne.n	8008c1c <_fstat_r+0x1c>
 8008c16:	682b      	ldr	r3, [r5, #0]
 8008c18:	b103      	cbz	r3, 8008c1c <_fstat_r+0x1c>
 8008c1a:	6023      	str	r3, [r4, #0]
 8008c1c:	bd38      	pop	{r3, r4, r5, pc}
 8008c1e:	bf00      	nop
 8008c20:	200004d0 	.word	0x200004d0

08008c24 <_isatty_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d06      	ldr	r5, [pc, #24]	@ (8008c40 <_isatty_r+0x1c>)
 8008c28:	2300      	movs	r3, #0
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4608      	mov	r0, r1
 8008c2e:	602b      	str	r3, [r5, #0]
 8008c30:	f7f9 f8cc 	bl	8001dcc <_isatty>
 8008c34:	1c43      	adds	r3, r0, #1
 8008c36:	d102      	bne.n	8008c3e <_isatty_r+0x1a>
 8008c38:	682b      	ldr	r3, [r5, #0]
 8008c3a:	b103      	cbz	r3, 8008c3e <_isatty_r+0x1a>
 8008c3c:	6023      	str	r3, [r4, #0]
 8008c3e:	bd38      	pop	{r3, r4, r5, pc}
 8008c40:	200004d0 	.word	0x200004d0

08008c44 <_sbrk_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	4d06      	ldr	r5, [pc, #24]	@ (8008c60 <_sbrk_r+0x1c>)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	4608      	mov	r0, r1
 8008c4e:	602b      	str	r3, [r5, #0]
 8008c50:	f7f9 f8d4 	bl	8001dfc <_sbrk>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_sbrk_r+0x1a>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_sbrk_r+0x1a>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	200004d0 	.word	0x200004d0

08008c64 <memcpy>:
 8008c64:	440a      	add	r2, r1
 8008c66:	4291      	cmp	r1, r2
 8008c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6c:	d100      	bne.n	8008c70 <memcpy+0xc>
 8008c6e:	4770      	bx	lr
 8008c70:	b510      	push	{r4, lr}
 8008c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c7a:	4291      	cmp	r1, r2
 8008c7c:	d1f9      	bne.n	8008c72 <memcpy+0xe>
 8008c7e:	bd10      	pop	{r4, pc}

08008c80 <__assert_func>:
 8008c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c82:	4614      	mov	r4, r2
 8008c84:	461a      	mov	r2, r3
 8008c86:	4b09      	ldr	r3, [pc, #36]	@ (8008cac <__assert_func+0x2c>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	68d8      	ldr	r0, [r3, #12]
 8008c8e:	b954      	cbnz	r4, 8008ca6 <__assert_func+0x26>
 8008c90:	4b07      	ldr	r3, [pc, #28]	@ (8008cb0 <__assert_func+0x30>)
 8008c92:	461c      	mov	r4, r3
 8008c94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c98:	9100      	str	r1, [sp, #0]
 8008c9a:	462b      	mov	r3, r5
 8008c9c:	4905      	ldr	r1, [pc, #20]	@ (8008cb4 <__assert_func+0x34>)
 8008c9e:	f000 f841 	bl	8008d24 <fiprintf>
 8008ca2:	f000 f851 	bl	8008d48 <abort>
 8008ca6:	4b04      	ldr	r3, [pc, #16]	@ (8008cb8 <__assert_func+0x38>)
 8008ca8:	e7f4      	b.n	8008c94 <__assert_func+0x14>
 8008caa:	bf00      	nop
 8008cac:	20000024 	.word	0x20000024
 8008cb0:	08009445 	.word	0x08009445
 8008cb4:	08009417 	.word	0x08009417
 8008cb8:	0800940a 	.word	0x0800940a

08008cbc <_calloc_r>:
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	fba1 5402 	umull	r5, r4, r1, r2
 8008cc2:	b93c      	cbnz	r4, 8008cd4 <_calloc_r+0x18>
 8008cc4:	4629      	mov	r1, r5
 8008cc6:	f7ff fa7f 	bl	80081c8 <_malloc_r>
 8008cca:	4606      	mov	r6, r0
 8008ccc:	b928      	cbnz	r0, 8008cda <_calloc_r+0x1e>
 8008cce:	2600      	movs	r6, #0
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	bd70      	pop	{r4, r5, r6, pc}
 8008cd4:	220c      	movs	r2, #12
 8008cd6:	6002      	str	r2, [r0, #0]
 8008cd8:	e7f9      	b.n	8008cce <_calloc_r+0x12>
 8008cda:	462a      	mov	r2, r5
 8008cdc:	4621      	mov	r1, r4
 8008cde:	f7fe fb32 	bl	8007346 <memset>
 8008ce2:	e7f5      	b.n	8008cd0 <_calloc_r+0x14>

08008ce4 <__ascii_mbtowc>:
 8008ce4:	b082      	sub	sp, #8
 8008ce6:	b901      	cbnz	r1, 8008cea <__ascii_mbtowc+0x6>
 8008ce8:	a901      	add	r1, sp, #4
 8008cea:	b142      	cbz	r2, 8008cfe <__ascii_mbtowc+0x1a>
 8008cec:	b14b      	cbz	r3, 8008d02 <__ascii_mbtowc+0x1e>
 8008cee:	7813      	ldrb	r3, [r2, #0]
 8008cf0:	600b      	str	r3, [r1, #0]
 8008cf2:	7812      	ldrb	r2, [r2, #0]
 8008cf4:	1e10      	subs	r0, r2, #0
 8008cf6:	bf18      	it	ne
 8008cf8:	2001      	movne	r0, #1
 8008cfa:	b002      	add	sp, #8
 8008cfc:	4770      	bx	lr
 8008cfe:	4610      	mov	r0, r2
 8008d00:	e7fb      	b.n	8008cfa <__ascii_mbtowc+0x16>
 8008d02:	f06f 0001 	mvn.w	r0, #1
 8008d06:	e7f8      	b.n	8008cfa <__ascii_mbtowc+0x16>

08008d08 <__ascii_wctomb>:
 8008d08:	4603      	mov	r3, r0
 8008d0a:	4608      	mov	r0, r1
 8008d0c:	b141      	cbz	r1, 8008d20 <__ascii_wctomb+0x18>
 8008d0e:	2aff      	cmp	r2, #255	@ 0xff
 8008d10:	d904      	bls.n	8008d1c <__ascii_wctomb+0x14>
 8008d12:	228a      	movs	r2, #138	@ 0x8a
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	f04f 30ff 	mov.w	r0, #4294967295
 8008d1a:	4770      	bx	lr
 8008d1c:	700a      	strb	r2, [r1, #0]
 8008d1e:	2001      	movs	r0, #1
 8008d20:	4770      	bx	lr
	...

08008d24 <fiprintf>:
 8008d24:	b40e      	push	{r1, r2, r3}
 8008d26:	b503      	push	{r0, r1, lr}
 8008d28:	4601      	mov	r1, r0
 8008d2a:	ab03      	add	r3, sp, #12
 8008d2c:	4805      	ldr	r0, [pc, #20]	@ (8008d44 <fiprintf+0x20>)
 8008d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d32:	6800      	ldr	r0, [r0, #0]
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	f000 f837 	bl	8008da8 <_vfiprintf_r>
 8008d3a:	b002      	add	sp, #8
 8008d3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d40:	b003      	add	sp, #12
 8008d42:	4770      	bx	lr
 8008d44:	20000024 	.word	0x20000024

08008d48 <abort>:
 8008d48:	b508      	push	{r3, lr}
 8008d4a:	2006      	movs	r0, #6
 8008d4c:	f000 fa00 	bl	8009150 <raise>
 8008d50:	2001      	movs	r0, #1
 8008d52:	f7f8 fff7 	bl	8001d44 <_exit>

08008d56 <__sfputc_r>:
 8008d56:	6893      	ldr	r3, [r2, #8]
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	b410      	push	{r4}
 8008d5e:	6093      	str	r3, [r2, #8]
 8008d60:	da08      	bge.n	8008d74 <__sfputc_r+0x1e>
 8008d62:	6994      	ldr	r4, [r2, #24]
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	db01      	blt.n	8008d6c <__sfputc_r+0x16>
 8008d68:	290a      	cmp	r1, #10
 8008d6a:	d103      	bne.n	8008d74 <__sfputc_r+0x1e>
 8008d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d70:	f000 b932 	b.w	8008fd8 <__swbuf_r>
 8008d74:	6813      	ldr	r3, [r2, #0]
 8008d76:	1c58      	adds	r0, r3, #1
 8008d78:	6010      	str	r0, [r2, #0]
 8008d7a:	7019      	strb	r1, [r3, #0]
 8008d7c:	4608      	mov	r0, r1
 8008d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <__sfputs_r>:
 8008d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d86:	4606      	mov	r6, r0
 8008d88:	460f      	mov	r7, r1
 8008d8a:	4614      	mov	r4, r2
 8008d8c:	18d5      	adds	r5, r2, r3
 8008d8e:	42ac      	cmp	r4, r5
 8008d90:	d101      	bne.n	8008d96 <__sfputs_r+0x12>
 8008d92:	2000      	movs	r0, #0
 8008d94:	e007      	b.n	8008da6 <__sfputs_r+0x22>
 8008d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d9a:	463a      	mov	r2, r7
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	f7ff ffda 	bl	8008d56 <__sfputc_r>
 8008da2:	1c43      	adds	r3, r0, #1
 8008da4:	d1f3      	bne.n	8008d8e <__sfputs_r+0xa>
 8008da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008da8 <_vfiprintf_r>:
 8008da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	460d      	mov	r5, r1
 8008dae:	b09d      	sub	sp, #116	@ 0x74
 8008db0:	4614      	mov	r4, r2
 8008db2:	4698      	mov	r8, r3
 8008db4:	4606      	mov	r6, r0
 8008db6:	b118      	cbz	r0, 8008dc0 <_vfiprintf_r+0x18>
 8008db8:	6a03      	ldr	r3, [r0, #32]
 8008dba:	b90b      	cbnz	r3, 8008dc0 <_vfiprintf_r+0x18>
 8008dbc:	f7fe f98e 	bl	80070dc <__sinit>
 8008dc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dc2:	07d9      	lsls	r1, r3, #31
 8008dc4:	d405      	bmi.n	8008dd2 <_vfiprintf_r+0x2a>
 8008dc6:	89ab      	ldrh	r3, [r5, #12]
 8008dc8:	059a      	lsls	r2, r3, #22
 8008dca:	d402      	bmi.n	8008dd2 <_vfiprintf_r+0x2a>
 8008dcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dce:	f7fe fb38 	bl	8007442 <__retarget_lock_acquire_recursive>
 8008dd2:	89ab      	ldrh	r3, [r5, #12]
 8008dd4:	071b      	lsls	r3, r3, #28
 8008dd6:	d501      	bpl.n	8008ddc <_vfiprintf_r+0x34>
 8008dd8:	692b      	ldr	r3, [r5, #16]
 8008dda:	b99b      	cbnz	r3, 8008e04 <_vfiprintf_r+0x5c>
 8008ddc:	4629      	mov	r1, r5
 8008dde:	4630      	mov	r0, r6
 8008de0:	f000 f938 	bl	8009054 <__swsetup_r>
 8008de4:	b170      	cbz	r0, 8008e04 <_vfiprintf_r+0x5c>
 8008de6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008de8:	07dc      	lsls	r4, r3, #31
 8008dea:	d504      	bpl.n	8008df6 <_vfiprintf_r+0x4e>
 8008dec:	f04f 30ff 	mov.w	r0, #4294967295
 8008df0:	b01d      	add	sp, #116	@ 0x74
 8008df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008df6:	89ab      	ldrh	r3, [r5, #12]
 8008df8:	0598      	lsls	r0, r3, #22
 8008dfa:	d4f7      	bmi.n	8008dec <_vfiprintf_r+0x44>
 8008dfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dfe:	f7fe fb21 	bl	8007444 <__retarget_lock_release_recursive>
 8008e02:	e7f3      	b.n	8008dec <_vfiprintf_r+0x44>
 8008e04:	2300      	movs	r3, #0
 8008e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e08:	2320      	movs	r3, #32
 8008e0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e12:	2330      	movs	r3, #48	@ 0x30
 8008e14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008fc4 <_vfiprintf_r+0x21c>
 8008e18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e1c:	f04f 0901 	mov.w	r9, #1
 8008e20:	4623      	mov	r3, r4
 8008e22:	469a      	mov	sl, r3
 8008e24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e28:	b10a      	cbz	r2, 8008e2e <_vfiprintf_r+0x86>
 8008e2a:	2a25      	cmp	r2, #37	@ 0x25
 8008e2c:	d1f9      	bne.n	8008e22 <_vfiprintf_r+0x7a>
 8008e2e:	ebba 0b04 	subs.w	fp, sl, r4
 8008e32:	d00b      	beq.n	8008e4c <_vfiprintf_r+0xa4>
 8008e34:	465b      	mov	r3, fp
 8008e36:	4622      	mov	r2, r4
 8008e38:	4629      	mov	r1, r5
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	f7ff ffa2 	bl	8008d84 <__sfputs_r>
 8008e40:	3001      	adds	r0, #1
 8008e42:	f000 80a7 	beq.w	8008f94 <_vfiprintf_r+0x1ec>
 8008e46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e48:	445a      	add	r2, fp
 8008e4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e4c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f000 809f 	beq.w	8008f94 <_vfiprintf_r+0x1ec>
 8008e56:	2300      	movs	r3, #0
 8008e58:	f04f 32ff 	mov.w	r2, #4294967295
 8008e5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e60:	f10a 0a01 	add.w	sl, sl, #1
 8008e64:	9304      	str	r3, [sp, #16]
 8008e66:	9307      	str	r3, [sp, #28]
 8008e68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e6e:	4654      	mov	r4, sl
 8008e70:	2205      	movs	r2, #5
 8008e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e76:	4853      	ldr	r0, [pc, #332]	@ (8008fc4 <_vfiprintf_r+0x21c>)
 8008e78:	f7f7 f9aa 	bl	80001d0 <memchr>
 8008e7c:	9a04      	ldr	r2, [sp, #16]
 8008e7e:	b9d8      	cbnz	r0, 8008eb8 <_vfiprintf_r+0x110>
 8008e80:	06d1      	lsls	r1, r2, #27
 8008e82:	bf44      	itt	mi
 8008e84:	2320      	movmi	r3, #32
 8008e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e8a:	0713      	lsls	r3, r2, #28
 8008e8c:	bf44      	itt	mi
 8008e8e:	232b      	movmi	r3, #43	@ 0x2b
 8008e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e94:	f89a 3000 	ldrb.w	r3, [sl]
 8008e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e9a:	d015      	beq.n	8008ec8 <_vfiprintf_r+0x120>
 8008e9c:	9a07      	ldr	r2, [sp, #28]
 8008e9e:	4654      	mov	r4, sl
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	f04f 0c0a 	mov.w	ip, #10
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008eac:	3b30      	subs	r3, #48	@ 0x30
 8008eae:	2b09      	cmp	r3, #9
 8008eb0:	d94b      	bls.n	8008f4a <_vfiprintf_r+0x1a2>
 8008eb2:	b1b0      	cbz	r0, 8008ee2 <_vfiprintf_r+0x13a>
 8008eb4:	9207      	str	r2, [sp, #28]
 8008eb6:	e014      	b.n	8008ee2 <_vfiprintf_r+0x13a>
 8008eb8:	eba0 0308 	sub.w	r3, r0, r8
 8008ebc:	fa09 f303 	lsl.w	r3, r9, r3
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	9304      	str	r3, [sp, #16]
 8008ec4:	46a2      	mov	sl, r4
 8008ec6:	e7d2      	b.n	8008e6e <_vfiprintf_r+0xc6>
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	1d19      	adds	r1, r3, #4
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	9103      	str	r1, [sp, #12]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	bfbb      	ittet	lt
 8008ed4:	425b      	neglt	r3, r3
 8008ed6:	f042 0202 	orrlt.w	r2, r2, #2
 8008eda:	9307      	strge	r3, [sp, #28]
 8008edc:	9307      	strlt	r3, [sp, #28]
 8008ede:	bfb8      	it	lt
 8008ee0:	9204      	strlt	r2, [sp, #16]
 8008ee2:	7823      	ldrb	r3, [r4, #0]
 8008ee4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ee6:	d10a      	bne.n	8008efe <_vfiprintf_r+0x156>
 8008ee8:	7863      	ldrb	r3, [r4, #1]
 8008eea:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eec:	d132      	bne.n	8008f54 <_vfiprintf_r+0x1ac>
 8008eee:	9b03      	ldr	r3, [sp, #12]
 8008ef0:	1d1a      	adds	r2, r3, #4
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	9203      	str	r2, [sp, #12]
 8008ef6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008efa:	3402      	adds	r4, #2
 8008efc:	9305      	str	r3, [sp, #20]
 8008efe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008fd4 <_vfiprintf_r+0x22c>
 8008f02:	7821      	ldrb	r1, [r4, #0]
 8008f04:	2203      	movs	r2, #3
 8008f06:	4650      	mov	r0, sl
 8008f08:	f7f7 f962 	bl	80001d0 <memchr>
 8008f0c:	b138      	cbz	r0, 8008f1e <_vfiprintf_r+0x176>
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	eba0 000a 	sub.w	r0, r0, sl
 8008f14:	2240      	movs	r2, #64	@ 0x40
 8008f16:	4082      	lsls	r2, r0
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	3401      	adds	r4, #1
 8008f1c:	9304      	str	r3, [sp, #16]
 8008f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f22:	4829      	ldr	r0, [pc, #164]	@ (8008fc8 <_vfiprintf_r+0x220>)
 8008f24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f28:	2206      	movs	r2, #6
 8008f2a:	f7f7 f951 	bl	80001d0 <memchr>
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d03f      	beq.n	8008fb2 <_vfiprintf_r+0x20a>
 8008f32:	4b26      	ldr	r3, [pc, #152]	@ (8008fcc <_vfiprintf_r+0x224>)
 8008f34:	bb1b      	cbnz	r3, 8008f7e <_vfiprintf_r+0x1d6>
 8008f36:	9b03      	ldr	r3, [sp, #12]
 8008f38:	3307      	adds	r3, #7
 8008f3a:	f023 0307 	bic.w	r3, r3, #7
 8008f3e:	3308      	adds	r3, #8
 8008f40:	9303      	str	r3, [sp, #12]
 8008f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f44:	443b      	add	r3, r7
 8008f46:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f48:	e76a      	b.n	8008e20 <_vfiprintf_r+0x78>
 8008f4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f4e:	460c      	mov	r4, r1
 8008f50:	2001      	movs	r0, #1
 8008f52:	e7a8      	b.n	8008ea6 <_vfiprintf_r+0xfe>
 8008f54:	2300      	movs	r3, #0
 8008f56:	3401      	adds	r4, #1
 8008f58:	9305      	str	r3, [sp, #20]
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	f04f 0c0a 	mov.w	ip, #10
 8008f60:	4620      	mov	r0, r4
 8008f62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f66:	3a30      	subs	r2, #48	@ 0x30
 8008f68:	2a09      	cmp	r2, #9
 8008f6a:	d903      	bls.n	8008f74 <_vfiprintf_r+0x1cc>
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0c6      	beq.n	8008efe <_vfiprintf_r+0x156>
 8008f70:	9105      	str	r1, [sp, #20]
 8008f72:	e7c4      	b.n	8008efe <_vfiprintf_r+0x156>
 8008f74:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f78:	4604      	mov	r4, r0
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e7f0      	b.n	8008f60 <_vfiprintf_r+0x1b8>
 8008f7e:	ab03      	add	r3, sp, #12
 8008f80:	9300      	str	r3, [sp, #0]
 8008f82:	462a      	mov	r2, r5
 8008f84:	4b12      	ldr	r3, [pc, #72]	@ (8008fd0 <_vfiprintf_r+0x228>)
 8008f86:	a904      	add	r1, sp, #16
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f7fd fc63 	bl	8006854 <_printf_float>
 8008f8e:	4607      	mov	r7, r0
 8008f90:	1c78      	adds	r0, r7, #1
 8008f92:	d1d6      	bne.n	8008f42 <_vfiprintf_r+0x19a>
 8008f94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f96:	07d9      	lsls	r1, r3, #31
 8008f98:	d405      	bmi.n	8008fa6 <_vfiprintf_r+0x1fe>
 8008f9a:	89ab      	ldrh	r3, [r5, #12]
 8008f9c:	059a      	lsls	r2, r3, #22
 8008f9e:	d402      	bmi.n	8008fa6 <_vfiprintf_r+0x1fe>
 8008fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fa2:	f7fe fa4f 	bl	8007444 <__retarget_lock_release_recursive>
 8008fa6:	89ab      	ldrh	r3, [r5, #12]
 8008fa8:	065b      	lsls	r3, r3, #25
 8008faa:	f53f af1f 	bmi.w	8008dec <_vfiprintf_r+0x44>
 8008fae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fb0:	e71e      	b.n	8008df0 <_vfiprintf_r+0x48>
 8008fb2:	ab03      	add	r3, sp, #12
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	462a      	mov	r2, r5
 8008fb8:	4b05      	ldr	r3, [pc, #20]	@ (8008fd0 <_vfiprintf_r+0x228>)
 8008fba:	a904      	add	r1, sp, #16
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	f7fd fee1 	bl	8006d84 <_printf_i>
 8008fc2:	e7e4      	b.n	8008f8e <_vfiprintf_r+0x1e6>
 8008fc4:	08009547 	.word	0x08009547
 8008fc8:	08009551 	.word	0x08009551
 8008fcc:	08006855 	.word	0x08006855
 8008fd0:	08008d85 	.word	0x08008d85
 8008fd4:	0800954d 	.word	0x0800954d

08008fd8 <__swbuf_r>:
 8008fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fda:	460e      	mov	r6, r1
 8008fdc:	4614      	mov	r4, r2
 8008fde:	4605      	mov	r5, r0
 8008fe0:	b118      	cbz	r0, 8008fea <__swbuf_r+0x12>
 8008fe2:	6a03      	ldr	r3, [r0, #32]
 8008fe4:	b90b      	cbnz	r3, 8008fea <__swbuf_r+0x12>
 8008fe6:	f7fe f879 	bl	80070dc <__sinit>
 8008fea:	69a3      	ldr	r3, [r4, #24]
 8008fec:	60a3      	str	r3, [r4, #8]
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	071a      	lsls	r2, r3, #28
 8008ff2:	d501      	bpl.n	8008ff8 <__swbuf_r+0x20>
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	b943      	cbnz	r3, 800900a <__swbuf_r+0x32>
 8008ff8:	4621      	mov	r1, r4
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	f000 f82a 	bl	8009054 <__swsetup_r>
 8009000:	b118      	cbz	r0, 800900a <__swbuf_r+0x32>
 8009002:	f04f 37ff 	mov.w	r7, #4294967295
 8009006:	4638      	mov	r0, r7
 8009008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800900a:	6823      	ldr	r3, [r4, #0]
 800900c:	6922      	ldr	r2, [r4, #16]
 800900e:	1a98      	subs	r0, r3, r2
 8009010:	6963      	ldr	r3, [r4, #20]
 8009012:	b2f6      	uxtb	r6, r6
 8009014:	4283      	cmp	r3, r0
 8009016:	4637      	mov	r7, r6
 8009018:	dc05      	bgt.n	8009026 <__swbuf_r+0x4e>
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f7ff fd65 	bl	8008aec <_fflush_r>
 8009022:	2800      	cmp	r0, #0
 8009024:	d1ed      	bne.n	8009002 <__swbuf_r+0x2a>
 8009026:	68a3      	ldr	r3, [r4, #8]
 8009028:	3b01      	subs	r3, #1
 800902a:	60a3      	str	r3, [r4, #8]
 800902c:	6823      	ldr	r3, [r4, #0]
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	6022      	str	r2, [r4, #0]
 8009032:	701e      	strb	r6, [r3, #0]
 8009034:	6962      	ldr	r2, [r4, #20]
 8009036:	1c43      	adds	r3, r0, #1
 8009038:	429a      	cmp	r2, r3
 800903a:	d004      	beq.n	8009046 <__swbuf_r+0x6e>
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	07db      	lsls	r3, r3, #31
 8009040:	d5e1      	bpl.n	8009006 <__swbuf_r+0x2e>
 8009042:	2e0a      	cmp	r6, #10
 8009044:	d1df      	bne.n	8009006 <__swbuf_r+0x2e>
 8009046:	4621      	mov	r1, r4
 8009048:	4628      	mov	r0, r5
 800904a:	f7ff fd4f 	bl	8008aec <_fflush_r>
 800904e:	2800      	cmp	r0, #0
 8009050:	d0d9      	beq.n	8009006 <__swbuf_r+0x2e>
 8009052:	e7d6      	b.n	8009002 <__swbuf_r+0x2a>

08009054 <__swsetup_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4b29      	ldr	r3, [pc, #164]	@ (80090fc <__swsetup_r+0xa8>)
 8009058:	4605      	mov	r5, r0
 800905a:	6818      	ldr	r0, [r3, #0]
 800905c:	460c      	mov	r4, r1
 800905e:	b118      	cbz	r0, 8009068 <__swsetup_r+0x14>
 8009060:	6a03      	ldr	r3, [r0, #32]
 8009062:	b90b      	cbnz	r3, 8009068 <__swsetup_r+0x14>
 8009064:	f7fe f83a 	bl	80070dc <__sinit>
 8009068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906c:	0719      	lsls	r1, r3, #28
 800906e:	d422      	bmi.n	80090b6 <__swsetup_r+0x62>
 8009070:	06da      	lsls	r2, r3, #27
 8009072:	d407      	bmi.n	8009084 <__swsetup_r+0x30>
 8009074:	2209      	movs	r2, #9
 8009076:	602a      	str	r2, [r5, #0]
 8009078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800907c:	81a3      	strh	r3, [r4, #12]
 800907e:	f04f 30ff 	mov.w	r0, #4294967295
 8009082:	e033      	b.n	80090ec <__swsetup_r+0x98>
 8009084:	0758      	lsls	r0, r3, #29
 8009086:	d512      	bpl.n	80090ae <__swsetup_r+0x5a>
 8009088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800908a:	b141      	cbz	r1, 800909e <__swsetup_r+0x4a>
 800908c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009090:	4299      	cmp	r1, r3
 8009092:	d002      	beq.n	800909a <__swsetup_r+0x46>
 8009094:	4628      	mov	r0, r5
 8009096:	f7ff f823 	bl	80080e0 <_free_r>
 800909a:	2300      	movs	r3, #0
 800909c:	6363      	str	r3, [r4, #52]	@ 0x34
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090a4:	81a3      	strh	r3, [r4, #12]
 80090a6:	2300      	movs	r3, #0
 80090a8:	6063      	str	r3, [r4, #4]
 80090aa:	6923      	ldr	r3, [r4, #16]
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	89a3      	ldrh	r3, [r4, #12]
 80090b0:	f043 0308 	orr.w	r3, r3, #8
 80090b4:	81a3      	strh	r3, [r4, #12]
 80090b6:	6923      	ldr	r3, [r4, #16]
 80090b8:	b94b      	cbnz	r3, 80090ce <__swsetup_r+0x7a>
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80090c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090c4:	d003      	beq.n	80090ce <__swsetup_r+0x7a>
 80090c6:	4621      	mov	r1, r4
 80090c8:	4628      	mov	r0, r5
 80090ca:	f7ff fd5d 	bl	8008b88 <__smakebuf_r>
 80090ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d2:	f013 0201 	ands.w	r2, r3, #1
 80090d6:	d00a      	beq.n	80090ee <__swsetup_r+0x9a>
 80090d8:	2200      	movs	r2, #0
 80090da:	60a2      	str	r2, [r4, #8]
 80090dc:	6962      	ldr	r2, [r4, #20]
 80090de:	4252      	negs	r2, r2
 80090e0:	61a2      	str	r2, [r4, #24]
 80090e2:	6922      	ldr	r2, [r4, #16]
 80090e4:	b942      	cbnz	r2, 80090f8 <__swsetup_r+0xa4>
 80090e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80090ea:	d1c5      	bne.n	8009078 <__swsetup_r+0x24>
 80090ec:	bd38      	pop	{r3, r4, r5, pc}
 80090ee:	0799      	lsls	r1, r3, #30
 80090f0:	bf58      	it	pl
 80090f2:	6962      	ldrpl	r2, [r4, #20]
 80090f4:	60a2      	str	r2, [r4, #8]
 80090f6:	e7f4      	b.n	80090e2 <__swsetup_r+0x8e>
 80090f8:	2000      	movs	r0, #0
 80090fa:	e7f7      	b.n	80090ec <__swsetup_r+0x98>
 80090fc:	20000024 	.word	0x20000024

08009100 <_raise_r>:
 8009100:	291f      	cmp	r1, #31
 8009102:	b538      	push	{r3, r4, r5, lr}
 8009104:	4605      	mov	r5, r0
 8009106:	460c      	mov	r4, r1
 8009108:	d904      	bls.n	8009114 <_raise_r+0x14>
 800910a:	2316      	movs	r3, #22
 800910c:	6003      	str	r3, [r0, #0]
 800910e:	f04f 30ff 	mov.w	r0, #4294967295
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009116:	b112      	cbz	r2, 800911e <_raise_r+0x1e>
 8009118:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800911c:	b94b      	cbnz	r3, 8009132 <_raise_r+0x32>
 800911e:	4628      	mov	r0, r5
 8009120:	f000 f830 	bl	8009184 <_getpid_r>
 8009124:	4622      	mov	r2, r4
 8009126:	4601      	mov	r1, r0
 8009128:	4628      	mov	r0, r5
 800912a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800912e:	f000 b817 	b.w	8009160 <_kill_r>
 8009132:	2b01      	cmp	r3, #1
 8009134:	d00a      	beq.n	800914c <_raise_r+0x4c>
 8009136:	1c59      	adds	r1, r3, #1
 8009138:	d103      	bne.n	8009142 <_raise_r+0x42>
 800913a:	2316      	movs	r3, #22
 800913c:	6003      	str	r3, [r0, #0]
 800913e:	2001      	movs	r0, #1
 8009140:	e7e7      	b.n	8009112 <_raise_r+0x12>
 8009142:	2100      	movs	r1, #0
 8009144:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009148:	4620      	mov	r0, r4
 800914a:	4798      	blx	r3
 800914c:	2000      	movs	r0, #0
 800914e:	e7e0      	b.n	8009112 <_raise_r+0x12>

08009150 <raise>:
 8009150:	4b02      	ldr	r3, [pc, #8]	@ (800915c <raise+0xc>)
 8009152:	4601      	mov	r1, r0
 8009154:	6818      	ldr	r0, [r3, #0]
 8009156:	f7ff bfd3 	b.w	8009100 <_raise_r>
 800915a:	bf00      	nop
 800915c:	20000024 	.word	0x20000024

08009160 <_kill_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	4d07      	ldr	r5, [pc, #28]	@ (8009180 <_kill_r+0x20>)
 8009164:	2300      	movs	r3, #0
 8009166:	4604      	mov	r4, r0
 8009168:	4608      	mov	r0, r1
 800916a:	4611      	mov	r1, r2
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	f7f8 fdd9 	bl	8001d24 <_kill>
 8009172:	1c43      	adds	r3, r0, #1
 8009174:	d102      	bne.n	800917c <_kill_r+0x1c>
 8009176:	682b      	ldr	r3, [r5, #0]
 8009178:	b103      	cbz	r3, 800917c <_kill_r+0x1c>
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd38      	pop	{r3, r4, r5, pc}
 800917e:	bf00      	nop
 8009180:	200004d0 	.word	0x200004d0

08009184 <_getpid_r>:
 8009184:	f7f8 bdc6 	b.w	8001d14 <_getpid>

08009188 <_init>:
 8009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918a:	bf00      	nop
 800918c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918e:	bc08      	pop	{r3}
 8009190:	469e      	mov	lr, r3
 8009192:	4770      	bx	lr

08009194 <_fini>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	bf00      	nop
 8009198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800919a:	bc08      	pop	{r3}
 800919c:	469e      	mov	lr, r3
 800919e:	4770      	bx	lr
