Version 4.0 HI-TECH Software Intermediate Code
"7611 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 7611: extern volatile __bit LATA2 __attribute__((address(0x7C4A)));
[v _LATA2 `Vb ~T0 @X0 0 e@31818 ]
"7620
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 7620: extern volatile __bit LATA5 __attribute__((address(0x7C4D)));
[v _LATA5 `Vb ~T0 @X0 0 e@31821 ]
"1314
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1314: extern volatile unsigned char LATD __attribute__((address(0xF8C)));
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"7614
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 7614: extern volatile __bit LATA3 __attribute__((address(0x7C4B)));
[v _LATA3 `Vb ~T0 @X0 0 e@31819 ]
"7617
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 7617: extern volatile __bit LATA4 __attribute__((address(0x7C4C)));
[v _LATA4 `Vb ~T0 @X0 0 e@31820 ]
"55 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 55: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"274
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 274: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"453
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 453: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"635
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 635: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"777
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 777: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"980
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 980: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"1092
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1092: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"1204
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1204: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"1316
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1316: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"1428
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1428: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"1480
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1480: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"1485
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1485: __asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
"1702
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1702: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"1707
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1707: __asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
"1924
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1924: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"1929
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 1929: __asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
"2146
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2146: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"2151
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2151: __asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
"2368
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2368: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"2373
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2373: __asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
"2532
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2532: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"2597
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2597: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"2674
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2674: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"2751
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2751: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"2828
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2828: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"2894
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2894: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"2960
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 2960: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"3026
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3026: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"3092
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3092: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"3099
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3099: __asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
"3106
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3106: __asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
"3113
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3113: __asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
"3118
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3118: __asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
"3323
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3323: __asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
"3328
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3328: __asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
"3579
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3579: __asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
"3584
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3584: __asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
"3591
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3591: __asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
"3596
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3596: __asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
"3603
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3603: __asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
"3608
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3608: __asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
"3615
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3615: __asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
"3622
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3622: __asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
"3734
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3734: __asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
"3741
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3741: __asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
"3748
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3748: __asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
"3755
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3755: __asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
"3845
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3845: __asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
"3924
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3924: __asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
"3929
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 3929: __asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
"4086
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4086: __asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
"4091
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4091: __asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
"4224
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4224: __asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
"4229
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4229: __asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
"4404
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4404: __asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
"4483
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4483: __asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
"4490
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4490: __asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
"4497
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4497: __asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
"4504
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4504: __asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
"4601
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4601: __asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
"4608
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4608: __asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
"4615
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4615: __asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
"4622
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4622: __asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
"4693
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4693: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"4778
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4778: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"4897
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4897: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"4904
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4904: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"4911
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4911: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"4918
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 4918: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"5013
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5013: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"5083
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5083: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"5304
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5304: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"5311
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5311: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"5318
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5318: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"5416
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5416: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"5421
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5421: __asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
"5526
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5526: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"5533
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5533: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"5636
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5636: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"5643
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5643: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"5650
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5650: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"5657
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5657: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"5790
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5790: __asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
"5818
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5818: __asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
"5823
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 5823: __asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
"6088
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6088: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"6171
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6171: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"6254
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6254: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"6261
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6261: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"6268
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6268: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"6275
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6275: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"6346
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6346: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"6353
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6353: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"6360
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6360: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"6367
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6367: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"6374
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6374: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"6381
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6381: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"6388
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6388: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"6395
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6395: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"6402
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6402: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"6409
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6409: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"6416
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6416: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"6423
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6423: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"6430
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6430: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"6437
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6437: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"6444
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6444: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"6451
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6451: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"6458
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6458: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"6465
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6465: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"6477
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6477: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"6484
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6484: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"6491
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6491: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"6498
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6498: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"6505
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6505: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"6512
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6512: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"6519
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6519: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"6526
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6526: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"6533
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6533: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"6625
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6625: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"6695
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6695: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"6812
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6812: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"6819
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6819: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"6826
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6826: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"6833
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6833: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"6842
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6842: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"6849
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6849: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"6856
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6856: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"6863
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6863: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"6872
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6872: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"6879
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6879: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"6886
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6886: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"6893
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6893: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"6900
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6900: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"6907
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6907: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"6981
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6981: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"6988
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6988: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"6995
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 6995: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"7002
[; ;/opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4520.h: 7002: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"41 ./Displays.h
[; ;./Displays.h: 41: uint8_t display1 = 0, display2 = 0, display3 = 0, display4 = 0;
[v _display1 `uc ~T0 @X0 1 e ]
[i _display1
-> -> 0 `i `uc
]
[v _display2 `uc ~T0 @X0 1 e ]
[i _display2
-> -> 0 `i `uc
]
[v _display3 `uc ~T0 @X0 1 e ]
[i _display3
-> -> 0 `i `uc
]
[v _display4 `uc ~T0 @X0 1 e ]
[i _display4
-> -> 0 `i `uc
]
"42
[; ;./Displays.h: 42: uint8_t conv7seg[17] =
[v _conv7seg `uc ~T0 @X0 -> 17 `i e ]
[i _conv7seg
:U ..
-> -> 63 `i `uc
-> -> 6 `i `uc
-> -> 91 `i `uc
-> -> 79 `i `uc
-> -> 102 `i `uc
-> -> 109 `i `uc
-> -> 125 `i `uc
-> -> 7 `i `uc
-> -> 127 `i `uc
-> -> 111 `i `uc
-> -> 119 `i `uc
-> -> 124 `i `uc
-> -> 57 `i `uc
-> -> 94 `i `uc
-> -> 121 `i `uc
-> -> 113 `i `uc
-> -> 0 `i `uc
..
]
"12 Displays.c
[; ;Displays.c: 12: uint8_t estado_sequencia01 = 1, estado_sequencia02 = 0;
[v _estado_sequencia01 `uc ~T0 @X0 1 e ]
[i _estado_sequencia01
-> -> 1 `i `uc
]
[v _estado_sequencia02 `uc ~T0 @X0 1 e ]
[i _estado_sequencia02
-> -> 0 `i `uc
]
"14
[; ;Displays.c: 14: void mux_display() {
[v _mux_display `(v ~T0 @X0 1 ef ]
{
[e :U _mux_display ]
[f ]
"15
[; ;Displays.c: 15:     static uint8_t estado = 0;
[v F2580 `uc ~T0 @X0 1 s estado ]
[i F2580
-> -> 0 `i `uc
]
"17
[; ;Displays.c: 17:     switch (estado) {
[e $U 283  ]
{
"18
[; ;Displays.c: 18:         case 0:
[e :U 284 ]
"19
[; ;Displays.c: 19:             LATA2 = 1;
[e = _LATA2 -> -> 1 `i `b ]
"20
[; ;Displays.c: 20:             LATA5 = 0;
[e = _LATA5 -> -> 0 `i `b ]
"21
[; ;Displays.c: 21:             LATD = conv7seg[display1];
[e = _LATD *U + &U _conv7seg * -> _display1 `ux -> -> # *U &U _conv7seg `ui `ux ]
"22
[; ;Displays.c: 22:             estado = 1;
[e = F2580 -> -> 1 `i `uc ]
"23
[; ;Displays.c: 23:             break;
[e $U 282  ]
"25
[; ;Displays.c: 25:         case 1:
[e :U 285 ]
"26
[; ;Displays.c: 26:             LATA2 = 0;
[e = _LATA2 -> -> 0 `i `b ]
"27
[; ;Displays.c: 27:             LATA3 = 1;
[e = _LATA3 -> -> 1 `i `b ]
"28
[; ;Displays.c: 28:             LATD = conv7seg[display2];
[e = _LATD *U + &U _conv7seg * -> _display2 `ux -> -> # *U &U _conv7seg `ui `ux ]
"29
[; ;Displays.c: 29:             estado = 2;
[e = F2580 -> -> 2 `i `uc ]
"30
[; ;Displays.c: 30:             break;
[e $U 282  ]
"32
[; ;Displays.c: 32:         case 2:
[e :U 286 ]
"33
[; ;Displays.c: 33:             LATA3 = 0;
[e = _LATA3 -> -> 0 `i `b ]
"34
[; ;Displays.c: 34:             LATA4 = 1;
[e = _LATA4 -> -> 1 `i `b ]
"35
[; ;Displays.c: 35:             LATD = conv7seg[display3];
[e = _LATD *U + &U _conv7seg * -> _display3 `ux -> -> # *U &U _conv7seg `ui `ux ]
"36
[; ;Displays.c: 36:             estado = 3;
[e = F2580 -> -> 3 `i `uc ]
"37
[; ;Displays.c: 37:             break;
[e $U 282  ]
"39
[; ;Displays.c: 39:         case 3:
[e :U 287 ]
"40
[; ;Displays.c: 40:             LATA4 = 0;
[e = _LATA4 -> -> 0 `i `b ]
"41
[; ;Displays.c: 41:             LATA5 = 1;
[e = _LATA5 -> -> 1 `i `b ]
"42
[; ;Displays.c: 42:             LATD = conv7seg[display4];
[e = _LATD *U + &U _conv7seg * -> _display4 `ux -> -> # *U &U _conv7seg `ui `ux ]
"43
[; ;Displays.c: 43:             estado = 0;
[e = F2580 -> -> 0 `i `uc ]
"44
[; ;Displays.c: 44:             break;
[e $U 282  ]
"45
[; ;Displays.c: 45:     }
}
[e $U 282  ]
[e :U 283 ]
[e [\ -> F2580 `i , $ -> 0 `i 284
 , $ -> 1 `i 285
 , $ -> 2 `i 286
 , $ -> 3 `i 287
 282 ]
[e :U 282 ]
"46
[; ;Displays.c: 46: }
[e :UE 281 ]
}
"48
[; ;Displays.c: 48: void cont1_crescente(void)
[v _cont1_crescente `(v ~T0 @X0 1 ef ]
"49
[; ;Displays.c: 49: {
{
[e :U _cont1_crescente ]
[f ]
"50
[; ;Displays.c: 50:      switch (estado_sequencia01) {
[e $U 290  ]
{
"51
[; ;Displays.c: 51:         case 1:
[e :U 291 ]
"52
[; ;Displays.c: 52:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"53
[; ;Displays.c: 53:             display2 = 1;
[e = _display2 -> -> 1 `i `uc ]
"54
[; ;Displays.c: 54:             estado_sequencia01 = 2;
[e = _estado_sequencia01 -> -> 2 `i `uc ]
"55
[; ;Displays.c: 55:             break;
[e $U 289  ]
"57
[; ;Displays.c: 57:         case 2:
[e :U 292 ]
"58
[; ;Displays.c: 58:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"59
[; ;Displays.c: 59:             display2 = 2;
[e = _display2 -> -> 2 `i `uc ]
"60
[; ;Displays.c: 60:             estado_sequencia01 = 4;
[e = _estado_sequencia01 -> -> 4 `i `uc ]
"61
[; ;Displays.c: 61:             break;
[e $U 289  ]
"63
[; ;Displays.c: 63:         case 4:
[e :U 293 ]
"64
[; ;Displays.c: 64:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"65
[; ;Displays.c: 65:             display2 = 4;
[e = _display2 -> -> 4 `i `uc ]
"66
[; ;Displays.c: 66:             estado_sequencia01 = 5;
[e = _estado_sequencia01 -> -> 5 `i `uc ]
"67
[; ;Displays.c: 67:             break;
[e $U 289  ]
"69
[; ;Displays.c: 69:         case 5:
[e :U 294 ]
"70
[; ;Displays.c: 70:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"71
[; ;Displays.c: 71:             display2 = 5;
[e = _display2 -> -> 5 `i `uc ]
"72
[; ;Displays.c: 72:             estado_sequencia01 = 7;
[e = _estado_sequencia01 -> -> 7 `i `uc ]
"73
[; ;Displays.c: 73:             break;
[e $U 289  ]
"75
[; ;Displays.c: 75:         case 7:
[e :U 295 ]
"76
[; ;Displays.c: 76:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"77
[; ;Displays.c: 77:             display2 = 7;
[e = _display2 -> -> 7 `i `uc ]
"78
[; ;Displays.c: 78:             estado_sequencia01 = 8;
[e = _estado_sequencia01 -> -> 8 `i `uc ]
"79
[; ;Displays.c: 79:             break;
[e $U 289  ]
"81
[; ;Displays.c: 81:         case 8:
[e :U 296 ]
"82
[; ;Displays.c: 82:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"83
[; ;Displays.c: 83:             display2 = 8;
[e = _display2 -> -> 8 `i `uc ]
"84
[; ;Displays.c: 84:             estado_sequencia01 = 10;
[e = _estado_sequencia01 -> -> 10 `i `uc ]
"85
[; ;Displays.c: 85:             break;
[e $U 289  ]
"87
[; ;Displays.c: 87:         case 10:
[e :U 297 ]
"88
[; ;Displays.c: 88:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"89
[; ;Displays.c: 89:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"90
[; ;Displays.c: 90:             estado_sequencia01 = 11;
[e = _estado_sequencia01 -> -> 11 `i `uc ]
"91
[; ;Displays.c: 91:             break;
[e $U 289  ]
"93
[; ;Displays.c: 93:         case 11:
[e :U 298 ]
"94
[; ;Displays.c: 94:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"95
[; ;Displays.c: 95:             display2 = 1;
[e = _display2 -> -> 1 `i `uc ]
"96
[; ;Displays.c: 96:             estado_sequencia01 = 13;
[e = _estado_sequencia01 -> -> 13 `i `uc ]
"97
[; ;Displays.c: 97:             break;
[e $U 289  ]
"99
[; ;Displays.c: 99:         case 13:
[e :U 299 ]
"100
[; ;Displays.c: 100:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"101
[; ;Displays.c: 101:             display2 = 3;
[e = _display2 -> -> 3 `i `uc ]
"102
[; ;Displays.c: 102:             estado_sequencia01 = 14;
[e = _estado_sequencia01 -> -> 14 `i `uc ]
"103
[; ;Displays.c: 103:             break;
[e $U 289  ]
"105
[; ;Displays.c: 105:         case 14:
[e :U 300 ]
"106
[; ;Displays.c: 106:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"107
[; ;Displays.c: 107:             display2 = 4;
[e = _display2 -> -> 4 `i `uc ]
"108
[; ;Displays.c: 108:             estado_sequencia01 = 16;
[e = _estado_sequencia01 -> -> 16 `i `uc ]
"109
[; ;Displays.c: 109:             break;
[e $U 289  ]
"111
[; ;Displays.c: 111:         case 16:
[e :U 301 ]
"112
[; ;Displays.c: 112:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"113
[; ;Displays.c: 113:             display2 = 6;
[e = _display2 -> -> 6 `i `uc ]
"114
[; ;Displays.c: 114:             estado_sequencia01 = 17;
[e = _estado_sequencia01 -> -> 17 `i `uc ]
"115
[; ;Displays.c: 115:             break;
[e $U 289  ]
"117
[; ;Displays.c: 117:          case 17:
[e :U 302 ]
"118
[; ;Displays.c: 118:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"119
[; ;Displays.c: 119:             display2 = 7;
[e = _display2 -> -> 7 `i `uc ]
"120
[; ;Displays.c: 120:             estado_sequencia01 = 19;
[e = _estado_sequencia01 -> -> 19 `i `uc ]
"121
[; ;Displays.c: 121:             break;
[e $U 289  ]
"123
[; ;Displays.c: 123:          case 19:
[e :U 303 ]
"124
[; ;Displays.c: 124:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"125
[; ;Displays.c: 125:             display2 = 9;
[e = _display2 -> -> 9 `i `uc ]
"126
[; ;Displays.c: 126:             estado_sequencia01 = 20;
[e = _estado_sequencia01 -> -> 20 `i `uc ]
"127
[; ;Displays.c: 127:             break;
[e $U 289  ]
"129
[; ;Displays.c: 129:         case 20:
[e :U 304 ]
"130
[; ;Displays.c: 130:             display1 = 2;
[e = _display1 -> -> 2 `i `uc ]
"131
[; ;Displays.c: 131:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"132
[; ;Displays.c: 132:             estado_sequencia01 = 1;
[e = _estado_sequencia01 -> -> 1 `i `uc ]
"133
[; ;Displays.c: 133:             break;
[e $U 289  ]
"135
[; ;Displays.c: 135:         default:
[e :U 305 ]
"136
[; ;Displays.c: 136:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"137
[; ;Displays.c: 137:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"138
[; ;Displays.c: 138:             estado_sequencia01 = 0;
[e = _estado_sequencia01 -> -> 0 `i `uc ]
"139
[; ;Displays.c: 139:             break;
[e $U 289  ]
"140
[; ;Displays.c: 140:     }
}
[e $U 289  ]
[e :U 290 ]
[e [\ -> _estado_sequencia01 `i , $ -> 1 `i 291
 , $ -> 2 `i 292
 , $ -> 4 `i 293
 , $ -> 5 `i 294
 , $ -> 7 `i 295
 , $ -> 8 `i 296
 , $ -> 10 `i 297
 , $ -> 11 `i 298
 , $ -> 13 `i 299
 , $ -> 14 `i 300
 , $ -> 16 `i 301
 , $ -> 17 `i 302
 , $ -> 19 `i 303
 , $ -> 20 `i 304
 305 ]
[e :U 289 ]
"141
[; ;Displays.c: 141: }
[e :UE 288 ]
}
"143
[; ;Displays.c: 143: void cont1_decrescente(void)
[v _cont1_decrescente `(v ~T0 @X0 1 ef ]
"144
[; ;Displays.c: 144: {
{
[e :U _cont1_decrescente ]
[f ]
"145
[; ;Displays.c: 145:      switch (estado_sequencia01) {
[e $U 308  ]
{
"147
[; ;Displays.c: 147:         case 1:
[e :U 309 ]
"148
[; ;Displays.c: 148:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"149
[; ;Displays.c: 149:             display2 = 1;
[e = _display2 -> -> 1 `i `uc ]
"150
[; ;Displays.c: 150:             estado_sequencia01 = 20;
[e = _estado_sequencia01 -> -> 20 `i `uc ]
"151
[; ;Displays.c: 151:             break;
[e $U 307  ]
"153
[; ;Displays.c: 153:         case 2:
[e :U 310 ]
"154
[; ;Displays.c: 154:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"155
[; ;Displays.c: 155:             display2 = 2;
[e = _display2 -> -> 2 `i `uc ]
"156
[; ;Displays.c: 156:             estado_sequencia01 = 1;
[e = _estado_sequencia01 -> -> 1 `i `uc ]
"157
[; ;Displays.c: 157:             break;
[e $U 307  ]
"159
[; ;Displays.c: 159:         case 4:
[e :U 311 ]
"160
[; ;Displays.c: 160:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"161
[; ;Displays.c: 161:             display2 = 4;
[e = _display2 -> -> 4 `i `uc ]
"162
[; ;Displays.c: 162:             estado_sequencia01 = 2;
[e = _estado_sequencia01 -> -> 2 `i `uc ]
"163
[; ;Displays.c: 163:             break;
[e $U 307  ]
"165
[; ;Displays.c: 165:         case 5:
[e :U 312 ]
"166
[; ;Displays.c: 166:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"167
[; ;Displays.c: 167:             display2 = 5;
[e = _display2 -> -> 5 `i `uc ]
"168
[; ;Displays.c: 168:             estado_sequencia01 = 4;
[e = _estado_sequencia01 -> -> 4 `i `uc ]
"169
[; ;Displays.c: 169:             break;
[e $U 307  ]
"171
[; ;Displays.c: 171:         case 7:
[e :U 313 ]
"172
[; ;Displays.c: 172:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"173
[; ;Displays.c: 173:             display2 = 7;
[e = _display2 -> -> 7 `i `uc ]
"174
[; ;Displays.c: 174:             estado_sequencia01 = 5;
[e = _estado_sequencia01 -> -> 5 `i `uc ]
"175
[; ;Displays.c: 175:             break;
[e $U 307  ]
"177
[; ;Displays.c: 177:         case 8:
[e :U 314 ]
"178
[; ;Displays.c: 178:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"179
[; ;Displays.c: 179:             display2 = 8;
[e = _display2 -> -> 8 `i `uc ]
"180
[; ;Displays.c: 180:             estado_sequencia01 = 7;
[e = _estado_sequencia01 -> -> 7 `i `uc ]
"181
[; ;Displays.c: 181:             break;
[e $U 307  ]
"183
[; ;Displays.c: 183:         case 10:
[e :U 315 ]
"184
[; ;Displays.c: 184:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"185
[; ;Displays.c: 185:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"186
[; ;Displays.c: 186:             estado_sequencia01 = 8;
[e = _estado_sequencia01 -> -> 8 `i `uc ]
"187
[; ;Displays.c: 187:             break;
[e $U 307  ]
"189
[; ;Displays.c: 189:         case 11:
[e :U 316 ]
"190
[; ;Displays.c: 190:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"191
[; ;Displays.c: 191:             display2 = 1;
[e = _display2 -> -> 1 `i `uc ]
"192
[; ;Displays.c: 192:             estado_sequencia01 = 10;
[e = _estado_sequencia01 -> -> 10 `i `uc ]
"193
[; ;Displays.c: 193:             break;
[e $U 307  ]
"195
[; ;Displays.c: 195:         case 13:
[e :U 317 ]
"196
[; ;Displays.c: 196:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"197
[; ;Displays.c: 197:             display2 = 3;
[e = _display2 -> -> 3 `i `uc ]
"198
[; ;Displays.c: 198:             estado_sequencia01 = 11;
[e = _estado_sequencia01 -> -> 11 `i `uc ]
"199
[; ;Displays.c: 199:             break;
[e $U 307  ]
"201
[; ;Displays.c: 201:         case 14:
[e :U 318 ]
"202
[; ;Displays.c: 202:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"203
[; ;Displays.c: 203:             display2 = 4;
[e = _display2 -> -> 4 `i `uc ]
"204
[; ;Displays.c: 204:             estado_sequencia01 = 13;
[e = _estado_sequencia01 -> -> 13 `i `uc ]
"205
[; ;Displays.c: 205:             break;
[e $U 307  ]
"207
[; ;Displays.c: 207:         case 16:
[e :U 319 ]
"208
[; ;Displays.c: 208:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"209
[; ;Displays.c: 209:             display2 = 6;
[e = _display2 -> -> 6 `i `uc ]
"210
[; ;Displays.c: 210:             estado_sequencia01 = 14;
[e = _estado_sequencia01 -> -> 14 `i `uc ]
"211
[; ;Displays.c: 211:             break;
[e $U 307  ]
"213
[; ;Displays.c: 213:          case 17:
[e :U 320 ]
"214
[; ;Displays.c: 214:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"215
[; ;Displays.c: 215:             display2 = 7;
[e = _display2 -> -> 7 `i `uc ]
"216
[; ;Displays.c: 216:             estado_sequencia01 = 16;
[e = _estado_sequencia01 -> -> 16 `i `uc ]
"217
[; ;Displays.c: 217:             break;
[e $U 307  ]
"219
[; ;Displays.c: 219:          case 19:
[e :U 321 ]
"220
[; ;Displays.c: 220:             display1 = 1;
[e = _display1 -> -> 1 `i `uc ]
"221
[; ;Displays.c: 221:             display2 = 9;
[e = _display2 -> -> 9 `i `uc ]
"222
[; ;Displays.c: 222:             estado_sequencia01 = 17;
[e = _estado_sequencia01 -> -> 17 `i `uc ]
"223
[; ;Displays.c: 223:             break;
[e $U 307  ]
"225
[; ;Displays.c: 225:         case 20:
[e :U 322 ]
"226
[; ;Displays.c: 226:             display1 = 2;
[e = _display1 -> -> 2 `i `uc ]
"227
[; ;Displays.c: 227:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"228
[; ;Displays.c: 228:             estado_sequencia01 = 19;
[e = _estado_sequencia01 -> -> 19 `i `uc ]
"229
[; ;Displays.c: 229:             break;
[e $U 307  ]
"231
[; ;Displays.c: 231:         default:
[e :U 323 ]
"232
[; ;Displays.c: 232:             display1 = 0;
[e = _display1 -> -> 0 `i `uc ]
"233
[; ;Displays.c: 233:             display2 = 0;
[e = _display2 -> -> 0 `i `uc ]
"234
[; ;Displays.c: 234:             estado_sequencia01 = 20;
[e = _estado_sequencia01 -> -> 20 `i `uc ]
"235
[; ;Displays.c: 235:             break;
[e $U 307  ]
"236
[; ;Displays.c: 236:     }
}
[e $U 307  ]
[e :U 308 ]
[e [\ -> _estado_sequencia01 `i , $ -> 1 `i 309
 , $ -> 2 `i 310
 , $ -> 4 `i 311
 , $ -> 5 `i 312
 , $ -> 7 `i 313
 , $ -> 8 `i 314
 , $ -> 10 `i 315
 , $ -> 11 `i 316
 , $ -> 13 `i 317
 , $ -> 14 `i 318
 , $ -> 16 `i 319
 , $ -> 17 `i 320
 , $ -> 19 `i 321
 , $ -> 20 `i 322
 323 ]
[e :U 307 ]
"237
[; ;Displays.c: 237: }
[e :UE 306 ]
}
"239
[; ;Displays.c: 239: void cont2_crescente(void)
[v _cont2_crescente `(v ~T0 @X0 1 ef ]
"240
[; ;Displays.c: 240: {
{
[e :U _cont2_crescente ]
[f ]
"241
[; ;Displays.c: 241:     switch (estado_sequencia02)
[e $U 326  ]
"242
[; ;Displays.c: 242:     {
{
"243
[; ;Displays.c: 243:         case 0:
[e :U 327 ]
"244
[; ;Displays.c: 244:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"245
[; ;Displays.c: 245:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"246
[; ;Displays.c: 246:             estado_sequencia02 = 1;
[e = _estado_sequencia02 -> -> 1 `i `uc ]
"247
[; ;Displays.c: 247:             break;
[e $U 325  ]
"249
[; ;Displays.c: 249:         case 1:
[e :U 328 ]
"250
[; ;Displays.c: 250:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"251
[; ;Displays.c: 251:             display4 = 1;
[e = _display4 -> -> 1 `i `uc ]
"252
[; ;Displays.c: 252:             estado_sequencia02 = 4;
[e = _estado_sequencia02 -> -> 4 `i `uc ]
"253
[; ;Displays.c: 253:             break;
[e $U 325  ]
"255
[; ;Displays.c: 255:         case 4:
[e :U 329 ]
"256
[; ;Displays.c: 256:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"257
[; ;Displays.c: 257:             display4 = 4;
[e = _display4 -> -> 4 `i `uc ]
"258
[; ;Displays.c: 258:             estado_sequencia02 = 6;
[e = _estado_sequencia02 -> -> 6 `i `uc ]
"259
[; ;Displays.c: 259:             break;
[e $U 325  ]
"261
[; ;Displays.c: 261:         case 6:
[e :U 330 ]
"262
[; ;Displays.c: 262:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"263
[; ;Displays.c: 263:             display4 = 6;
[e = _display4 -> -> 6 `i `uc ]
"264
[; ;Displays.c: 264:             estado_sequencia02 = 8;
[e = _estado_sequencia02 -> -> 8 `i `uc ]
"265
[; ;Displays.c: 265:             break;
[e $U 325  ]
"267
[; ;Displays.c: 267:         case 8:
[e :U 331 ]
"268
[; ;Displays.c: 268:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"269
[; ;Displays.c: 269:             display4 = 8;
[e = _display4 -> -> 8 `i `uc ]
"270
[; ;Displays.c: 270:             estado_sequencia02 = 9;
[e = _estado_sequencia02 -> -> 9 `i `uc ]
"271
[; ;Displays.c: 271:             break;
[e $U 325  ]
"273
[; ;Displays.c: 273:         case 9:
[e :U 332 ]
"274
[; ;Displays.c: 274:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"275
[; ;Displays.c: 275:             display4 = 9;
[e = _display4 -> -> 9 `i `uc ]
"276
[; ;Displays.c: 276:             estado_sequencia02 = 10;
[e = _estado_sequencia02 -> -> 10 `i `uc ]
"277
[; ;Displays.c: 277:             break;
[e $U 325  ]
"279
[; ;Displays.c: 279:         case 10:
[e :U 333 ]
"280
[; ;Displays.c: 280:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"281
[; ;Displays.c: 281:             display4 = 10;
[e = _display4 -> -> 10 `i `uc ]
"282
[; ;Displays.c: 282:             estado_sequencia02 = 12;
[e = _estado_sequencia02 -> -> 12 `i `uc ]
"283
[; ;Displays.c: 283:             break;
[e $U 325  ]
"285
[; ;Displays.c: 285:         case 12:
[e :U 334 ]
"286
[; ;Displays.c: 286:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"287
[; ;Displays.c: 287:             display4 = 12;
[e = _display4 -> -> 12 `i `uc ]
"288
[; ;Displays.c: 288:             estado_sequencia02 = 14;
[e = _estado_sequencia02 -> -> 14 `i `uc ]
"289
[; ;Displays.c: 289:             break;
[e $U 325  ]
"291
[; ;Displays.c: 291:         case 14:
[e :U 335 ]
"292
[; ;Displays.c: 292:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"293
[; ;Displays.c: 293:             display4 = 14;
[e = _display4 -> -> 14 `i `uc ]
"294
[; ;Displays.c: 294:             estado_sequencia02 = 15;
[e = _estado_sequencia02 -> -> 15 `i `uc ]
"295
[; ;Displays.c: 295:             break;
[e $U 325  ]
"297
[; ;Displays.c: 297:         case 15:
[e :U 336 ]
"298
[; ;Displays.c: 298:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"299
[; ;Displays.c: 299:             display4 = 15;
[e = _display4 -> -> 15 `i `uc ]
"300
[; ;Displays.c: 300:             estado_sequencia02 = 16;
[e = _estado_sequencia02 -> -> 16 `i `uc ]
"301
[; ;Displays.c: 301:             break;
[e $U 325  ]
"303
[; ;Displays.c: 303:         case 16:
[e :U 337 ]
"304
[; ;Displays.c: 304:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"305
[; ;Displays.c: 305:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"306
[; ;Displays.c: 306:             estado_sequencia02 = 18;
[e = _estado_sequencia02 -> -> 18 `i `uc ]
"307
[; ;Displays.c: 307:             break;
[e $U 325  ]
"309
[; ;Displays.c: 309:         case 18:
[e :U 338 ]
"310
[; ;Displays.c: 310:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"311
[; ;Displays.c: 311:             display4 = 2;
[e = _display4 -> -> 2 `i `uc ]
"312
[; ;Displays.c: 312:             estado_sequencia02 = 20;
[e = _estado_sequencia02 -> -> 20 `i `uc ]
"313
[; ;Displays.c: 313:             break;
[e $U 325  ]
"315
[; ;Displays.c: 315:         case 20:
[e :U 339 ]
"316
[; ;Displays.c: 316:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"317
[; ;Displays.c: 317:             display4 = 4;
[e = _display4 -> -> 4 `i `uc ]
"318
[; ;Displays.c: 318:             estado_sequencia02 = 0;
[e = _estado_sequencia02 -> -> 0 `i `uc ]
"319
[; ;Displays.c: 319:             break;
[e $U 325  ]
"321
[; ;Displays.c: 321:         default:
[e :U 340 ]
"322
[; ;Displays.c: 322:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"323
[; ;Displays.c: 323:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"324
[; ;Displays.c: 324:             estado_sequencia02 = 0;
[e = _estado_sequencia02 -> -> 0 `i `uc ]
"325
[; ;Displays.c: 325:             break;
[e $U 325  ]
"326
[; ;Displays.c: 326:     }
}
[e $U 325  ]
[e :U 326 ]
[e [\ -> _estado_sequencia02 `i , $ -> 0 `i 327
 , $ -> 1 `i 328
 , $ -> 4 `i 329
 , $ -> 6 `i 330
 , $ -> 8 `i 331
 , $ -> 9 `i 332
 , $ -> 10 `i 333
 , $ -> 12 `i 334
 , $ -> 14 `i 335
 , $ -> 15 `i 336
 , $ -> 16 `i 337
 , $ -> 18 `i 338
 , $ -> 20 `i 339
 340 ]
[e :U 325 ]
"327
[; ;Displays.c: 327: }
[e :UE 324 ]
}
"329
[; ;Displays.c: 329: void cont2_decrescente(void)
[v _cont2_decrescente `(v ~T0 @X0 1 ef ]
"330
[; ;Displays.c: 330: {
{
[e :U _cont2_decrescente ]
[f ]
"331
[; ;Displays.c: 331:     switch (estado_sequencia02)
[e $U 343  ]
"332
[; ;Displays.c: 332:     {
{
"333
[; ;Displays.c: 333:         case 0:
[e :U 344 ]
"334
[; ;Displays.c: 334:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"335
[; ;Displays.c: 335:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"336
[; ;Displays.c: 336:             estado_sequencia02 = 20;
[e = _estado_sequencia02 -> -> 20 `i `uc ]
"337
[; ;Displays.c: 337:             break;
[e $U 342  ]
"339
[; ;Displays.c: 339:         case 1:
[e :U 345 ]
"340
[; ;Displays.c: 340:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"341
[; ;Displays.c: 341:             display4 = 1;
[e = _display4 -> -> 1 `i `uc ]
"342
[; ;Displays.c: 342:             estado_sequencia02 = 0;
[e = _estado_sequencia02 -> -> 0 `i `uc ]
"343
[; ;Displays.c: 343:             break;
[e $U 342  ]
"345
[; ;Displays.c: 345:         case 4:
[e :U 346 ]
"346
[; ;Displays.c: 346:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"347
[; ;Displays.c: 347:             display4 = 4;
[e = _display4 -> -> 4 `i `uc ]
"348
[; ;Displays.c: 348:             estado_sequencia02 = 1;
[e = _estado_sequencia02 -> -> 1 `i `uc ]
"349
[; ;Displays.c: 349:             break;
[e $U 342  ]
"351
[; ;Displays.c: 351:         case 6:
[e :U 347 ]
"352
[; ;Displays.c: 352:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"353
[; ;Displays.c: 353:             display4 = 6;
[e = _display4 -> -> 6 `i `uc ]
"354
[; ;Displays.c: 354:             estado_sequencia02 = 4;
[e = _estado_sequencia02 -> -> 4 `i `uc ]
"355
[; ;Displays.c: 355:             break;
[e $U 342  ]
"357
[; ;Displays.c: 357:         case 8:
[e :U 348 ]
"358
[; ;Displays.c: 358:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"359
[; ;Displays.c: 359:             display4 = 8;
[e = _display4 -> -> 8 `i `uc ]
"360
[; ;Displays.c: 360:             estado_sequencia02 = 6;
[e = _estado_sequencia02 -> -> 6 `i `uc ]
"361
[; ;Displays.c: 361:             break;
[e $U 342  ]
"363
[; ;Displays.c: 363:         case 9:
[e :U 349 ]
"364
[; ;Displays.c: 364:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"365
[; ;Displays.c: 365:             display4 = 9;
[e = _display4 -> -> 9 `i `uc ]
"366
[; ;Displays.c: 366:             estado_sequencia02 = 8;
[e = _estado_sequencia02 -> -> 8 `i `uc ]
"367
[; ;Displays.c: 367:             break;
[e $U 342  ]
"369
[; ;Displays.c: 369:         case 10:
[e :U 350 ]
"370
[; ;Displays.c: 370:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"371
[; ;Displays.c: 371:             display4 = 10;
[e = _display4 -> -> 10 `i `uc ]
"372
[; ;Displays.c: 372:             estado_sequencia02 = 9;
[e = _estado_sequencia02 -> -> 9 `i `uc ]
"373
[; ;Displays.c: 373:             break;
[e $U 342  ]
"375
[; ;Displays.c: 375:         case 12:
[e :U 351 ]
"376
[; ;Displays.c: 376:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"377
[; ;Displays.c: 377:             display4 = 12;
[e = _display4 -> -> 12 `i `uc ]
"378
[; ;Displays.c: 378:             estado_sequencia02 = 10;
[e = _estado_sequencia02 -> -> 10 `i `uc ]
"379
[; ;Displays.c: 379:             break;
[e $U 342  ]
"381
[; ;Displays.c: 381:         case 14:
[e :U 352 ]
"382
[; ;Displays.c: 382:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"383
[; ;Displays.c: 383:             display4 = 14;
[e = _display4 -> -> 14 `i `uc ]
"384
[; ;Displays.c: 384:             estado_sequencia02 = 12;
[e = _estado_sequencia02 -> -> 12 `i `uc ]
"385
[; ;Displays.c: 385:             break;
[e $U 342  ]
"387
[; ;Displays.c: 387:         case 15:
[e :U 353 ]
"388
[; ;Displays.c: 388:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"389
[; ;Displays.c: 389:             display4 = 15;
[e = _display4 -> -> 15 `i `uc ]
"390
[; ;Displays.c: 390:             estado_sequencia02 = 14;
[e = _estado_sequencia02 -> -> 14 `i `uc ]
"391
[; ;Displays.c: 391:             break;
[e $U 342  ]
"393
[; ;Displays.c: 393:         case 16:
[e :U 354 ]
"394
[; ;Displays.c: 394:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"395
[; ;Displays.c: 395:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"396
[; ;Displays.c: 396:             estado_sequencia02 = 15;
[e = _estado_sequencia02 -> -> 15 `i `uc ]
"397
[; ;Displays.c: 397:             break;
[e $U 342  ]
"399
[; ;Displays.c: 399:         case 18:
[e :U 355 ]
"400
[; ;Displays.c: 400:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"401
[; ;Displays.c: 401:             display4 = 2;
[e = _display4 -> -> 2 `i `uc ]
"402
[; ;Displays.c: 402:             estado_sequencia02 = 16;
[e = _estado_sequencia02 -> -> 16 `i `uc ]
"403
[; ;Displays.c: 403:             break;
[e $U 342  ]
"405
[; ;Displays.c: 405:         case 20:
[e :U 356 ]
"406
[; ;Displays.c: 406:             display3 = 1;
[e = _display3 -> -> 1 `i `uc ]
"407
[; ;Displays.c: 407:             display4 = 4;
[e = _display4 -> -> 4 `i `uc ]
"408
[; ;Displays.c: 408:             estado_sequencia02 = 18;
[e = _estado_sequencia02 -> -> 18 `i `uc ]
"409
[; ;Displays.c: 409:             break;
[e $U 342  ]
"411
[; ;Displays.c: 411:         default:
[e :U 357 ]
"412
[; ;Displays.c: 412:             display3 = 0;
[e = _display3 -> -> 0 `i `uc ]
"413
[; ;Displays.c: 413:             display4 = 0;
[e = _display4 -> -> 0 `i `uc ]
"414
[; ;Displays.c: 414:             estado_sequencia02 = 20;
[e = _estado_sequencia02 -> -> 20 `i `uc ]
"415
[; ;Displays.c: 415:             break;
[e $U 342  ]
"416
[; ;Displays.c: 416:     }
}
[e $U 342  ]
[e :U 343 ]
[e [\ -> _estado_sequencia02 `i , $ -> 0 `i 344
 , $ -> 1 `i 345
 , $ -> 4 `i 346
 , $ -> 6 `i 347
 , $ -> 8 `i 348
 , $ -> 9 `i 349
 , $ -> 10 `i 350
 , $ -> 12 `i 351
 , $ -> 14 `i 352
 , $ -> 15 `i 353
 , $ -> 16 `i 354
 , $ -> 18 `i 355
 , $ -> 20 `i 356
 357 ]
[e :U 342 ]
"417
[; ;Displays.c: 417: }
[e :UE 341 ]
}
