TimeQuest Timing Analyzer report for DDS_RIKEN
Wed Jun 22 12:24:46 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_system'
 15. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 16. Slow 1200mV 85C Model Setup: 'clk_dds'
 17. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk_system'
 20. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 21. Slow 1200mV 85C Model Hold: 'clk_dds'
 22. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 23. Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 32. Slow 1200mV 0C Model Setup: 'clk_system'
 33. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 35. Slow 1200mV 0C Model Setup: 'clk_dds'
 36. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 37. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'clk_system'
 39. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 40. Slow 1200mV 0C Model Hold: 'clk_dds'
 41. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 42. Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 50. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'clk_system'
 52. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 53. Fast 1200mV 0C Model Setup: 'clk_dds'
 54. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 55. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'clk_system'
 57. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 58. Fast 1200mV 0C Model Hold: 'clk_dds'
 59. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 60. Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DDS_RIKEN                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk_dds                                                                                      ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                                                                      ;
; clk_system                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                                                                   ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] } ;
; dds_ram_wrclock                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                                                              ;
; dds_step_to_next_freq_sampled                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                                                                ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                              ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 45.34 MHz  ; 45.34 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 123.27 MHz ; 123.27 MHz      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 232.94 MHz ; 232.94 MHz      ; clk_system                                                                                   ;      ;
; 364.96 MHz ; 364.96 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -11.485 ; -22.346       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -9.022  ; -5066.744     ;
; clk_system                                                                                   ; -8.985  ; -166.563      ;
; dds_ram_wrclock                                                                              ; -2.926  ; -460.718      ;
; clk_dds                                                                                      ; -2.913  ; -157.430      ;
; dds_step_to_next_freq_sampled                                                                ; -1.740  ; -14.914       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.269 ; -0.269        ;
; clk_system                                                                                   ; 0.453  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.466  ; 0.000         ;
; clk_dds                                                                                      ; 0.639  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.733  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.349  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -117.473      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.276 ; -2.436        ;
; clk_dds                                                                                      ; 3.465  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.657 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -11.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.334      ; 12.312     ;
; -11.437 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.346      ; 12.276     ;
; -11.214 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.047      ; 11.754     ;
; -10.967 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.330      ; 11.790     ;
; -10.861 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.617      ; 12.164     ;
; -10.761 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.303      ; 11.750     ;
; -10.320 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.359      ; 11.365     ;
; -9.843  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.604      ; 11.133     ;
; -7.485  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.099      ; 8.077      ;
; -7.162  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.099      ; 7.947      ;
; -3.556  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.508      ; 7.828      ;
; -3.259  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.508      ; 7.724      ;
; -3.158  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.508      ; 7.930      ;
; -2.864  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.508      ; 7.829      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.661      ;
; -9.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.661      ;
; -9.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.661      ;
; -9.008 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.646      ;
; -9.008 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.646      ;
; -9.008 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.646      ;
; -9.008 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.646      ;
; -9.008 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.646      ;
; -8.597 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[15] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 9.650      ;
; -8.571 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.710      ;
; -8.571 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.710      ;
; -8.571 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.710      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.695      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.695      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.695      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.695      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.695      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.649      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.649      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.649      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.649      ;
; -8.557 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.649      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.631      ;
; -8.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.339      ; 9.583      ;
; -8.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[10]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 9.008      ;
; -8.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[11]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 9.008      ;
; -8.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 13.178     ;
; -8.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 13.178     ;
; -8.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 13.178     ;
; -8.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 13.163     ;
; -8.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 13.163     ;
; -8.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 13.163     ;
; -8.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 13.163     ;
; -8.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 13.163     ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 9.371      ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 9.371      ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 9.371      ;
; -8.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.340      ; 9.371      ;
; -8.293 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 9.404      ;
; -8.293 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 9.404      ;
; -8.293 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 9.404      ;
; -8.293 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[31] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 9.404      ;
; -8.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.090     ;
; -8.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.090     ;
; -8.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.090     ;
; -8.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 9.386      ;
; -8.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[29] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 9.386      ;
; -8.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 9.386      ;
; -8.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 9.386      ;
; -8.271 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.147     ; 13.075     ;
; -8.271 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.147     ; 13.075     ;
; -8.271 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.147     ; 13.075     ;
; -8.271 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.147     ; 13.075     ;
; -8.271 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.147     ; 13.075     ;
; -8.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.148     ; 13.070     ;
; -8.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.148     ; 13.070     ;
; -8.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.148     ; 13.070     ;
; -8.253 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 13.055     ;
; -8.253 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 13.055     ;
; -8.253 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 13.055     ;
; -8.253 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 13.055     ;
; -8.253 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 13.055     ;
; -8.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[15]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.086     ; 8.847      ;
; -8.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[14]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.086     ; 8.847      ;
; -8.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[12]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.086     ; 8.847      ;
; -8.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_phase_var[13]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.086     ; 8.847      ;
; -8.202 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.008     ;
; -8.202 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.008     ;
; -8.202 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.008     ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 12.993     ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 12.993     ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 12.993     ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 12.993     ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 12.993     ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.143     ; 12.982     ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.143     ; 12.982     ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.143     ; 12.982     ;
; -8.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.144     ; 12.967     ;
; -8.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.144     ; 12.967     ;
; -8.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.144     ; 12.967     ;
; -8.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.144     ; 12.967     ;
; -8.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.144     ; 12.967     ;
; -8.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.159     ; 12.950     ;
; -8.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[22] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.159     ; 12.950     ;
; -8.158 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[23] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.159     ; 12.950     ;
; -8.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[15] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 9.699      ;
; -8.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.160     ; 12.935     ;
; -8.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.160     ; 12.935     ;
; -8.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.160     ; 12.935     ;
; -8.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.160     ; 12.935     ;
; -8.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.160     ; 12.935     ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -8.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds      ; clk_system  ; 1.000        ; -0.294     ; 9.682      ;
; -8.885 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds      ; clk_system  ; 1.000        ; -0.608     ; 9.268      ;
; -8.444 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds      ; clk_system  ; 1.000        ; -0.552     ; 8.883      ;
; -8.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds      ; clk_system  ; 1.000        ; -0.307     ; 8.734      ;
; -7.322 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds      ; clk_system  ; 1.000        ; -0.812     ; 7.501      ;
; -3.293 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 4.209      ;
; -3.062 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.978      ;
; -3.043 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.959      ;
; -2.455 ; subcount[2]                                                                                                  ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.378      ;
; -2.452 ; subcount[2]                                                                                                  ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.375      ;
; -2.428 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[0]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.369      ;
; -2.428 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[3]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.369      ;
; -2.428 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.369      ;
; -2.428 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.369      ;
; -2.426 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[0]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.367      ;
; -2.426 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[3]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.367      ;
; -2.426 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.367      ;
; -2.426 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.367      ;
; -2.414 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.843      ;
; -2.410 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.349      ;
; -2.410 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.349      ;
; -2.408 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.347      ;
; -2.408 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.347      ;
; -2.333 ; subcount[13]                                                                                                 ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.256      ;
; -2.329 ; subcount[2]                                                                                                  ; subcount[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.252      ;
; -2.328 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system   ; clk_system  ; 1.000        ; -0.081     ; 3.248      ;
; -2.328 ; subcount[2]                                                                                                  ; subcount[5]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.251      ;
; -2.327 ; subcount[2]                                                                                                  ; subcount[4]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.250      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.324 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.264      ;
; -2.323 ; subcount[13]                                                                                                 ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.246      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.322 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.061     ; 3.262      ;
; -2.315 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.744      ;
; -2.314 ; subcount[15]                                                                                                 ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.237      ;
; -2.304 ; subcount[15]                                                                                                 ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.227      ;
; -2.299 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.728      ;
; -2.291 ; ram_process_count[1]                                                                                         ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.079     ; 3.213      ;
; -2.268 ; write_ram_address[1]                                                                                         ; write_ram_address[12] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.697      ;
; -2.265 ; ram_process_count[2]                                                                                         ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.079     ; 3.187      ;
; -2.248 ; subcount[14]                                                                                                 ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.171      ;
; -2.246 ; subcount[10]                                                                                                 ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.169      ;
; -2.245 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.161      ;
; -2.243 ; subcount[12]                                                                                                 ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.166      ;
; -2.240 ; subcount[10]                                                                                                 ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.163      ;
; -2.238 ; subcount[14]                                                                                                 ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.161      ;
; -2.238 ; write_ram_address[1]                                                                                         ; write_ram_address[13] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.667      ;
; -2.233 ; subcount[12]                                                                                                 ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.156      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[14] ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[13] ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[12] ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[11] ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[10] ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[9]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[8]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.209 ; ram_process_count[3]                                                                                         ; write_ram_address[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.148      ;
; -2.197 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[14] ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.113      ;
; -2.197 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[13] ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.113      ;
; -2.195 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.111      ;
; -2.195 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system   ; clk_system  ; 1.000        ; -0.085     ; 3.111      ;
; -2.181 ; subcount[8]                                                                                                  ; ram_process_count[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.104      ;
; -2.178 ; write_ram_address[2]                                                                                         ; write_ram_address[14] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.607      ;
; -2.178 ; subcount[8]                                                                                                  ; ram_process_count[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.101      ;
; -2.176 ; subcount[13]                                                                                                 ; subcount[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.099      ;
; -2.175 ; subcount[13]                                                                                                 ; subcount[4]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.098      ;
; -2.175 ; subcount[13]                                                                                                 ; subcount[5]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.098      ;
; -2.173 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[0]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.114      ;
; -2.173 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[3]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.114      ;
; -2.173 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.114      ;
; -2.173 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system   ; clk_system  ; 1.000        ; -0.060     ; 3.114      ;
; -2.169 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.598      ;
; -2.166 ; subcount[0]                                                                                                  ; subcount[15]          ; clk_system   ; clk_system  ; 1.000        ; -0.080     ; 3.087      ;
; -2.157 ; subcount[15]                                                                                                 ; subcount[1]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.080      ;
; -2.156 ; subcount[15]                                                                                                 ; subcount[4]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.079      ;
; -2.156 ; subcount[15]                                                                                                 ; subcount[5]           ; clk_system   ; clk_system  ; 1.000        ; -0.078     ; 3.079      ;
; -2.155 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.094      ;
; -2.155 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.062     ; 3.094      ;
; -2.153 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system   ; clk_system  ; 1.000        ; -0.572     ; 2.582      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.926 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.961      ; 4.435      ;
; -2.926 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.429      ;
; -2.926 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.429      ;
; -2.801 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.313      ;
; -2.801 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.307      ;
; -2.801 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.307      ;
; -2.794 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.951      ; 4.293      ;
; -2.794 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.945      ; 4.287      ;
; -2.794 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.945      ; 4.287      ;
; -2.791 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.965      ; 4.304      ;
; -2.791 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.298      ;
; -2.791 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.298      ;
; -2.790 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.970      ; 4.308      ;
; -2.790 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.970      ; 4.308      ;
; -2.789 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.976      ; 4.313      ;
; -2.761 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.949      ; 4.258      ;
; -2.761 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.943      ; 4.252      ;
; -2.761 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.943      ; 4.252      ;
; -2.751 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.961      ; 4.260      ;
; -2.751 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.254      ;
; -2.751 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.254      ;
; -2.711 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.963      ; 4.222      ;
; -2.711 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.957      ; 4.216      ;
; -2.711 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.957      ; 4.216      ;
; -2.707 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.219      ;
; -2.707 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.213      ;
; -2.707 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.213      ;
; -2.700 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.212      ;
; -2.700 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.206      ;
; -2.700 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.206      ;
; -2.671 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.183      ;
; -2.671 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.177      ;
; -2.671 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.177      ;
; -2.666 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.173      ;
; -2.666 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.167      ;
; -2.666 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.167      ;
; -2.661 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.965      ; 4.174      ;
; -2.661 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.168      ;
; -2.661 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.168      ;
; -2.660 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.952      ; 4.160      ;
; -2.660 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.946      ; 4.154      ;
; -2.660 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.946      ; 4.154      ;
; -2.658 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.976      ; 4.182      ;
; -2.658 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.970      ; 4.176      ;
; -2.658 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.970      ; 4.176      ;
; -2.652 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.164      ;
; -2.652 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.158      ;
; -2.652 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.158      ;
; -2.643 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.150      ;
; -2.643 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.144      ;
; -2.643 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.144      ;
; -2.641 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.148      ;
; -2.641 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.148      ;
; -2.640 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.965      ; 4.153      ;
; -2.631 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.961      ; 4.140      ;
; -2.631 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.134      ;
; -2.631 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.134      ;
; -2.630 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.142      ;
; -2.630 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.136      ;
; -2.630 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.136      ;
; -2.629 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.974      ; 4.151      ;
; -2.629 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.968      ; 4.145      ;
; -2.629 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.968      ; 4.145      ;
; -2.625 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.126      ;
; -2.625 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.947      ; 4.120      ;
; -2.625 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.947      ; 4.120      ;
; -2.623 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.129      ;
; -2.623 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.952      ; 4.123      ;
; -2.623 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.952      ; 4.123      ;
; -2.620 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.960      ; 4.128      ;
; -2.620 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.960      ; 4.128      ;
; -2.619 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.966      ; 4.133      ;
; -2.619 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.951      ; 4.118      ;
; -2.619 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.945      ; 4.112      ;
; -2.619 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.945      ; 4.112      ;
; -2.618 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.962      ; 4.128      ;
; -2.618 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.956      ; 4.122      ;
; -2.618 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.956      ; 4.122      ;
; -2.605 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.959      ; 4.112      ;
; -2.605 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.106      ;
; -2.605 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.106      ;
; -2.604 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.953      ; 4.105      ;
; -2.604 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.947      ; 4.099      ;
; -2.604 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.947      ; 4.099      ;
; -2.596 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.962      ; 4.106      ;
; -2.596 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.956      ; 4.100      ;
; -2.596 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.956      ; 4.100      ;
; -2.591 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.103      ;
; -2.591 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.097      ;
; -2.591 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.958      ; 4.097      ;
; -2.589 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.092      ;
; -2.589 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.955      ; 4.092      ;
; -2.588 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.961      ; 4.097      ;
; -2.586 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.949      ; 4.083      ;
; -2.586 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.943      ; 4.077      ;
; -2.586 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.943      ; 4.077      ;
; -2.582 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.972      ; 4.102      ;
; -2.582 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.966      ; 4.096      ;
; -2.582 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.966      ; 4.096      ;
; -2.577 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.964      ; 4.089      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.913 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.221      ;
; -2.835 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.142      ;
; -2.777 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.085      ;
; -2.762 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.056      ;
; -2.754 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.056      ;
; -2.719 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 4.007      ;
; -2.699 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.996      ;
; -2.699 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.006      ;
; -2.682 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.984      ;
; -2.676 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.974      ;
; -2.674 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.981      ;
; -2.659 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.952      ;
; -2.658 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.954      ;
; -2.657 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.945      ;
; -2.655 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.947      ;
; -2.655 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.945      ;
; -2.650 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.950      ;
; -2.646 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.952      ;
; -2.644 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.941      ;
; -2.628 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.937      ;
; -2.627 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.922      ;
; -2.614 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.922      ;
; -2.601 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.899      ;
; -2.598 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.911      ;
; -2.597 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.890      ;
; -2.584 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.878      ;
; -2.583 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.883      ;
; -2.582 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.879      ;
; -2.577 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.881      ;
; -2.572 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.354      ; 3.964      ;
; -2.565 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.864      ;
; -2.565 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.860      ;
; -2.563 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.857      ;
; -2.563 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.860      ;
; -2.555 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.861      ;
; -2.555 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.857      ;
; -2.544 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.846      ;
; -2.543 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.848      ;
; -2.538 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.845      ;
; -2.535 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.831      ;
; -2.532 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.822      ;
; -2.521 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.819      ;
; -2.521 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.821      ;
; -2.520 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.822      ;
; -2.515 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.819      ;
; -2.514 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.814      ;
; -2.512 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.824      ;
; -2.498 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.809      ;
; -2.491 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.787      ;
; -2.483 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.785      ;
; -2.482 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.784      ;
; -2.478 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.786      ;
; -2.477 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.775      ;
; -2.476 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.776      ;
; -2.465 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.763      ;
; -2.458 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.760      ;
; -2.456 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.748      ;
; -2.451 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.758      ;
; -2.449 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.747      ;
; -2.449 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.354      ; 3.841      ;
; -2.448 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.082      ; 3.568      ;
; -2.448 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.742      ;
; -2.447 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.753      ;
; -2.442 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.741      ;
; -2.435 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.343      ; 3.816      ;
; -2.429 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.738      ;
; -2.426 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.728      ;
; -2.421 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.728      ;
; -2.420 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.723      ;
; -2.420 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.725      ;
; -2.411 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.330      ; 3.779      ;
; -2.399 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.712      ;
; -2.398 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.696      ;
; -2.395 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.703      ;
; -2.381 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.682      ;
; -2.376 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.688      ;
; -2.373 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.343      ; 3.754      ;
; -2.368 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.664      ;
; -2.364 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.384      ; 3.786      ;
; -2.363 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.648      ;
; -2.362 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.673      ;
; -2.356 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.662      ;
; -2.341 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.629      ;
; -2.328 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.635      ;
; -2.322 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.620      ;
; -2.320 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.453      ;
; -2.311 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.613      ;
; -2.307 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.597      ;
; -2.299 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.607      ;
; -2.299 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.596      ;
; -2.289 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.578      ;
; -2.289 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.595      ;
; -2.289 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.577      ;
; -2.286 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.578      ;
; -2.281 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.414      ;
; -2.274 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.571      ;
; -2.272 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.581      ;
; -2.267 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.400      ;
; -2.265 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.082      ; 3.385      ;
; -2.265 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.095      ; 3.398      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.740 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.661      ;
; -1.717 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.638      ;
; -1.630 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.551      ;
; -1.594 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.515      ;
; -1.571 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.492      ;
; -1.531 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.452      ;
; -1.515 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.436      ;
; -1.498 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.419      ;
; -1.485 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.406      ;
; -1.484 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.405      ;
; -1.454 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.375      ;
; -1.448 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.369      ;
; -1.425 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.346      ;
; -1.395 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.385 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.306      ;
; -1.369 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.290      ;
; -1.367 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.288      ;
; -1.352 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.273      ;
; -1.339 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.260      ;
; -1.338 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.259      ;
; -1.322 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.243      ;
; -1.309 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.230      ;
; -1.308 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.229      ;
; -1.302 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.223      ;
; -1.279 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.200      ;
; -1.249 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.249 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.239 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.160      ;
; -1.223 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.144      ;
; -1.222 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.143      ;
; -1.221 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.142      ;
; -1.206 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.127      ;
; -1.195 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.116      ;
; -1.193 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.114      ;
; -1.192 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.113      ;
; -1.176 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.097      ;
; -1.163 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.084      ;
; -1.162 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.083      ;
; -1.156 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.077      ;
; -1.133 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.054      ;
; -1.103 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.096 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.096 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.093 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.014      ;
; -1.080 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.001      ;
; -1.077 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.998      ;
; -1.076 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.997      ;
; -1.075 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.996      ;
; -1.049 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.970      ;
; -1.047 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.968      ;
; -1.046 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.967      ;
; -1.019 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.940      ;
; -1.017 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.938      ;
; -1.016 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.937      ;
; -0.957 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.957 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.950 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.950 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.947 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.868      ;
; -0.934 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.934 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.931 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.852      ;
; -0.930 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.929 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.850      ;
; -0.891 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.812      ;
; -0.549 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.470      ;
; -0.507 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.428      ;
; -0.397 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.318      ;
; -0.373 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.373 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.365 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.365 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.362 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.283      ;
; -0.350 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.271      ;
; -0.348 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.269      ;
; -0.347 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.268      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.269 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.764      ;
; 0.213  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 0.746      ;
; 0.434  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.445  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.446  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.453  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.510  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.525  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.526  ; old_freq[57]                                                                                 ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527  ; old_freq[1]                                                                                  ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527  ; old_freq[9]                                                                                  ; adder_input[9]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; old_freq[18]                                                                                 ; adder_input[18]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; old_freq[6]                                                                                  ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; old_freq[7]                                                                                  ; adder_input[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; old_freq[15]                                                                                 ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; old_freq[55]                                                                                 ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529  ; old_freq[2]                                                                                  ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529  ; old_freq[59]                                                                                 ; adder_input[59]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529  ; old_freq[61]                                                                                 ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.530  ; old_freq[53]                                                                                 ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.642  ; main_frequency_var[63]                                                                       ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644  ; main_frequency_var[2]                                                                        ; main_frequency[2]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644  ; main_frequency_var[40]                                                                       ; main_frequency[40]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644  ; main_frequency_var[44]                                                                       ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644  ; main_frequency_var[46]                                                                       ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644  ; main_frequency_var[49]                                                                       ; main_frequency[49]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644  ; main_frequency_var[34]                                                                       ; main_frequency[34]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645  ; main_frequency_var[17]                                                                       ; main_frequency[17]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645  ; main_frequency_var[1]                                                                        ; main_frequency[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645  ; main_frequency_var[7]                                                                        ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645  ; main_frequency_var[38]                                                                       ; main_frequency[38]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645  ; main_frequency_var[52]                                                                       ; main_frequency[52]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646  ; main_frequency_var[31]                                                                       ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646  ; main_frequency_var[3]                                                                        ; main_frequency[3]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646  ; main_frequency_var[51]                                                                       ; main_frequency[51]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646  ; main_frequency_var[54]                                                                       ; main_frequency[54]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646  ; main_frequency_var[33]                                                                       ; main_frequency[33]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.647  ; main_frequency_var[18]                                                                       ; main_frequency[18]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647  ; main_frequency_var[26]                                                                       ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.647  ; main_frequency_var[15]                                                                       ; main_frequency[15]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.647  ; main_frequency_var[48]                                                                       ; main_frequency[48]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.650  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.698      ;
; 0.673  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[31]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.721      ;
; 0.678  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.726      ;
; 0.695  ; old_amp[3]                                                                                   ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.698  ; old_amp[6]                                                                                   ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.701  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.705  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.705  ; main_phase_var[12]                                                                           ; par_data[12]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.706  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.016      ;
; 0.714  ; main_phase_var[13]                                                                           ; par_data[13]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.720  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.012      ;
; 0.723  ; old_amp[5]                                                                                   ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.726  ; old_amp[9]                                                                                   ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726  ; old_freq[10]                                                                                 ; adder_input[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726  ; old_freq[56]                                                                                 ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726  ; old_freq[63]                                                                                 ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.774      ;
; 0.727  ; old_freq[8]                                                                                  ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.728  ; old_amp[11]                                                                                  ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.738  ; main_count[5]                                                                                ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.048      ;
; 0.742  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.054      ;
; 0.742  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.745      ;
; 0.743  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.744  ; main_frequency_var[4]                                                                        ; main_frequency[4]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.746  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.749  ; old_freq[2]                                                                                  ; main_frequency_var[2]    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.760  ; main_count[2]                                                                                ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.070      ;
; 0.762  ; main_frequency_var[9]                                                                        ; main_frequency[9]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.079      ;
; 0.768  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.453 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[1]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.559 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.852      ;
; 0.698 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 0.991      ;
; 0.717 ; write_ram_address[7]                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.010      ;
; 0.735 ; write_ram_address[4]                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.026      ;
; 0.744 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.055      ;
; 0.745 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.056      ;
; 0.746 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.040      ;
; 0.762 ; count_serial[3]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; count_serial[1]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; subcount[3]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; subcount[11]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; subcount[13]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; subcount[15]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; subcount[2]                                                                                  ; subcount[2]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; subcount[6]                                                                                  ; subcount[6]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; subcount[7]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; subcount[9]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; subcount[14]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; subcount[12]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; subcount[8]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; subcount[10]                                                                                 ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.080      ;
; 0.817 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.110      ;
; 0.824 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.115      ;
; 0.835 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.128      ;
; 0.857 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 2.706      ; 4.056      ;
; 0.864 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.157      ;
; 0.869 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.162      ;
; 0.913 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.206      ;
; 0.915 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.208      ;
; 0.915 ; write_ram_address[3]                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.208      ;
; 0.917 ; write_ram_address[5]                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.210      ;
; 0.972 ; count_serial[0]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.264      ;
; 0.980 ; write_ram_address[12]                                                                        ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.273      ;
; 0.993 ; count_serial[0]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.285      ;
; 1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 2.728      ; 4.233      ;
; 1.050 ; count_serial[2]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.342      ;
; 1.057 ; count_serial[4]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.349      ;
; 1.058 ; temp_var                                                                                     ; temp_var              ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.349      ;
; 1.076 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.369      ;
; 1.098 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.409      ;
; 1.107 ; write_ram_address[0]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.418      ;
; 1.116 ; write_ram_address[0]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.427      ;
; 1.118 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; subcount[13]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; subcount[11]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; subcount[7]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; subcount[9]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; subcount[2]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; subcount[6]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; -0.500       ; 2.706      ; 3.827      ;
; 1.128 ; subcount[14]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; subcount[10]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; subcount[12]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; subcount[8]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; subcount[6]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.429      ;
; 1.138 ; subcount[12]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; subcount[10]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; subcount[8]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.148 ; count_serial[3]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.441      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.764 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.799 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.091      ;
; 0.952 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.244      ;
; 0.997 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.289      ;
; 1.118 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.153 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.445      ;
; 1.249 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.275 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.290 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.582      ;
; 1.306 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.598      ;
; 1.330 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.622      ;
; 1.353 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.645      ;
; 1.389 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.398 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.406 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.408 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.700      ;
; 1.415 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.446 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.738      ;
; 1.470 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.762      ;
; 1.493 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.785      ;
; 1.529 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.529 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.538 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.546 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.548 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.840      ;
; 1.555 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.555 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.586 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.878      ;
; 1.610 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.902      ;
; 1.633 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.925      ;
; 1.669 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.961      ;
; 1.678 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.970      ;
; 1.686 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.978      ;
; 1.695 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.987      ;
; 1.750 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.042      ;
; 1.773 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.065      ;
; 1.890 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.182      ;
; 1.913 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.205      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.639 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.621      ; 1.544      ;
; 0.748 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.526      ;
; 0.756 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.534      ;
; 0.759 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.541      ;
; 0.763 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.541      ;
; 0.773 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.549      ;
; 0.789 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.559      ;
; 0.791 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.621      ; 1.696      ;
; 0.793 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.570      ;
; 0.795 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.571      ;
; 0.795 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.565      ;
; 0.798 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.567      ;
; 0.798 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.580      ;
; 0.799 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.576      ;
; 0.800 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.568      ;
; 0.807 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.589      ;
; 0.807 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.584      ;
; 0.815 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.593      ;
; 0.824 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.594      ;
; 0.825 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.594      ;
; 0.825 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.607      ;
; 0.826 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.603      ;
; 0.832 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.601      ;
; 0.836 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.612      ;
; 0.838 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.616      ;
; 0.842 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.619      ;
; 0.844 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.620      ;
; 0.844 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.622      ;
; 0.845 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.623      ;
; 0.856 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.634      ;
; 0.862 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.644      ;
; 0.868 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.638      ;
; 0.869 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.639      ;
; 0.875 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.644      ;
; 0.883 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.665      ;
; 0.895 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.663      ;
; 0.899 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.578      ; 1.761      ;
; 0.903 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.621      ; 1.808      ;
; 0.910 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.590      ; 1.784      ;
; 0.920 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.485      ; 1.689      ;
; 0.924 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.692      ;
; 0.940 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.710      ;
; 0.954 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.594      ; 1.832      ;
; 0.993 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.877      ; 2.154      ;
; 1.012 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.565      ; 1.861      ;
; 1.014 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.877      ; 2.175      ;
; 1.049 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.831      ;
; 1.065 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.847      ;
; 1.069 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.847      ;
; 1.093 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.877      ; 2.254      ;
; 1.095 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.871      ;
; 1.108 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.190      ; 1.540      ;
; 1.117 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.895      ;
; 1.126 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.894      ;
; 1.126 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.904      ;
; 1.127 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.904      ;
; 1.131 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.897      ;
; 1.136 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.914      ;
; 1.140 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.915      ;
; 1.143 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.921      ;
; 1.150 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 1.913      ;
; 1.153 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.921      ;
; 1.157 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.929      ;
; 1.158 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.940      ;
; 1.159 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.937      ;
; 1.162 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.940      ;
; 1.162 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.928      ;
; 1.165 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.935      ;
; 1.166 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.936      ;
; 1.169 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.936      ;
; 1.169 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.939      ;
; 1.174 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.940      ;
; 1.176 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.942      ;
; 1.177 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.947      ;
; 1.178 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 1.941      ;
; 1.178 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 1.941      ;
; 1.178 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.948      ;
; 1.179 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.957      ;
; 1.180 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.947      ;
; 1.183 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.958      ;
; 1.185 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.951      ;
; 1.185 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.963      ;
; 1.186 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.479      ; 1.949      ;
; 1.186 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.961      ;
; 1.187 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.478      ; 1.949      ;
; 1.187 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.959      ;
; 1.192 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.968      ;
; 1.192 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.964      ;
; 1.192 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.962      ;
; 1.193 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.968      ;
; 1.193 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.970      ;
; 1.195 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.961      ;
; 1.197 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.565      ; 2.046      ;
; 1.197 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.963      ;
; 1.197 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.967      ;
; 1.199 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.977      ;
; 1.200 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.966      ;
; 1.201 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.973      ;
; 1.201 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.969      ;
; 1.204 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.482      ; 1.970      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.733 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 1.725      ;
; 0.741 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 1.733      ;
; 0.754 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.217      ; 1.745      ;
; 0.842 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.249      ; 1.865      ;
; 0.907 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.249      ; 1.930      ;
; 0.967 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 1.966      ;
; 0.990 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.223      ; 1.987      ;
; 1.011 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.223      ; 2.008      ;
; 1.012 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.013      ;
; 1.029 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.219      ; 2.022      ;
; 1.033 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.223      ; 2.030      ;
; 1.034 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.026      ;
; 1.034 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.032      ;
; 1.035 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.031      ;
; 1.037 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.036      ;
; 1.038 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.228      ; 2.040      ;
; 1.045 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.219      ; 2.038      ;
; 1.048 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.237      ; 2.059      ;
; 1.049 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.048      ;
; 1.051 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.050      ;
; 1.054 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.219      ; 2.047      ;
; 1.056 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.048      ;
; 1.056 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.238      ; 2.068      ;
; 1.060 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.226      ; 2.060      ;
; 1.062 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.058      ;
; 1.072 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.217      ; 2.063      ;
; 1.077 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.223      ; 2.074      ;
; 1.080 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.078      ;
; 1.088 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.080      ;
; 1.096 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.094      ;
; 1.110 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.249      ; 2.133      ;
; 1.111 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.110      ;
; 1.123 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.228      ; 2.125      ;
; 1.125 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.126      ;
; 1.128 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.217      ; 2.119      ;
; 1.133 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.235      ; 2.142      ;
; 1.149 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.234      ; 2.157      ;
; 1.155 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.235      ; 2.164      ;
; 1.204 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.250      ; 2.228      ;
; 1.207 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.242      ; 2.223      ;
; 1.208 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.204      ;
; 1.212 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 1.736      ;
; 1.223 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.250      ; 2.247      ;
; 1.228 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.251      ; 2.253      ;
; 1.242 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.246      ; 2.262      ;
; 1.247 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.251      ; 2.272      ;
; 1.264 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.248      ; 2.286      ;
; 1.269 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.250      ; 2.293      ;
; 1.270 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.228      ; 2.272      ;
; 1.273 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.265      ;
; 1.279 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.280      ;
; 1.280 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.279      ;
; 1.281 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.241      ; 2.296      ;
; 1.283 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.226      ; 2.283      ;
; 1.287 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.228      ; 2.289      ;
; 1.290 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.250      ; 2.314      ;
; 1.294 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.292      ;
; 1.294 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.236      ; 2.304      ;
; 1.295 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.296      ;
; 1.295 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.251      ; 2.320      ;
; 1.298 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.296      ;
; 1.305 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.301      ;
; 1.306 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.236      ; 2.316      ;
; 1.307 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.246      ; 2.327      ;
; 1.310 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.308      ;
; 1.311 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.307      ;
; 1.312 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.311      ;
; 1.312 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.310      ;
; 1.312 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.251      ; 2.337      ;
; 1.315 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.234      ; 2.323      ;
; 1.316 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.314      ;
; 1.319 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.226      ; 2.319      ;
; 1.323 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.319      ;
; 1.323 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.234      ; 2.331      ;
; 1.325 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.326      ;
; 1.325 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.234      ; 2.333      ;
; 1.325 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.237      ; 2.336      ;
; 1.326 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.318      ;
; 1.329 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.248      ; 2.351      ;
; 1.330 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.322      ;
; 1.332 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.324      ;
; 1.333 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.228      ; 2.335      ;
; 1.333 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.226      ; 2.333      ;
; 1.336 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.253      ; 2.363      ;
; 1.336 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.328      ;
; 1.336 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.235      ; 2.345      ;
; 1.336 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.249      ; 2.359      ;
; 1.339 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.331      ;
; 1.340 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.227      ; 2.341      ;
; 1.340 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.222      ; 2.336      ;
; 1.340 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.235      ; 2.349      ;
; 1.341 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.236      ; 2.351      ;
; 1.341 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.339      ;
; 1.343 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.225      ; 2.342      ;
; 1.345 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.224      ; 2.343      ;
; 1.346 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.241      ; 2.361      ;
; 1.347 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.235      ; 2.356      ;
; 1.347 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.217      ; 2.338      ;
; 1.349 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.218      ; 2.341      ;
; 1.352 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.226      ; 2.352      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.349 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.331      ; 6.941      ;
; 1.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.330      ; 6.984      ;
; 1.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.331      ; 6.848      ;
; 1.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.330      ; 6.850      ;
; 4.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.054      ; 6.320      ;
; 5.486 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.053      ; 7.069      ;
; 8.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.521      ; 10.079     ;
; 8.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.286      ; 10.328     ;
; 8.894 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.232      ; 10.656     ;
; 8.923 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.257      ; 10.710     ;
; 8.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.534      ; 11.008     ;
; 9.145 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.985      ; 10.660     ;
; 9.325 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.272      ; 11.127     ;
; 9.376 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.261      ; 11.167     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 47.52 MHz  ; 47.52 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 118.96 MHz ; 118.96 MHz      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 243.55 MHz ; 243.55 MHz      ; clk_system                                                                                   ;      ;
; 402.09 MHz ; 402.09 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -10.982 ; -21.338       ;
; clk_system                                                                                   ; -8.422  ; -152.345      ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.211  ; -4568.883     ;
; dds_ram_wrclock                                                                              ; -2.722  ; -431.324      ;
; clk_dds                                                                                      ; -2.663  ; -142.311      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487  ; -12.544       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.360 ; -0.360        ;
; clk_system                                                                                   ; 0.403  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.418  ; 0.000         ;
; clk_dds                                                                                      ; 0.548  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.743  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.248  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -117.473      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.305 ; -1.905        ;
; clk_dds                                                                                      ; 3.376  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.636 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.122      ; 11.676     ;
; -10.946 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.132      ; 11.650     ;
; -10.715 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.865      ; 11.152     ;
; -10.504 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.112      ; 11.188     ;
; -10.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.374      ; 11.474     ;
; -10.239 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.089      ; 11.072     ;
; -9.824  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.142      ; 10.710     ;
; -9.399  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.362      ; 10.505     ;
; -7.233  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.914      ; 7.719      ;
; -6.889  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.914      ; 7.547      ;
; -3.703  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.021      ; 7.546      ;
; -3.362  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.021      ; 7.377      ;
; -3.270  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.021      ; 7.613      ;
; -2.930  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.021      ; 7.445      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.422 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.295     ; 9.119      ;
; -8.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.580     ; 8.717      ;
; -7.890 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.527     ; 8.355      ;
; -7.488 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.307     ; 8.173      ;
; -6.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.755     ; 7.156      ;
; -3.106 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 4.033      ;
; -2.864 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.791      ;
; -2.756 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.683      ;
; -2.271 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.221      ;
; -2.271 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.221      ;
; -2.271 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.221      ;
; -2.271 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.221      ;
; -2.258 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 3.206      ;
; -2.258 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 3.206      ;
; -2.252 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.202      ;
; -2.252 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.202      ;
; -2.252 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.202      ;
; -2.252 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.202      ;
; -2.247 ; subcount[2]                                                                                                  ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.179      ;
; -2.239 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 3.187      ;
; -2.239 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 3.187      ;
; -2.230 ; subcount[2]                                                                                                  ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.162      ;
; -2.182 ; subcount[13]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.114      ;
; -2.165 ; subcount[13]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.097      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.163 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.113      ;
; -2.155 ; subcount[15]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.087      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.144 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 3.094      ;
; -2.138 ; subcount[15]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.070      ;
; -2.127 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.058      ;
; -2.112 ; ram_process_count[2]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.043      ;
; -2.108 ; subcount[12]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.040      ;
; -2.093 ; subcount[2]                                                                                                  ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.025      ;
; -2.092 ; subcount[2]                                                                                                  ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.024      ;
; -2.091 ; subcount[2]                                                                                                  ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.023      ;
; -2.091 ; subcount[12]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.023      ;
; -2.090 ; subcount[14]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.022      ;
; -2.073 ; subcount[14]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.005      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; ram_process_count[3]                                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; subcount[10]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.994      ;
; -2.060 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.537     ; 2.525      ;
; -2.045 ; subcount[10]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.977      ;
; -2.035 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.962      ;
; -2.034 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 2.984      ;
; -2.034 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 2.984      ;
; -2.034 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 2.984      ;
; -2.034 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.052     ; 2.984      ;
; -2.033 ; ram_process_count[1]                                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.964      ;
; -2.028 ; subcount[13]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.960      ;
; -2.027 ; subcount[13]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.959      ;
; -2.026 ; subcount[13]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.958      ;
; -2.021 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 2.969      ;
; -2.021 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.054     ; 2.969      ;
; -2.012 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.939      ;
; -2.012 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.939      ;
; -2.001 ; subcount[15]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.933      ;
; -2.000 ; subcount[15]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.932      ;
; -1.999 ; subcount[15]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.931      ;
; -1.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 2.352      ; 5.090      ;
; -1.993 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.920      ;
; -1.993 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.920      ;
; -1.983 ; subcount[8]                                                                                                  ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.915      ;
; -1.981 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.537     ; 2.446      ;
; -1.980 ; ram_process_count[2]                                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.911      ;
; -1.970 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.537     ; 2.435      ;
; -1.966 ; subcount[8]                                                                                                  ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.898      ;
; -1.954 ; subcount[12]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.886      ;
; -1.953 ; subcount[12]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.885      ;
; -1.952 ; subcount[12]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.884      ;
; -1.936 ; subcount[14]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.868      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -8.211 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.938      ;
; -8.211 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.938      ;
; -8.211 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.938      ;
; -8.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.916      ;
; -8.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.916      ;
; -8.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.916      ;
; -8.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.916      ;
; -8.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.916      ;
; -7.895 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.122      ;
; -7.895 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.122      ;
; -7.895 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.122      ;
; -7.890 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 8.978      ;
; -7.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.100      ;
; -7.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.100      ;
; -7.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.100      ;
; -7.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.100      ;
; -7.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.100      ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 8.927      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.923      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.923      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.923      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.923      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.923      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.766 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.891      ;
; -7.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 8.769      ;
; -7.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 8.769      ;
; -7.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 8.769      ;
; -7.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 8.769      ;
; -7.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.447      ; 8.743      ;
; -7.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.447      ; 8.743      ;
; -7.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.447      ; 8.743      ;
; -7.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.447      ; 8.743      ;
; -7.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 8.744      ;
; -7.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 8.744      ;
; -7.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 8.744      ;
; -7.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 8.744      ;
; -7.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[10]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 8.284      ;
; -7.589 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 8.284      ;
; -7.574 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 9.162      ;
; -7.520 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.399      ; 9.111      ;
; -7.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.107      ;
; -7.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.107      ;
; -7.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.107      ;
; -7.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.107      ;
; -7.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.107      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.433      ; 9.075      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.559      ;
; -7.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 8.146      ;
; -7.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[14]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 8.146      ;
; -7.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[12]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 8.146      ;
; -7.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[13]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 8.146      ;
; -7.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 8.953      ;
; -7.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 8.953      ;
; -7.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 8.953      ;
; -7.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 8.953      ;
; -7.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.447      ; 8.927      ;
; -7.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.447      ; 8.927      ;
; -7.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.447      ; 8.927      ;
; -7.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.447      ; 8.927      ;
; -7.287 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 8.928      ;
; -7.287 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 8.928      ;
; -7.287 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 8.928      ;
; -7.287 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 8.928      ;
; -7.282 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[5]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.010      ;
; -7.282 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[4]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.010      ;
; -7.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 8.010      ;
; -7.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 8.010      ;
; -7.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 8.010      ;
; -7.196 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 7.900      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.722 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.852      ; 4.113      ;
; -2.722 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 4.107      ;
; -2.722 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 4.107      ;
; -2.666 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 4.060      ;
; -2.666 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 4.054      ;
; -2.666 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 4.054      ;
; -2.640 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 4.034      ;
; -2.640 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 4.028      ;
; -2.640 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 4.028      ;
; -2.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.842      ; 3.982      ;
; -2.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.836      ; 3.976      ;
; -2.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.836      ; 3.976      ;
; -2.574 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.852      ; 3.965      ;
; -2.574 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.959      ;
; -2.574 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.959      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.962      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.838      ; 3.945      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.956      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.832      ; 3.939      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.956      ;
; -2.568 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.832      ; 3.939      ;
; -2.565 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.866      ; 3.970      ;
; -2.565 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.860      ; 3.964      ;
; -2.565 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.860      ; 3.964      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.931      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.925      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.925      ;
; -2.525 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.847      ; 3.911      ;
; -2.525 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.841      ; 3.905      ;
; -2.525 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.841      ; 3.905      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.853      ; 3.907      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.843      ; 3.897      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.847      ; 3.901      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.837      ; 3.891      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.837      ; 3.891      ;
; -2.515 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.847      ; 3.901      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.907      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.901      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.901      ;
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.905      ;
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.899      ;
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.899      ;
; -2.496 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.854      ; 3.889      ;
; -2.496 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.848      ; 3.883      ;
; -2.496 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.848      ; 3.883      ;
; -2.486 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.852      ; 3.877      ;
; -2.486 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.871      ;
; -2.486 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.871      ;
; -2.483 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.845      ; 3.867      ;
; -2.483 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.839      ; 3.861      ;
; -2.483 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.839      ; 3.861      ;
; -2.481 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.856      ; 3.876      ;
; -2.481 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.850      ; 3.870      ;
; -2.481 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.850      ; 3.870      ;
; -2.481 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.866      ; 3.886      ;
; -2.481 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.860      ; 3.880      ;
; -2.481 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.860      ; 3.880      ;
; -2.478 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.863      ; 3.880      ;
; -2.478 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.857      ; 3.874      ;
; -2.478 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.857      ; 3.874      ;
; -2.475 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.856      ; 3.870      ;
; -2.475 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.850      ; 3.864      ;
; -2.475 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.850      ; 3.864      ;
; -2.471 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.854      ; 3.864      ;
; -2.471 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.848      ; 3.858      ;
; -2.471 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.848      ; 3.858      ;
; -2.468 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.848      ; 3.855      ;
; -2.468 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.842      ; 3.849      ;
; -2.468 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.842      ; 3.849      ;
; -2.463 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.851      ; 3.853      ;
; -2.463 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.845      ; 3.847      ;
; -2.463 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.845      ; 3.847      ;
; -2.455 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.845      ; 3.839      ;
; -2.455 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.839      ; 3.833      ;
; -2.455 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.839      ; 3.833      ;
; -2.453 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.842      ; 3.834      ;
; -2.453 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.836      ; 3.828      ;
; -2.453 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.836      ; 3.828      ;
; -2.447 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.847      ; 3.833      ;
; -2.447 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.841      ; 3.827      ;
; -2.447 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.841      ; 3.827      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.850      ; 3.831      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.852      ; 3.833      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.844      ; 3.825      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.827      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.846      ; 3.827      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.844      ; 3.825      ;
; -2.439 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.833      ;
; -2.439 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.827      ;
; -2.439 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.827      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.861      ; 3.833      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.827      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.827      ;
; -2.429 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.855      ; 3.823      ;
; -2.429 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.817      ;
; -2.429 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.849      ; 3.817      ;
; -2.422 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.865      ; 3.826      ;
; -2.422 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.859      ; 3.820      ;
; -2.422 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.859      ; 3.820      ;
; -2.420 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.838      ; 3.797      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.663 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.950      ;
; -2.583 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.869      ;
; -2.536 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.823      ;
; -2.502 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.774      ;
; -2.496 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.776      ;
; -2.485 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.236      ; 3.750      ;
; -2.467 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.741      ;
; -2.456 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.742      ;
; -2.433 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.718      ;
; -2.426 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.697      ;
; -2.417 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.694      ;
; -2.417 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.694      ;
; -2.415 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.241      ; 3.685      ;
; -2.410 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.685      ;
; -2.410 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.683      ;
; -2.408 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.690      ;
; -2.408 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.239      ; 3.676      ;
; -2.406 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.236      ; 3.671      ;
; -2.390 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.664      ;
; -2.373 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.658      ;
; -2.372 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.647      ;
; -2.371 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.658      ;
; -2.369 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.658      ;
; -2.355 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.635      ;
; -2.347 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.631      ;
; -2.347 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.242      ; 3.618      ;
; -2.344 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.624      ;
; -2.340 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.632      ;
; -2.340 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.614      ;
; -2.337 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.243      ; 3.609      ;
; -2.331 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.611      ;
; -2.331 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.606      ;
; -2.329 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.602      ;
; -2.318 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.595      ;
; -2.315 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.594      ;
; -2.311 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.593      ;
; -2.311 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.585      ;
; -2.306 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.591      ;
; -2.305 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.351      ; 3.685      ;
; -2.295 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.577      ;
; -2.295 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.580      ;
; -2.294 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.567      ;
; -2.292 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.578      ;
; -2.292 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.239      ; 3.560      ;
; -2.291 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.575      ;
; -2.290 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.567      ;
; -2.288 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.570      ;
; -2.277 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.569      ;
; -2.276 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.556      ;
; -2.274 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.551      ;
; -2.268 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.552      ;
; -2.266 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.553      ;
; -2.265 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.556      ;
; -2.252 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.529      ;
; -2.250 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.241      ; 3.520      ;
; -2.246 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.332      ; 3.607      ;
; -2.245 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.520      ;
; -2.244 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.531      ;
; -2.243 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.517      ;
; -2.243 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.525      ;
; -2.232 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.514      ;
; -2.209 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.491      ;
; -2.208 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.494      ;
; -2.208 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.493      ;
; -2.204 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.493      ;
; -2.202 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.475      ;
; -2.201 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.383      ; 3.613      ;
; -2.199 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.478      ;
; -2.192 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.342      ; 3.563      ;
; -2.191 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.246      ; 3.466      ;
; -2.189 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.351      ; 3.569      ;
; -2.175 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.467      ;
; -2.175 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.459      ;
; -2.173 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.454      ;
; -2.162 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.444      ;
; -2.158 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.435      ;
; -2.151 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.438      ;
; -2.150 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.439      ;
; -2.150 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.442      ;
; -2.146 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.110      ; 3.285      ;
; -2.142 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.427      ;
; -2.138 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.429      ;
; -2.136 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.416      ;
; -2.135 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.414      ;
; -2.130 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.415      ;
; -2.127 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.401      ;
; -2.117 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.235      ; 3.381      ;
; -2.115 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.121      ; 3.265      ;
; -2.113 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.342      ; 3.484      ;
; -2.108 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.400      ;
; -2.096 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.238      ; 3.363      ;
; -2.095 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.377      ;
; -2.094 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.376      ;
; -2.092 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.378      ;
; -2.079 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.121      ; 3.229      ;
; -2.077 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.369      ;
; -2.074 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.353      ;
; -2.069 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.346      ;
; -2.066 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.237      ; 3.332      ;
; -2.065 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.110      ; 3.204      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.487 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.418      ;
; -1.448 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.379      ;
; -1.361 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.292      ;
; -1.343 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.274      ;
; -1.322 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.253      ;
; -1.263 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.194      ;
; -1.252 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.183      ;
; -1.235 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.166      ;
; -1.230 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.161      ;
; -1.218 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.149      ;
; -1.217 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.148      ;
; -1.196 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.127      ;
; -1.178 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.109      ;
; -1.137 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.068      ;
; -1.135 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.066      ;
; -1.134 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.065      ;
; -1.126 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.057      ;
; -1.109 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.040      ;
; -1.104 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.035      ;
; -1.092 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.023      ;
; -1.091 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.022      ;
; -1.070 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.001      ;
; -1.065 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.996      ;
; -1.053 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.984      ;
; -1.052 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.983      ;
; -1.011 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.942      ;
; -1.009 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.940      ;
; -1.009 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.940      ;
; -1.008 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.008 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.000 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.931      ;
; -0.983 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.914      ;
; -0.978 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.909      ;
; -0.967 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.898      ;
; -0.966 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.897      ;
; -0.965 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.896      ;
; -0.944 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.875      ;
; -0.939 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.870      ;
; -0.927 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.858      ;
; -0.926 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.857      ;
; -0.887 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.818      ;
; -0.885 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.816      ;
; -0.883 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.883 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.882 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.882 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.881 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.812      ;
; -0.877 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.808      ;
; -0.874 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.805      ;
; -0.841 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.772      ;
; -0.840 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.771      ;
; -0.839 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.770      ;
; -0.802 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.733      ;
; -0.801 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.732      ;
; -0.800 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.731      ;
; -0.778 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.709      ;
; -0.761 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.761 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.759 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.690      ;
; -0.757 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.757 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.756 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.756 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.751 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.751 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.748 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.679      ;
; -0.399 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.330      ;
; -0.389 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.320      ;
; -0.258 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.189      ;
; -0.237 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.168      ;
; -0.237 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.168      ;
; -0.231 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.231 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.228 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.159      ;
; -0.218 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.149      ;
; -0.217 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.148      ;
; -0.216 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.147      ;
; 0.161  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.360 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 0.693      ;
; 0.116  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.518      ; 0.669      ;
; 0.383  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.396  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.398  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.402  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.417  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.474  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.738      ;
; 0.488  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.490  ; old_freq[57]                                                                                 ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491  ; old_freq[1]                                                                                  ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491  ; old_freq[9]                                                                                  ; adder_input[9]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492  ; old_freq[2]                                                                                  ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492  ; old_freq[6]                                                                                  ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492  ; old_freq[15]                                                                                 ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492  ; old_freq[55]                                                                                 ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492  ; old_freq[59]                                                                                 ; adder_input[59]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493  ; old_freq[18]                                                                                 ; adder_input[18]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; old_freq[7]                                                                                  ; adder_input[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; old_freq[61]                                                                                 ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494  ; old_freq[53]                                                                                 ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.496  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.760      ;
; 0.501  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.765      ;
; 0.531  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.594      ;
; 0.552  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.615      ;
; 0.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[31]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.643      ;
; 0.598  ; main_frequency_var[63]                                                                       ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599  ; main_frequency_var[2]                                                                        ; main_frequency[2]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599  ; main_frequency_var[40]                                                                       ; main_frequency[40]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599  ; main_frequency_var[44]                                                                       ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599  ; main_frequency_var[46]                                                                       ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600  ; main_frequency_var[17]                                                                       ; main_frequency[17]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600  ; main_frequency_var[1]                                                                        ; main_frequency[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600  ; main_frequency_var[38]                                                                       ; main_frequency[38]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600  ; main_frequency_var[49]                                                                       ; main_frequency[49]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600  ; main_frequency_var[34]                                                                       ; main_frequency[34]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601  ; main_frequency_var[31]                                                                       ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601  ; main_frequency_var[7]                                                                        ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601  ; main_frequency_var[52]                                                                       ; main_frequency[52]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601  ; main_frequency_var[54]                                                                       ; main_frequency[54]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601  ; main_frequency_var[33]                                                                       ; main_frequency[33]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602  ; main_frequency_var[18]                                                                       ; main_frequency[18]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.602  ; main_frequency_var[26]                                                                       ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602  ; main_frequency_var[3]                                                                        ; main_frequency[3]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602  ; main_frequency_var[15]                                                                       ; main_frequency[15]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602  ; main_frequency_var[48]                                                                       ; main_frequency[48]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602  ; main_frequency_var[51]                                                                       ; main_frequency[51]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.615  ; old_amp[3]                                                                                   ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.617  ; old_amp[6]                                                                                   ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.621  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.624  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.688      ;
; 0.628  ; main_phase_var[12]                                                                           ; par_data[12]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.892      ;
; 0.636  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638  ; old_amp[5]                                                                                   ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.639  ; main_phase_var[13]                                                                           ; par_data[13]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.903      ;
; 0.640  ; old_amp[9]                                                                                   ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.642  ; old_amp[11]                                                                                  ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.654  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.934      ;
; 0.656  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.664      ;
; 0.666  ; old_freq[2]                                                                                  ; main_frequency_var[2]    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.667  ; old_freq[56]                                                                                 ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667  ; old_freq[63]                                                                                 ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.730      ;
; 0.668  ; old_freq[10]                                                                                 ; adder_input[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669  ; old_freq[8]                                                                                  ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.669  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[29]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.732      ;
; 0.669  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.674      ;
; 0.686  ; main_count[5]                                                                                ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.966      ;
; 0.688  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.973      ;
; 0.688  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.973      ;
; 0.689  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.974      ;
; 0.690  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.975      ;
; 0.691  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.976      ;
; 0.693  ; main_frequency_var[4]                                                                        ; main_frequency[4]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.978      ;
; 0.694  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.979      ;
; 0.695  ; amp_adder_input[0]                                                                           ; old_amp[0]               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.383      ;
; 0.696  ; main_frequency_var[42]                                                                       ; main_frequency[42]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.428      ;
; 0.701  ; main_amplitude[2]                                                                            ; amp_comparer_dataa1[2]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.431      ;
; 0.704  ; main_frequency_var[41]                                                                       ; main_frequency[41]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 1.420      ;
; 0.707  ; main_frequency_var[43]                                                                       ; main_frequency[43]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.439      ;
; 0.707  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; main_count[2]                                                                                ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.989      ;
; 0.709  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.712  ; main_frequency_var[9]                                                                        ; main_frequency[9]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.403 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[1]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.528 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.794      ;
; 0.642 ; write_ram_address[7]                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 0.909      ;
; 0.650 ; write_ram_address[4]                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.916      ;
; 0.651 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.917      ;
; 0.665 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 0.932      ;
; 0.666 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 0.933      ;
; 0.666 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 0.933      ;
; 0.689 ; count_serial[1]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 0.975      ;
; 0.694 ; count_serial[3]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.960      ;
; 0.707 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; subcount[3]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; subcount[13]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; subcount[11]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; subcount[6]                                                                                  ; subcount[6]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; subcount[15]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; subcount[7]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; subcount[9]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; subcount[2]                                                                                  ; subcount[2]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; subcount[12]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; subcount[10]                                                                                 ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; subcount[14]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; subcount[8]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 1.001      ;
; 0.764 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.030      ;
; 0.768 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.034      ;
; 0.784 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.050      ;
; 0.806 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 1.073      ;
; 0.811 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.077      ;
; 0.829 ; write_ram_address[3]                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 1.096      ;
; 0.830 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 1.097      ;
; 0.831 ; write_ram_address[5]                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 1.098      ;
; 0.857 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.123      ;
; 0.869 ; write_ram_address[12]                                                                        ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.072      ; 1.136      ;
; 0.895 ; count_serial[0]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.161      ;
; 0.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 2.470      ; 3.825      ;
; 0.916 ; count_serial[0]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.182      ;
; 0.948 ; count_serial[4]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.214      ;
; 0.951 ; count_serial[2]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.217      ;
; 0.990 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 2.447      ; 3.892      ;
; 0.992 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.258      ;
; 0.996 ; temp_var                                                                                     ; temp_var              ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.262      ;
; 1.005 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; -0.500       ; 2.447      ; 3.407      ;
; 1.010 ; write_ram_address[0]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 1.295      ;
; 1.014 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 1.299      ;
; 1.026 ; write_ram_address[0]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.090      ; 1.311      ;
; 1.028 ; count_serial[3]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; subcount[6]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; subcount[13]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; subcount[2]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; subcount[11]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; subcount[12]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; subcount[10]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; subcount[14]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; subcount[8]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; subcount[9]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; subcount[7]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.301      ;
; 1.043 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; subcount[6]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.310      ;
; 1.047 ; subcount[12]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; subcount[10]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; subcount[8]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.314      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.418 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.684      ;
; 0.709 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.731 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.997      ;
; 0.740 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.006      ;
; 0.875 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.141      ;
; 0.887 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.153      ;
; 1.028 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.032 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.043 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.310      ;
; 1.046 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.312      ;
; 1.048 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.064 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.330      ;
; 1.128 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.144 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.410      ;
; 1.150 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.154 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.420      ;
; 1.155 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.165 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.431      ;
; 1.166 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.432      ;
; 1.168 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.434      ;
; 1.170 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.436      ;
; 1.191 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.457      ;
; 1.225 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.491      ;
; 1.250 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.516      ;
; 1.251 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.517      ;
; 1.261 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.527      ;
; 1.262 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.528      ;
; 1.272 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.277 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.543      ;
; 1.278 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.544      ;
; 1.287 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.553      ;
; 1.288 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.554      ;
; 1.290 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.556      ;
; 1.313 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.579      ;
; 1.347 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.613      ;
; 1.372 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.638      ;
; 1.373 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.639      ;
; 1.383 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.649      ;
; 1.384 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.650      ;
; 1.394 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.660      ;
; 1.395 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.399 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.665      ;
; 1.400 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.666      ;
; 1.409 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.675      ;
; 1.412 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.678      ;
; 1.435 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.701      ;
; 1.469 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.735      ;
; 1.494 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.760      ;
; 1.505 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.771      ;
; 1.517 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.783      ;
; 1.521 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.787      ;
; 1.534 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.800      ;
; 1.557 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.823      ;
; 1.627 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.893      ;
; 1.679 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.945      ;
; 1.749 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.015      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                             ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.548 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.593      ; 1.401      ;
; 0.667 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.380      ;
; 0.677 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.390      ;
; 0.682 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.395      ;
; 0.684 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.397      ;
; 0.685 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.593      ; 1.538      ;
; 0.694 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.405      ;
; 0.710 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.414      ;
; 0.710 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.422      ;
; 0.712 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.423      ;
; 0.714 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.418      ;
; 0.716 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.428      ;
; 0.717 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.430      ;
; 0.718 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.422      ;
; 0.719 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.422      ;
; 0.725 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.437      ;
; 0.728 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.441      ;
; 0.730 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.443      ;
; 0.740 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.444      ;
; 0.742 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.446      ;
; 0.744 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.456      ;
; 0.745 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.458      ;
; 0.748 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.452      ;
; 0.754 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.465      ;
; 0.755 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.468      ;
; 0.757 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.469      ;
; 0.759 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.470      ;
; 0.761 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.474      ;
; 0.763 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.476      ;
; 0.769 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.482      ;
; 0.780 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.550      ; 1.590      ;
; 0.781 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.494      ;
; 0.781 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.593      ; 1.634      ;
; 0.783 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.487      ;
; 0.785 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.489      ;
; 0.788 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.560      ; 1.608      ;
; 0.789 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.493      ;
; 0.800 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.513      ;
; 0.810 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.513      ;
; 0.821 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.570      ; 1.651      ;
; 0.833 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.537      ;
; 0.838 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.541      ;
; 0.851 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.555      ;
; 0.883 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.540      ; 1.683      ;
; 0.890 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.817      ; 1.967      ;
; 0.900 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.817      ; 1.977      ;
; 0.945 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.658      ;
; 0.952 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.665      ;
; 0.961 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.674      ;
; 0.961 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.191      ; 1.377      ;
; 0.962 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.817      ; 2.039      ;
; 0.987 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.698      ;
; 1.002 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.715      ;
; 1.009 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.712      ;
; 1.009 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.722      ;
; 1.011 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.723      ;
; 1.017 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.719      ;
; 1.020 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.730      ;
; 1.022 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.735      ;
; 1.022 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.735      ;
; 1.032 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.439      ; 1.731      ;
; 1.037 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.745      ;
; 1.037 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.740      ;
; 1.038 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.751      ;
; 1.041 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.754      ;
; 1.042 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.755      ;
; 1.047 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.445      ; 1.752      ;
; 1.047 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.751      ;
; 1.048 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.752      ;
; 1.049 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.752      ;
; 1.051 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.441      ; 1.752      ;
; 1.052 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.540      ; 1.852      ;
; 1.054 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.767      ;
; 1.058 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.445      ; 1.763      ;
; 1.059 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.441      ; 1.760      ;
; 1.060 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.441      ; 1.761      ;
; 1.061 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.439      ; 1.760      ;
; 1.061 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.771      ;
; 1.062 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.439      ; 1.761      ;
; 1.063 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.771      ;
; 1.063 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.445      ; 1.768      ;
; 1.064 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.767      ;
; 1.064 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.766      ;
; 1.065 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.778      ;
; 1.065 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.775      ;
; 1.067 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.779      ;
; 1.068 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.439      ; 1.767      ;
; 1.071 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.437      ; 1.768      ;
; 1.072 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.780      ;
; 1.073 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.445      ; 1.778      ;
; 1.073 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.783      ;
; 1.074 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.785      ;
; 1.076 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.445      ; 1.781      ;
; 1.077 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.779      ;
; 1.079 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.781      ;
; 1.079 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.792      ;
; 1.080 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.441      ; 1.781      ;
; 1.080 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.443      ; 1.783      ;
; 1.081 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.783      ;
; 1.082 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.790      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.743 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.565      ;
; 0.746 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.568      ;
; 0.760 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.070      ; 1.580      ;
; 0.835 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.104      ; 1.689      ;
; 0.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.104      ; 1.772      ;
; 0.949 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.779      ;
; 0.974 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.802      ;
; 0.987 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.815      ;
; 0.999 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.829      ;
; 1.001 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.827      ;
; 1.006 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.834      ;
; 1.008 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 1.832      ;
; 1.012 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.838      ;
; 1.013 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.844      ;
; 1.015 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.841      ;
; 1.015 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.843      ;
; 1.017 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.084      ; 1.851      ;
; 1.021 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.851      ;
; 1.023 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.853      ;
; 1.025 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.851      ;
; 1.031 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 1.855      ;
; 1.037 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.863      ;
; 1.038 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 1.871      ;
; 1.050 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.878      ;
; 1.054 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.070      ; 1.874      ;
; 1.054 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.882      ;
; 1.056 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 1.880      ;
; 1.056 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.092      ; 1.898      ;
; 1.066 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.093      ; 1.909      ;
; 1.071 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 1.899      ;
; 1.076 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.104      ; 1.930      ;
; 1.081 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.911      ;
; 1.136 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.086      ; 1.972      ;
; 1.137 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.084      ; 1.971      ;
; 1.139 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.070      ; 1.959      ;
; 1.141 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.088      ; 1.979      ;
; 1.141 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.971      ;
; 1.143 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.088      ; 1.981      ;
; 1.161 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.017      ;
; 1.162 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.097      ; 2.009      ;
; 1.165 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.991      ;
; 1.174 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 2.029      ;
; 1.182 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.038      ;
; 1.197 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.099      ; 2.046      ;
; 1.198 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 1.576      ;
; 1.203 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.059      ;
; 1.216 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 2.067      ;
; 1.218 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.084      ; 2.052      ;
; 1.219 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.043      ;
; 1.228 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 2.061      ;
; 1.230 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.085      ; 2.065      ;
; 1.233 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 2.064      ;
; 1.235 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.093      ; 2.078      ;
; 1.236 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.085      ; 2.071      ;
; 1.244 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.072      ;
; 1.245 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.085      ; 2.080      ;
; 1.245 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.101      ;
; 1.246 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.074      ;
; 1.247 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 2.088      ;
; 1.252 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.090      ; 2.092      ;
; 1.255 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 2.086      ;
; 1.256 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 2.082      ;
; 1.258 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 2.113      ;
; 1.259 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.087      ;
; 1.261 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.089      ;
; 1.263 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.087      ;
; 1.263 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 2.089      ;
; 1.266 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.082      ; 2.098      ;
; 1.266 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.093      ; 2.109      ;
; 1.266 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.122      ;
; 1.269 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.086      ; 2.105      ;
; 1.270 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 2.103      ;
; 1.271 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.099      ;
; 1.272 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 2.098      ;
; 1.274 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.098      ;
; 1.274 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.086      ; 2.110      ;
; 1.277 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.101      ;
; 1.277 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.086      ; 2.113      ;
; 1.279 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.103      ;
; 1.280 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 2.113      ;
; 1.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.099      ; 2.129      ;
; 1.281 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.085      ; 2.116      ;
; 1.281 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.109      ;
; 1.283 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.107      ;
; 1.284 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 2.110      ;
; 1.285 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.088      ; 2.123      ;
; 1.287 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 2.120      ;
; 1.287 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.088      ; 2.125      ;
; 1.287 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.106      ; 2.143      ;
; 1.288 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.116      ;
; 1.288 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 2.119      ;
; 1.288 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.070      ; 2.108      ;
; 1.289 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.107      ; 2.146      ;
; 1.289 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.104      ; 2.143      ;
; 1.289 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 2.130      ;
; 1.292 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.088      ; 2.130      ;
; 1.293 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 2.117      ;
; 1.297 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.078      ; 2.125      ;
; 1.298 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 2.131      ;
; 1.300 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.075      ; 2.125      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.248 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 4.768      ; 6.256      ;
; 1.251 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 4.767      ; 6.258      ;
; 1.648 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.767      ; 6.175      ;
; 1.668 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.768      ; 6.196      ;
; 4.413 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.779      ; 5.722      ;
; 5.053 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.778      ; 6.361      ;
; 7.370 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.190      ; 9.090      ;
; 7.806 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.979      ; 9.315      ;
; 8.138 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.949      ; 9.617      ;
; 8.156 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.928      ; 9.614      ;
; 8.191 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.201      ; 9.922      ;
; 8.344 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.712      ; 9.586      ;
; 8.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.968      ; 10.003     ;
; 8.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.959      ; 10.040     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -4.530 ; -8.876        ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -4.001 ; -2217.630     ;
; clk_system                                                                                   ; -3.068 ; -29.069       ;
; dds_ram_wrclock                                                                              ; -0.982 ; -143.536      ;
; clk_dds                                                                                      ; -0.920 ; -43.967       ;
; dds_step_to_next_freq_sampled                                                                ; -0.195 ; -0.651        ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 0.021 ; 0.000         ;
; clk_system                                                                                   ; 0.129 ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.195 ; 0.000         ;
; clk_dds                                                                                      ; 0.303 ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.493 ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.507 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -1.000 ; -192.000      ;
; clk_system                                                                                   ; -1.000 ; -79.000       ;
; dds_step_to_next_freq_sampled                                                                ; -1.000 ; -12.000       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.032  ; 0.000         ;
; clk_dds                                                                                      ; 3.209  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.742 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.530 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.743      ; 5.325      ;
; -4.500 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.748      ; 5.300      ;
; -4.448 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.577      ; 5.077      ;
; -4.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.870      ; 5.363      ;
; -4.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.727      ; 5.098      ;
; -4.313 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.716      ; 5.176      ;
; -4.122 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.755      ; 5.024      ;
; -3.880 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.867      ; 4.894      ;
; -3.002 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.613      ; 3.667      ;
; -2.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.613      ; 3.759      ;
; -1.270 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.117      ; 3.554      ;
; -1.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.117      ; 3.642      ;
; -0.820 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.117      ; 3.604      ;
; -0.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.117      ; 3.693      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.319      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.319      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.319      ;
; -3.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.314      ;
; -3.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.314      ;
; -3.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.314      ;
; -3.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.314      ;
; -3.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.314      ;
; -3.806 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.030     ; 4.318      ;
; -3.789 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.321      ;
; -3.789 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.321      ;
; -3.789 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.321      ;
; -3.789 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.321      ;
; -3.789 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.321      ;
; -3.780 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 4.288      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.307      ;
; -3.722 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[10]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.244     ; 4.020      ;
; -3.722 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.244     ; 4.020      ;
; -3.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.215      ;
; -3.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.215      ;
; -3.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.215      ;
; -3.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.215      ;
; -3.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.235      ;
; -3.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.235      ;
; -3.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.235      ;
; -3.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.235      ;
; -3.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 4.233      ;
; -3.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 4.233      ;
; -3.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 4.233      ;
; -3.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 4.233      ;
; -3.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.231     ; 3.982      ;
; -3.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[14]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.231     ; 3.982      ;
; -3.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[12]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.231     ; 3.982      ;
; -3.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[13]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.231     ; 3.982      ;
; -3.590 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[5]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.908      ;
; -3.590 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[4]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.908      ;
; -3.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.903      ;
; -3.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.903      ;
; -3.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.903      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.556 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.081      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 4.080      ;
; -3.550 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.854      ;
; -3.550 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.854      ;
; -3.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.840      ;
; -3.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.840      ;
; -3.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.840      ;
; -3.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.840      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[8]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.236     ; 3.815      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[6]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.236     ; 3.815      ;
; -3.492 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.805      ;
; -3.492 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.805      ;
; -3.492 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.805      ;
; -3.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.786      ;
; -3.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.786      ;
; -3.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.226     ; 3.780      ;
; -3.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.226     ; 3.780      ;
; -3.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[3]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.226     ; 3.769      ;
; -3.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[2]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.226     ; 3.769      ;
; -3.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[0]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.230     ; 3.762      ;
; -3.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[16]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.230     ; 3.762      ;
; -3.450 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[17]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.230     ; 3.762      ;
; -3.448 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.766      ;
; -3.448 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.766      ;
; -3.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[7]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.752      ;
; -3.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[22]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.752      ;
; -3.431 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[23]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.752      ;
; -3.423 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.749      ;
; -3.421 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.747      ;
; -3.421 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.747      ;
; -3.421 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.747      ;
; -3.421 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.747      ;
; -3.421 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.747      ;
; -3.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 3.913      ;
; -3.396 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 3.913      ;
; -3.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[1]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.899      ;
; -3.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.009     ; 3.891      ;
; -3.351 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[4]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 3.891      ;
; -3.339 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[15]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.871      ;
; -3.339 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[14]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.871      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.053     ; 3.992      ;
; -3.035 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.207     ; 3.805      ;
; -2.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.168     ; 3.653      ;
; -2.672 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.310     ; 3.339      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.056     ; 3.577      ;
; -0.906 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.856      ;
; -0.804 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.754      ;
; -0.775 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.725      ;
; -0.592 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 1.194      ; 2.378      ;
; -0.521 ; subcount[2]                                                                                                  ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.473      ;
; -0.513 ; subcount[2]                                                                                                  ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.465      ;
; -0.493 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.455      ;
; -0.493 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.455      ;
; -0.493 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.455      ;
; -0.493 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.455      ;
; -0.492 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.244      ;
; -0.475 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.435      ;
; -0.475 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.435      ;
; -0.475 ; subcount[2]                                                                                                  ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.427      ;
; -0.474 ; subcount[2]                                                                                                  ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.426      ;
; -0.473 ; subcount[2]                                                                                                  ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.425      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.447 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.408      ;
; -0.443 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.195      ;
; -0.437 ; subcount[13]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.389      ;
; -0.433 ; ram_process_count[2]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.384      ;
; -0.432 ; subcount[15]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.384      ;
; -0.430 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.380      ;
; -0.430 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.380      ;
; -0.429 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.381      ;
; -0.429 ; subcount[13]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.381      ;
; -0.428 ; write_ram_address[1]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.180      ;
; -0.425 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.387      ;
; -0.425 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.387      ;
; -0.425 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.387      ;
; -0.425 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.387      ;
; -0.424 ; write_ram_address[1]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.176      ;
; -0.424 ; subcount[15]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.376      ;
; -0.422 ; subcount[10]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.374      ;
; -0.414 ; subcount[10]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.366      ;
; -0.413 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.165      ;
; -0.411 ; subcount[14]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.363      ;
; -0.407 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.367      ;
; -0.407 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.367      ;
; -0.403 ; subcount[14]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.355      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.398 ; ram_process_count[3]                                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.027     ; 1.358      ;
; -0.391 ; subcount[13]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.343      ;
; -0.390 ; subcount[13]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.342      ;
; -0.389 ; subcount[13]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.341      ;
; -0.387 ; ram_process_count[1]                                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.338      ;
; -0.387 ; subcount[12]                                                                                                 ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.339      ;
; -0.387 ; subcount[8]                                                                                                  ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; ram_process_count[2]                                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.337      ;
; -0.386 ; subcount[15]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.338      ;
; -0.385 ; subcount[15]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.337      ;
; -0.384 ; subcount[15]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.336      ;
; -0.383 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.333      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.026     ; 1.340      ;
; -0.379 ; subcount[12]                                                                                                 ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.331      ;
; -0.379 ; subcount[8]                                                                                                  ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.331      ;
; -0.377 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[0]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.339      ;
; -0.377 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[3]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.339      ;
; -0.377 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.339      ;
; -0.377 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.025     ; 1.339      ;
; -0.376 ; subcount[10]                                                                                                 ; subcount[1]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.328      ;
; -0.375 ; write_ram_address[2]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.127      ;
; -0.375 ; subcount[10]                                                                                                 ; subcount[5]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.327      ;
; -0.375 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.127      ;
; -0.374 ; subcount[10]                                                                                                 ; subcount[4]           ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.326      ;
; -0.372 ; subcount[1]                                                                                                  ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.323      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -0.982 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.991      ;
; -0.982 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.991      ;
; -0.981 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.502      ; 1.992      ;
; -0.965 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.987      ;
; -0.965 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.987      ;
; -0.964 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.515      ; 1.988      ;
; -0.938 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.951      ;
; -0.938 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.951      ;
; -0.937 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.506      ; 1.952      ;
; -0.927 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.939      ;
; -0.927 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.939      ;
; -0.926 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.505      ; 1.940      ;
; -0.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.927      ;
; -0.918 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.927      ;
; -0.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.927      ;
; -0.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.927      ;
; -0.917 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.502      ; 1.928      ;
; -0.916 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.928      ;
; -0.904 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.510      ; 1.923      ;
; -0.904 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.510      ; 1.923      ;
; -0.903 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.512      ; 1.924      ;
; -0.902 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.919      ;
; -0.902 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.496      ; 1.907      ;
; -0.902 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.496      ; 1.907      ;
; -0.902 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.919      ;
; -0.902 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.911      ;
; -0.902 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.911      ;
; -0.901 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.510      ; 1.920      ;
; -0.901 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.498      ; 1.908      ;
; -0.901 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.502      ; 1.912      ;
; -0.895 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.507      ; 1.911      ;
; -0.895 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.507      ; 1.911      ;
; -0.894 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.509      ; 1.912      ;
; -0.892 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.497      ; 1.898      ;
; -0.892 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.497      ; 1.898      ;
; -0.891 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.499      ; 1.899      ;
; -0.889 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.901      ;
; -0.889 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.901      ;
; -0.888 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.505      ; 1.902      ;
; -0.885 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.898      ;
; -0.885 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.898      ;
; -0.884 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.506      ; 1.899      ;
; -0.882 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.498      ; 1.889      ;
; -0.882 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.498      ; 1.889      ;
; -0.881 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.500      ; 1.890      ;
; -0.879 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.499      ; 1.887      ;
; -0.879 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.499      ; 1.887      ;
; -0.878 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.888      ;
; -0.878 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.888      ;
; -0.878 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.888      ;
; -0.877 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.889      ;
; -0.874 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.891      ;
; -0.874 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.891      ;
; -0.873 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.510      ; 1.892      ;
; -0.873 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.885      ;
; -0.873 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.885      ;
; -0.872 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.505      ; 1.886      ;
; -0.871 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.881      ;
; -0.871 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.501      ; 1.881      ;
; -0.870 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.882      ;
; -0.865 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.882      ;
; -0.865 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.882      ;
; -0.865 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.878      ;
; -0.865 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.878      ;
; -0.864 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.510      ; 1.883      ;
; -0.864 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.506      ; 1.879      ;
; -0.863 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.502      ; 1.874      ;
; -0.858 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.495      ; 1.862      ;
; -0.858 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.495      ; 1.862      ;
; -0.857 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.497      ; 1.863      ;
; -0.857 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.492      ; 1.858      ;
; -0.857 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.492      ; 1.858      ;
; -0.856 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.494      ; 1.859      ;
; -0.854 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.876      ;
; -0.854 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.876      ;
; -0.854 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.866      ;
; -0.854 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.503      ; 1.866      ;
; -0.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.515      ; 1.877      ;
; -0.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.512      ; 1.874      ;
; -0.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.512      ; 1.874      ;
; -0.853 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.505      ; 1.867      ;
; -0.852 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.514      ; 1.875      ;
; -0.843 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.865      ;
; -0.843 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.865      ;
; -0.842 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.515      ; 1.866      ;
; -0.838 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.486      ; 1.833      ;
; -0.837 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.488      ; 1.834      ;
; -0.837 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.502      ; 1.848      ;
; -0.834 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.497      ; 1.840      ;
; -0.829 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.506      ; 1.844      ;
; -0.829 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.506      ; 1.844      ;
; -0.829 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.496      ; 1.834      ;
; -0.829 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.496      ; 1.834      ;
; -0.828 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.508      ; 1.845      ;
; -0.828 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.494      ; 1.831      ;
; -0.828 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.850      ;
; -0.828 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.513      ; 1.850      ;
; -0.828 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.498      ; 1.835      ;
; -0.827 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.490      ; 1.826      ;
; -0.827 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.515      ; 1.851      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.920 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.923      ;
; -0.888 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.890      ;
; -0.874 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.869      ;
; -0.868 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.860      ;
; -0.851 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.854      ;
; -0.844 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.846      ;
; -0.844 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.841      ;
; -0.843 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.012     ; 1.830      ;
; -0.840 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.836      ;
; -0.838 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.061      ; 1.898      ;
; -0.836 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.839      ;
; -0.826 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.828      ;
; -0.819 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.821      ;
; -0.807 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.099      ; 1.905      ;
; -0.802 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.801      ;
; -0.802 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.794      ;
; -0.800 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.796      ;
; -0.797 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.786      ;
; -0.796 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.793      ;
; -0.793 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.789      ;
; -0.786 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.779      ;
; -0.778 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.776      ;
; -0.772 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.765      ;
; -0.771 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.767      ;
; -0.764 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.762      ;
; -0.762 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.760      ;
; -0.759 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.754      ;
; -0.757 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.759      ;
; -0.756 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.745      ;
; -0.748 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.701      ;
; -0.747 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.049     ; 1.697      ;
; -0.747 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.700      ;
; -0.747 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.742      ;
; -0.745 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.737      ;
; -0.740 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.735      ;
; -0.739 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.733      ;
; -0.735 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.724      ;
; -0.734 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.012     ; 1.721      ;
; -0.733 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.732      ;
; -0.731 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.720      ;
; -0.730 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.725      ;
; -0.728 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.719      ;
; -0.727 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.728      ;
; -0.727 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.724      ;
; -0.724 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.720      ;
; -0.722 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.714      ;
; -0.720 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.721      ;
; -0.718 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.712      ;
; -0.718 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.713      ;
; -0.714 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.711      ;
; -0.714 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.719      ;
; -0.714 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.705      ;
; -0.713 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.713      ;
; -0.709 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.713      ;
; -0.709 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.703      ;
; -0.708 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.707      ;
; -0.708 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.704      ;
; -0.708 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.700      ;
; -0.706 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.703      ;
; -0.706 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.707      ;
; -0.704 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.708      ;
; -0.703 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.707      ;
; -0.702 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.704      ;
; -0.701 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.699      ;
; -0.701 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.701      ;
; -0.700 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.697      ;
; -0.696 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.691      ;
; -0.694 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.694      ;
; -0.694 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.046     ; 1.647      ;
; -0.693 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.685      ;
; -0.693 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.685      ;
; -0.692 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.686      ;
; -0.691 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.690      ;
; -0.691 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.688      ;
; -0.691 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.687      ;
; -0.689 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.691      ;
; -0.689 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.686      ;
; -0.688 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.684      ;
; -0.688 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.677      ;
; -0.687 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.676      ;
; -0.684 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.686      ;
; -0.684 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.682      ;
; -0.684 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.678      ;
; -0.680 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.685      ;
; -0.680 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.010     ; 1.669      ;
; -0.680 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.680      ;
; -0.673 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.673      ;
; -0.673 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.671      ;
; -0.672 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.675      ;
; -0.670 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.668      ;
; -0.669 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.670      ;
; -0.667 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.671      ;
; -0.667 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 1.738      ;
; -0.666 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.661      ;
; -0.666 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.671      ;
; -0.665 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.662      ;
; -0.664 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.669      ;
; -0.663 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.665      ;
; -0.659 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.659      ;
; -0.659 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.655      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.195 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.147      ;
; -0.158 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.110      ;
; -0.156 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.108      ;
; -0.127 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.079      ;
; -0.107 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.059      ;
; -0.101 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.053      ;
; -0.092 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.044      ;
; -0.090 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.042      ;
; -0.088 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.088 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.077 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.029      ;
; -0.059 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.011      ;
; -0.039 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.039 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.037 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.989      ;
; -0.033 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.985      ;
; -0.024 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.024 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.022 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.974      ;
; -0.020 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.010 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; -0.009 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.961      ;
; 0.009  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.943      ;
; 0.029  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.031  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.921      ;
; 0.035  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.917      ;
; 0.044  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.046  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.047  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.905      ;
; 0.048  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.058  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.059  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.893      ;
; 0.077  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.875      ;
; 0.093  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.859      ;
; 0.095  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.857      ;
; 0.097  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.111  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.841      ;
; 0.112  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.114  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.115  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.837      ;
; 0.116  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.126  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.127  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.825      ;
; 0.163  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.789      ;
; 0.164  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.178  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.774      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.195  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.757      ;
; 0.312  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.640      ;
; 0.328  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.624      ;
; 0.386  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.566      ;
; 0.399  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.553      ;
; 0.400  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.401  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.551      ;
; 0.408  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.544      ;
; 0.409  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.021 ; clk_system                       ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 0.307      ;
; 0.178 ; count[2]                         ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184 ; dds_io_update~reg0               ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; dds_master_reset~reg0            ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; count[0]                         ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; \process_1:count[0]              ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; dac_wr_pin~reg0                  ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]         ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; \process_7:count[2]              ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; \process_6:main_count[0]         ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; \process_7:count[0]              ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.203 ; old_freq[57]                     ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; old_freq[1]                      ; adder_input[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; old_freq[6]                      ; adder_input[6]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; old_freq[9]                      ; adder_input[9]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; old_freq[15]                     ; adder_input[15]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; old_freq[55]                     ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; \process_6:main_amplitude_var[7] ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; \process_6:main_count[0]         ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; old_freq[59]                     ; adder_input[59]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; old_freq[61]                     ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; old_freq[18]                     ; adder_input[18]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; old_freq[2]                      ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; old_freq[7]                      ; adder_input[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; old_freq[53]                     ; adder_input[53]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; \process_6:main_count[1]         ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.214 ; \process_7:count[1]              ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.251 ; main_frequency_var[49]           ; main_frequency[49]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; main_frequency_var[34]           ; main_frequency[34]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; main_frequency_var[31]           ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[52]           ; main_frequency[52]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[54]           ; main_frequency[54]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[33]           ; main_frequency[33]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[63]           ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; main_frequency_var[17]           ; main_frequency[17]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; main_frequency_var[26]           ; main_frequency[26]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[3]            ; main_frequency[3]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[2]            ; main_frequency[2]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; main_frequency_var[15]           ; main_frequency[15]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[48]           ; main_frequency[48]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[40]           ; main_frequency[40]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[44]           ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; main_frequency_var[51]           ; main_frequency[51]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; main_frequency_var[1]            ; main_frequency[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; main_frequency_var[7]            ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; main_frequency_var[38]           ; main_frequency[38]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; main_frequency_var[46]           ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; main_frequency_var[18]           ; main_frequency[18]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; old_amp[3]                       ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; old_amp[6]                       ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; main_phase_var[12]               ; par_data[12]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; old_amp[10]                      ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; old_amp[8]                       ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; main_count[0]                    ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.398      ;
; 0.269 ; old_amp[13]                      ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; old_amp[5]                       ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; main_phase_var[13]               ; par_data[13]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; old_amp[9]                       ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; old_amp[11]                      ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; old_freq[56]                     ; adder_input[56]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; old_freq[63]                     ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; old_freq[10]                     ; adder_input[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; old_freq[8]                      ; adder_input[8]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.284 ; old_freq[2]                      ; main_frequency_var[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; main_count[5]                    ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.416      ;
; 0.296 ; sub_count[1]                     ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sub_count[3]                     ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sub_count[5]                     ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; main_count[2]                    ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.297 ; main_frequency_var[4]            ; main_frequency[4]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sub_count[6]                     ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sub_count[7]                     ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; sub_count[2]                     ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; sub_count[4]                     ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.302 ; main_frequency_var[9]            ; main_frequency[9]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; count_delay[3]                   ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[5]                   ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[13]                  ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; sub_count[15]                    ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; count_delay[1]                   ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[7]                   ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[11]                  ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sub_count[11]                    ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[13]                    ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[2]                   ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; main_amplitude[2]                ; amp_comparer_dataa1[2]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.617      ;
; 0.305 ; sub_count[9]                     ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count_delay[10]                  ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[12]                  ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sub_count[14]                    ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[8]                     ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; \process_6:main_count[0]         ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; main_amplitude[0]                ; old_amp[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.611      ;
; 0.307 ; sub_count[10]                    ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sub_count[12]                    ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sub_count[0]                     ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.310 ; main_amplitude[8]                ; amp_comparer_dataa1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.622      ;
; 0.314 ; main_frequency_var[32]           ; main_frequency[32]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; amp_adder_input[0]               ; old_amp[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.618      ;
; 0.316 ; main_frequency_var[35]           ; main_frequency[35]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
+-------+----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.129 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 1.241      ; 1.579      ;
; 0.187 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[1]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.314      ;
; 0.239 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.358      ;
; 0.272 ; write_ram_address[7]                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 1.254      ; 1.740      ;
; 0.279 ; write_ram_address[4]                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.403      ;
; 0.291 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.410      ;
; 0.294 ; count_serial[1]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.413      ;
; 0.297 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; count_serial[3]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.417      ;
; 0.305 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; subcount[15]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; subcount[3]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; subcount[11]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; subcount[13]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; subcount[6]                                                                                  ; subcount[6]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; subcount[7]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; subcount[9]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; subcount[2]                                                                                  ; subcount[2]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; subcount[8]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; subcount[14]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; subcount[12]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; subcount[10]                                                                                 ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.428      ;
; 0.332 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.453      ;
; 0.339 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.458      ;
; 0.341 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.461      ;
; 0.344 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.465      ;
; 0.344 ; write_ram_address[3]                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; write_ram_address[5]                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.466      ;
; 0.353 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.472      ;
; 0.382 ; count_serial[0]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.501      ;
; 0.384 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.503      ;
; 0.387 ; write_ram_address[12]                                                                        ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.508      ;
; 0.389 ; count_serial[0]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.508      ;
; 0.408 ; count_serial[2]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.527      ;
; 0.412 ; count_serial[4]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.531      ;
; 0.416 ; temp_var                                                                                     ; temp_var              ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.536      ;
; 0.444 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; count_serial[3]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.564      ;
; 0.446 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.575      ;
; 0.454 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; write_ram_address[0]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; subcount[13]                                                                                 ; subcount[14]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; subcount[11]                                                                                 ; subcount[12]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; subcount[7]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; subcount[9]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; write_ram_address[0]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.587      ;
; 0.464 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; subcount[6]                                                                                  ; subcount[7]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; write_ram_address[2]                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; -0.153     ; 0.397      ;
; 0.466 ; subcount[14]                                                                                 ; subcount[15]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; subcount[2]                                                                                  ; subcount[3]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; subcount[8]                                                                                  ; subcount[9]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; write_ram_address[0]                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; -0.154     ; 0.397      ;
; 0.467 ; subcount[10]                                                                                 ; subcount[11]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; subcount[12]                                                                                 ; subcount[13]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; subcount[6]                                                                                  ; subcount[8]           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; subcount[8]                                                                                  ; subcount[10]          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.588      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.307 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.431      ;
; 0.325 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.444      ;
; 0.371 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.490      ;
; 0.390 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.509      ;
; 0.456 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.589      ;
; 0.474 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.593      ;
; 0.506 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.625      ;
; 0.519 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.639      ;
; 0.522 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.531 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.542 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.661      ;
; 0.545 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.664      ;
; 0.583 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.702      ;
; 0.585 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.705      ;
; 0.588 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.597 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.608 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.727      ;
; 0.611 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.730      ;
; 0.649 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.768      ;
; 0.651 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.651 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.652 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.771      ;
; 0.654 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.654 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.663 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.663 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.666 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.674 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.793      ;
; 0.677 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.796      ;
; 0.717 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.839      ;
; 0.729 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.740 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.859      ;
; 0.743 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.862      ;
; 0.806 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.925      ;
; 0.809 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.928      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                             ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.303 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.212      ; 0.649      ;
; 0.386 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.212      ; 0.732      ;
; 0.393 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.633      ;
; 0.394 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.634      ;
; 0.396 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.636      ;
; 0.397 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.637      ;
; 0.406 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.644      ;
; 0.408 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.648      ;
; 0.409 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.649      ;
; 0.411 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.651      ;
; 0.411 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.650      ;
; 0.411 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.650      ;
; 0.412 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.650      ;
; 0.412 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.647      ;
; 0.417 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.656      ;
; 0.420 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.654      ;
; 0.421 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.654      ;
; 0.424 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.659      ;
; 0.424 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.659      ;
; 0.425 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.212      ; 0.771      ;
; 0.430 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.201      ; 0.765      ;
; 0.430 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.664      ;
; 0.430 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.670      ;
; 0.431 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.671      ;
; 0.431 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.670      ;
; 0.432 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.666      ;
; 0.433 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.671      ;
; 0.433 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.672      ;
; 0.435 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.351      ; 0.920      ;
; 0.435 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.180      ; 0.749      ;
; 0.438 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.678      ;
; 0.438 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.185      ; 0.757      ;
; 0.439 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.677      ;
; 0.439 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.674      ;
; 0.441 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.681      ;
; 0.444 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.684      ;
; 0.444 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.684      ;
; 0.446 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.680      ;
; 0.448 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.683      ;
; 0.456 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.696      ;
; 0.461 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.351      ; 0.946      ;
; 0.464 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.697      ;
; 0.483 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.717      ;
; 0.484 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.719      ;
; 0.486 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.719      ;
; 0.487 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.351      ; 0.972      ;
; 0.498 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.173      ; 0.805      ;
; 0.531 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.771      ;
; 0.538 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.778      ;
; 0.547 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.315      ; 0.976      ;
; 0.550 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.790      ;
; 0.557 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.030     ; 0.641      ;
; 0.560 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.800      ;
; 0.560 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.800      ;
; 0.562 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.795      ;
; 0.566 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.801      ;
; 0.570 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.104      ; 0.808      ;
; 0.570 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.807      ;
; 0.571 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.804      ;
; 0.572 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.351      ; 1.057      ;
; 0.573 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.813      ;
; 0.574 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.809      ;
; 0.574 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.807      ;
; 0.576 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.816      ;
; 0.576 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.816      ;
; 0.577 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.817      ;
; 0.578 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.818      ;
; 0.580 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.819      ;
; 0.581 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.095      ; 0.810      ;
; 0.582 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.822      ;
; 0.584 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.819      ;
; 0.584 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.824      ;
; 0.585 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.173      ; 0.892      ;
; 0.585 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.818      ;
; 0.586 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.819      ;
; 0.586 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.819      ;
; 0.587 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.097      ; 0.818      ;
; 0.588 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.828      ;
; 0.588 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.185      ; 0.907      ;
; 0.588 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.825      ;
; 0.589 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.822      ;
; 0.590 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.830      ;
; 0.590 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.827      ;
; 0.591 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.831      ;
; 0.591 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.826      ;
; 0.592 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.097      ; 0.823      ;
; 0.592 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.825      ;
; 0.593 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.351      ; 1.078      ;
; 0.593 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.097      ; 0.824      ;
; 0.593 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.832      ;
; 0.595 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.096      ; 0.825      ;
; 0.595 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.095      ; 0.824      ;
; 0.595 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.095      ; 0.824      ;
; 0.595 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.832      ;
; 0.596 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.832      ;
; 0.596 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.095      ; 0.825      ;
; 0.596 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.212      ; 0.942      ;
; 0.597 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.094      ; 0.825      ;
; 0.598 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.099      ; 0.831      ;
; 0.599 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.833      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.493 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.620      ; 0.737      ;
; 0.498 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.620      ; 0.742      ;
; 0.500 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 0.743      ;
; 0.546 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.637      ; 0.807      ;
; 0.597 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.847      ;
; 0.597 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.637      ; 0.858      ;
; 0.604 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.852      ;
; 0.604 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.852      ;
; 0.610 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.860      ;
; 0.612 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 0.855      ;
; 0.616 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.864      ;
; 0.618 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 0.864      ;
; 0.627 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 0.873      ;
; 0.628 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.876      ;
; 0.628 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 0.884      ;
; 0.629 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.874      ;
; 0.631 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.878      ;
; 0.632 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.881      ;
; 0.633 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.883      ;
; 0.634 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.884      ;
; 0.635 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 0.881      ;
; 0.637 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.633      ; 0.894      ;
; 0.640 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.890      ;
; 0.641 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.889      ;
; 0.641 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.886      ;
; 0.642 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.889      ;
; 0.644 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.889      ;
; 0.647 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.637      ; 0.908      ;
; 0.651 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.627      ; 0.902      ;
; 0.651 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.900      ;
; 0.655 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.905      ;
; 0.658 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.907      ;
; 0.663 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 0.917      ;
; 0.664 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.916      ;
; 0.665 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 0.908      ;
; 0.670 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.917      ;
; 0.670 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 0.924      ;
; 0.675 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.925      ;
; 0.678 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 0.926      ;
; 0.682 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.738      ;
; 0.706 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.951      ;
; 0.716 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.966      ;
; 0.717 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.638      ; 0.979      ;
; 0.718 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.963      ;
; 0.719 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.638      ; 0.981      ;
; 0.720 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.970      ;
; 0.721 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.968      ;
; 0.721 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.973      ;
; 0.721 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 0.977      ;
; 0.724 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.973      ;
; 0.726 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 0.969      ;
; 0.727 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.627      ; 0.978      ;
; 0.729 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 0.979      ;
; 0.730 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.634      ; 0.988      ;
; 0.731 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.980      ;
; 0.731 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.639      ; 0.994      ;
; 0.732 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.977      ;
; 0.733 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.985      ;
; 0.733 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 0.988      ;
; 0.734 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.981      ;
; 0.734 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 0.989      ;
; 0.735 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.639      ; 0.998      ;
; 0.736 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.983      ;
; 0.736 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.627      ; 0.987      ;
; 0.738 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.990      ;
; 0.739 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.627      ; 0.990      ;
; 0.739 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.988      ;
; 0.739 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 0.995      ;
; 0.740 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.989      ;
; 0.740 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.992      ;
; 0.741 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 0.996      ;
; 0.741 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.636      ; 1.001      ;
; 0.743 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.988      ;
; 0.743 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.992      ;
; 0.743 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 0.997      ;
; 0.743 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 0.992      ;
; 0.744 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 0.989      ;
; 0.745 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 0.997      ;
; 0.745 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.623      ; 0.992      ;
; 0.746 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 1.000      ;
; 0.747 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.000      ;
; 0.748 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.639      ; 1.011      ;
; 0.748 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 1.000      ;
; 0.750 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.003      ;
; 0.750 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.000      ;
; 0.751 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.001      ;
; 0.751 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.000      ;
; 0.751 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 1.005      ;
; 0.751 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 0.994      ;
; 0.752 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.001      ;
; 0.754 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.004      ;
; 0.755 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.434      ; 0.813      ;
; 0.756 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 1.001      ;
; 0.756 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.628      ; 1.008      ;
; 0.756 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 1.011      ;
; 0.756 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 1.010      ;
; 0.757 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.434      ; 0.815      ;
; 0.757 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 1.002      ;
; 0.758 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.818      ;
; 0.759 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.627      ; 1.010      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.480      ; 3.092      ;
; 0.550 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.481      ; 3.136      ;
; 0.936 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.480      ; 3.041      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.481      ; 3.080      ;
; 2.301 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.041      ; 2.872      ;
; 2.545 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.040      ; 3.115      ;
; 3.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.278      ; 4.242      ;
; 3.628 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.171      ; 4.329      ;
; 3.755 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.143      ; 4.428      ;
; 3.782 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.133      ; 4.445      ;
; 3.783 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.281      ; 4.594      ;
; 3.886 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 0.999      ; 4.415      ;
; 3.917 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.163      ; 4.610      ;
; 3.936 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.159      ; 4.625      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; -11.485   ; -0.360 ; N/A      ; N/A     ; -3.201              ;
;  clk_dds                                                                                      ; -2.913    ; 0.303  ; N/A      ; N/A     ; 3.209               ;
;  clk_system                                                                                   ; -8.985    ; 0.129  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -11.485   ; 0.507  ; N/A      ; N/A     ; -0.305              ;
;  dds_ram_wrclock                                                                              ; -2.926    ; 0.493  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                                                                ; -1.740    ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -9.022    ; -0.360 ; N/A      ; N/A     ; 15.636              ;
; Design-wide TNS                                                                               ; -5888.715 ; -0.36  ; 0.0      ; 0.0     ; -752.345            ;
;  clk_dds                                                                                      ; -157.430  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                                                                   ; -166.563  ; 0.000  ; N/A      ; N/A     ; -117.473            ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -22.346   ; 0.000  ; N/A      ; N/A     ; -2.436              ;
;  dds_ram_wrclock                                                                              ; -460.718  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                                                                ; -14.914   ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -5066.744 ; -0.360 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; external_trigger        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 684      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 78322    ; 0        ; 50177    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 22520    ; 22520    ; 13817    ; 13817    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19419    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 684      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 78322    ; 0        ; 50177    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 22520    ; 22520    ; 13817    ; 13817    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19419    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 417   ; 417  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                       ; Clock                                                                                        ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; clk_dds                                                                                      ; clk_dds                                                                                      ; Base      ; Constrained ;
; clk_system                                                                                   ; clk_system                                                                                   ; Base      ; Constrained ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; Constrained ;
; dds_ram_wrclock                                                                              ; dds_ram_wrclock                                                                              ; Base      ; Constrained ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; Constrained ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun 22 12:24:37 2016
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.485             -22.346 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -9.022           -5066.744 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.985            -166.563 clk_system 
    Info (332119):    -2.926            -460.718 dds_ram_wrclock 
    Info (332119):    -2.913            -157.430 clk_dds 
    Info (332119):    -1.740             -14.914 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.269              -0.269 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.639               0.000 clk_dds 
    Info (332119):     0.733               0.000 dds_ram_wrclock 
    Info (332119):     1.349               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -117.473 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.276              -2.436 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.465               0.000 clk_dds 
    Info (332119):    15.657               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.982             -21.338 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -8.422            -152.345 clk_system 
    Info (332119):    -8.211           -4568.883 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.722            -431.324 dds_ram_wrclock 
    Info (332119):    -2.663            -142.311 clk_dds 
    Info (332119):    -1.487             -12.544 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.360              -0.360 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 clk_system 
    Info (332119):     0.418               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.548               0.000 clk_dds 
    Info (332119):     0.743               0.000 dds_ram_wrclock 
    Info (332119):     1.248               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -117.473 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.305              -1.905 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.376               0.000 clk_dds 
    Info (332119):    15.636               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.530              -8.876 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -4.001           -2217.630 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.068             -29.069 clk_system 
    Info (332119):    -0.982            -143.536 dds_ram_wrclock 
    Info (332119):    -0.920             -43.967 clk_dds 
    Info (332119):    -0.195              -0.651 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.129               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.303               0.000 clk_dds 
    Info (332119):     0.493               0.000 dds_ram_wrclock 
    Info (332119):     0.507               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -79.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.032               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.209               0.000 clk_dds 
    Info (332119):    15.742               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 823 megabytes
    Info: Processing ended: Wed Jun 22 12:24:46 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


