# MIPS_processor

A simple MIPS processor implemented using Verilog capable of supporting basic I,J and R type instructions. 
Built using Xilinx Vivado 2019.1
### Tests performed:
Sum of n numbers.
HCF of 2 numbers.
