// Seed: 701552441
module module_0 (
    id_1
);
  input wire id_1;
  supply1 id_2;
  assign id_3 = id_2 + id_3;
  wire id_4;
  tri  id_5 = -1;
  assign module_1.id_4 = 0;
  wire id_6;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wire id_10,
    output wand id_11,
    input wire id_12,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output uwire id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    output wire id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    output uwire id_25,
    input wire id_26,
    output uwire id_27,
    input uwire id_28,
    input wor id_29,
    output tri0 id_30,
    input wor id_31
);
  wire id_33;
  module_0 modCall_1 (id_33);
endmodule
