// Seed: 1415317494
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9
    , id_23,
    input supply0 id_10,
    input wire id_11,
    input wand id_12,
    input supply0 id_13,
    output supply1 id_14,
    input uwire id_15,
    input wand id_16,
    input wor id_17
    , id_24,
    input wire id_18,
    output supply0 id_19,
    input uwire id_20,
    input wand id_21
);
  wire id_25;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2
    , id_20,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    output wire id_9,
    input tri0 id_10,
    inout tri1 id_11,
    output tri id_12,
    input tri0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input wor id_18
);
  tri1 id_21, id_22, id_23, id_24;
  wire id_25;
  wire id_26;
  assign id_11 = 1;
  id_27(
      .id_0(id_7),
      .id_1(id_10),
      .id_2(id_14 ==? id_23 ^ 1),
      .id_3(1),
      .id_4(id_6),
      .id_5(id_0),
      .id_6(1 == 1),
      .id_7(1'b0),
      .id_8(id_21),
      .id_9(1),
      .id_10($display - 1),
      .id_11(id_8),
      .id_12(id_24),
      .id_13(id_8),
      .id_14(id_12 - 1),
      .id_15(id_9),
      .id_16(1),
      .id_17(id_13),
      .id_18('h0),
      .id_19(id_16),
      .id_20(id_7)
  ); module_0(
      id_0,
      id_11,
      id_6,
      id_11,
      id_17,
      id_4,
      id_11,
      id_2,
      id_10,
      id_13,
      id_17,
      id_1,
      id_17,
      id_16,
      id_12,
      id_4,
      id_14,
      id_0,
      id_14,
      id_7,
      id_0,
      id_13
  );
endmodule
