// Mem file initialization records.
//
// SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
// Vivado v2024.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Tuesday November 05, 2024 - 07:04:21 pm, from:
//
//     Map file     - /home/hewo/CS/hdu/RTLS/example/example.gen/sources_1/bd/mb_preset/mb_preset.bmm
//     Data file(s) - /home/hewo/CS/hdu/RTLS/example/example.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'mb_preset_i_microblaze_0.mb_preset_i_microblaze_0_local_memory_lmb_bram_128K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
