// Seed: 1911603472
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri  id_2,
    input  tri1 id_3
);
  wire  id_5;
  uwire id_6;
  assign id_6 = 1;
  final $display(1'b0);
  assign id_6 = 1;
  wire id_7;
  tri  id_8 = 1;
  tri  id_9 = 1, id_10 = id_2;
  wire id_11;
  id_12(
      .id_0(1),
      .id_1(1),
      .id_2(id_8),
      .id_3(1),
      .id_4(id_6),
      .id_5(id_6),
      .id_6(id_13[1]),
      .id_7(1),
      .id_8(id_7),
      .id_9(1),
      .id_10(1),
      .id_11(1),
      .id_12(1),
      .id_13(id_9),
      .id_14(id_6)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output uwire id_2
);
  assign id_0 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_18 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_4 = 1;
endmodule
