Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/bonben/Projects/VHDL/ELE8307/lab2/ --output-directory=/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/ --report-file=bsf:/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.qsys
Progress: Loading lab2/sys_systemesolaire.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timestamp_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timestamp_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding vga_0 [vga 1.1.1]
Progress: Parameterizing module vga_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys_systemesolaire.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sys_systemesolaire.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/bonben/Projects/VHDL/ELE8307/lab2/ --output-directory=/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.sopcinfo --report-file=html:/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.html --report-file=qip:/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/sys_systemesolaire.qip --report-file=cmp:/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire.qsys --language=VERILOG
Progress: Loading lab2/sys_systemesolaire.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timestamp_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timestamp_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding vga_0 [vga 1.1.1]
Progress: Parameterizing module vga_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys_systemesolaire.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sys_systemesolaire.sysid: Time stamp will be automatically updated when this component is generated.
Info: sys_systemesolaire: Generating sys_systemesolaire "sys_systemesolaire" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 53 connections
Info: merlin_domain_transform: After transform: 35 modules, 145 connections
Info: merlin_router_transform: After transform: 44 modules, 172 connections
Info: merlin_traffic_limiter_transform: After transform: 46 modules, 180 connections
Info: merlin_burst_transform: After transform: 47 modules, 183 connections
Info: reset_adaptation_transform: After transform: 48 modules, 185 connections
Info: merlin_network_to_switch_transform: After transform: 65 modules, 221 connections
Info: merlin_width_transform: After transform: 67 modules, 227 connections
Info: limiter_update_transform: After transform: 67 modules, 229 connections
Info: merlin_mm_transform: After transform: 67 modules, 229 connections
Info: merlin_interrupt_mapper_transform: After transform: 68 modules, 232 connections
Info: nios2_qsys_0: Starting RTL generation for module 'sys_systemesolaire_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/bonben/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/bonben/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sys_systemesolaire_nios2_qsys_0 --dir=/tmp/alt7057_7250171812240566145.dir/0002_nios2_qsys_0_gen/ --quartus_dir=/home/bonben/altera/13.0sp1/quartus --verilog --config=/tmp/alt7057_7250171812240566145.dir/0002_nios2_qsys_0_gen//sys_systemesolaire_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2016.09.13 09:30:01 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.09.13 09:30:01 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Couldn't query license setup in Quartus directory /home/bonben/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Couldn't query license setup in Quartus directory /home/bonben/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2016.09.13 09:30:02 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)     Testbench
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)     Instruction decoding
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)       Instruction fields
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)       Instruction decodes
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)       Instruction controls
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.09.13 09:30:03 (*)     Pipeline backend
Info: nios2_qsys_0: # 2016.09.13 09:30:05 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.09.13 09:30:08 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.09.13 09:30:09 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'sys_systemesolaire_nios2_qsys_0'
Info: nios2_qsys_0: "sys_systemesolaire" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'sys_systemesolaire_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/bonben/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/bonben/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_systemesolaire_new_sdram_controller_0 --dir=/tmp/alt7057_7250171812240566145.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/bonben/altera/13.0sp1/quartus --verilog --config=/tmp/alt7057_7250171812240566145.dir/0003_new_sdram_controller_0_gen//sys_systemesolaire_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'sys_systemesolaire_new_sdram_controller_0'
Info: new_sdram_controller_0: "sys_systemesolaire" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'sys_systemesolaire_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/bonben/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/bonben/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_systemesolaire_jtag_uart_0 --dir=/tmp/alt7057_7250171812240566145.dir/0004_jtag_uart_0_gen/ --quartus_dir=/home/bonben/altera/13.0sp1/quartus --verilog --config=/tmp/alt7057_7250171812240566145.dir/0004_jtag_uart_0_gen//sys_systemesolaire_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sys_systemesolaire_jtag_uart_0'
Info: jtag_uart_0: "sys_systemesolaire" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'sys_systemesolaire_timer_0'
Info: timer_0:   Generation command is [exec /home/bonben/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/bonben/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sys_systemesolaire_timer_0 --dir=/tmp/alt7057_7250171812240566145.dir/0005_timer_0_gen/ --quartus_dir=/home/bonben/altera/13.0sp1/quartus --verilog --config=/tmp/alt7057_7250171812240566145.dir/0005_timer_0_gen//sys_systemesolaire_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'sys_systemesolaire_timer_0'
Info: timer_0: "sys_systemesolaire" instantiated altera_avalon_timer "timer_0"
Info: timestamp_timer: Starting RTL generation for module 'sys_systemesolaire_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec /home/bonben/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/bonben/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/bonben/altera/13.0sp1/quartus/sopc_builder/bin -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/bonben/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sys_systemesolaire_timestamp_timer --dir=/tmp/alt7057_7250171812240566145.dir/0006_timestamp_timer_gen/ --quartus_dir=/home/bonben/altera/13.0sp1/quartus --verilog --config=/tmp/alt7057_7250171812240566145.dir/0006_timestamp_timer_gen//sys_systemesolaire_timestamp_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timestamp_timer: Done RTL generation for module 'sys_systemesolaire_timestamp_timer'
Info: timestamp_timer: "sys_systemesolaire" instantiated altera_avalon_timer "timestamp_timer"
Info: sysid: "sys_systemesolaire" instantiated altera_avalon_sysid_qsys "sysid"
Info: vga_0: "sys_systemesolaire" instantiated vga "vga_0"
Info: nios2_qsys_0_instruction_master_translator: "sys_systemesolaire" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "sys_systemesolaire" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "sys_systemesolaire" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "sys_systemesolaire" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "sys_systemesolaire" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "sys_systemesolaire" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "sys_systemesolaire" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "sys_systemesolaire" instantiated altera_merlin_router "id_router"
Info: id_router_001: "sys_systemesolaire" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "sys_systemesolaire" instantiated altera_merlin_router "id_router_002"
Info: limiter: "sys_systemesolaire" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "sys_systemesolaire" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "sys_systemesolaire" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "sys_systemesolaire" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "sys_systemesolaire" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "sys_systemesolaire" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "sys_systemesolaire" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "sys_systemesolaire" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "sys_systemesolaire" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "sys_systemesolaire" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "sys_systemesolaire" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/bonben/Projects/VHDL/ELE8307/lab2/sys_systemesolaire/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "sys_systemesolaire" instantiated altera_irq_mapper "irq_mapper"
Info: sys_systemesolaire: Done sys_systemesolaire" with 30 modules, 93 files, 2088124 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
