

================================================================
== Vivado HLS Report for 'p_sc_stream_realign_v2inst_db_thread_sc_stream_realign_v2'
================================================================
* Date:           Fri Jan 10 01:44:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        | + Loop 1.2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        -|      -|     284|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     284|    388|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_213_p2                       |     +    |      0|  0|  39|          32|           1|
    |ret_V_fu_187_p2                   |     +    |      0|  0|  40|          33|           2|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_129                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran4to5_state3      |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op39          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op54          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln156_fu_193_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln879_1_fu_202_p2            |   icmp   |      0|  0|  21|          33|          33|
    |icmp_ln879_fu_177_p2              |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |tmp_tlast_V_5_fu_207_p2           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 160|         172|          80|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_i_op_assign_phi_fu_130_p4  |   9|          2|   32|         64|
    |ap_phi_mux_p_0108_1_phi_fu_118_p4     |   9|          2|    1|          2|
    |ctrl_blk_n                            |   9|          2|    1|          2|
    |din_0_blk_n                           |   9|          2|    1|          2|
    |din_1_blk_n                           |   9|          2|    1|          2|
    |din_2_blk_n                           |   9|          2|    1|          2|
    |dout_0_blk_n                          |   9|          2|    1|          2|
    |dout_0_din                            |  21|          4|  128|        512|
    |dout_1_blk_n                          |   9|          2|    1|          2|
    |dout_1_din                            |  21|          4|    1|          4|
    |dout_2_blk_n                          |   9|          2|    1|          2|
    |dout_2_din                            |  21|          4|   16|         64|
    |i_op_assign_be_reg_149                |  15|          3|   32|         96|
    |i_op_assign_reg_126                   |   9|          2|   32|         64|
    |p_0108_1_be_reg_137                   |  15|          3|    1|          3|
    |p_0108_1_reg_114                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 228|         47|  253|        832|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_op_assign_be_reg_149   |   32|   0|   32|          0|
    |i_op_assign_reg_126      |   32|   0|   32|          0|
    |icmp_ln156_reg_234       |    1|   0|    1|          0|
    |p_0108_1_be_reg_137      |    1|   0|    1|          0|
    |p_0108_1_reg_114         |    1|   0|    1|          0|
    |ret_V_reg_229            |   33|   0|   33|          0|
    |tmp_tlast_V_5_reg_248    |    1|   0|    1|          0|
    |val_V_reg_220            |   32|   0|   32|          0|
    |val_data_V_4_reg_238     |  128|   0|  128|          0|
    |val_tkeep_V_4_reg_243    |   16|   0|   16|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  284|   0|  284|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | _sc_stream_realign_v2inst_db<128, 128, 32>::thread_sc_stream_realign_v2 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | _sc_stream_realign_v2inst_db<128, 128, 32>::thread_sc_stream_realign_v2 | return value |
|ctrl_dout      |  in |   32|   ap_fifo  |                                   ctrl                                  |    pointer   |
|ctrl_empty_n   |  in |    1|   ap_fifo  |                                   ctrl                                  |    pointer   |
|ctrl_read      | out |    1|   ap_fifo  |                                   ctrl                                  |    pointer   |
|din_0_dout     |  in |  128|   ap_fifo  |                                  din_0                                  |    pointer   |
|din_0_empty_n  |  in |    1|   ap_fifo  |                                  din_0                                  |    pointer   |
|din_0_read     | out |    1|   ap_fifo  |                                  din_0                                  |    pointer   |
|din_1_dout     |  in |    1|   ap_fifo  |                                  din_1                                  |    pointer   |
|din_1_empty_n  |  in |    1|   ap_fifo  |                                  din_1                                  |    pointer   |
|din_1_read     | out |    1|   ap_fifo  |                                  din_1                                  |    pointer   |
|din_2_dout     |  in |   16|   ap_fifo  |                                  din_2                                  |    pointer   |
|din_2_empty_n  |  in |    1|   ap_fifo  |                                  din_2                                  |    pointer   |
|din_2_read     | out |    1|   ap_fifo  |                                  din_2                                  |    pointer   |
|dout_0_din     | out |  128|   ap_fifo  |                                  dout_0                                 |    pointer   |
|dout_0_full_n  |  in |    1|   ap_fifo  |                                  dout_0                                 |    pointer   |
|dout_0_write   | out |    1|   ap_fifo  |                                  dout_0                                 |    pointer   |
|dout_1_din     | out |    1|   ap_fifo  |                                  dout_1                                 |    pointer   |
|dout_1_full_n  |  in |    1|   ap_fifo  |                                  dout_1                                 |    pointer   |
|dout_1_write   | out |    1|   ap_fifo  |                                  dout_1                                 |    pointer   |
|dout_2_din     | out |   16|   ap_fifo  |                                  dout_2                                 |    pointer   |
|dout_2_full_n  |  in |    1|   ap_fifo  |                                  dout_2                                 |    pointer   |
|dout_2_write   | out |    1|   ap_fifo  |                                  dout_2                                 |    pointer   |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

