
FOS_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012608  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b0  08012798  08012798  00013798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013048  08013048  00015308  2**0
                  CONTENTS
  4 .ARM          00000008  08013048  08013048  00014048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013050  08013050  00015308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013050  08013050  00014050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013054  08013054  00014054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000308  20000000  08013058  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00015308  2**0
                  CONTENTS
 10 .bss          000024f4  20000308  20000308  00015308  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200027fc  200027fc  00015308  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00015308  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cecb  00000000  00000000  00015338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004694  00000000  00000000  00032203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e0  00000000  00000000  00036898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001326  00000000  00000000  00038178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d0c  00000000  00000000  0003949e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020dc8  00000000  00000000  0005e1aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbe8d  00000000  00000000  0007ef72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014adff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e38  00000000  00000000  0014ae44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00152c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000308 	.word	0x20000308
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012780 	.word	0x08012780

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000030c 	.word	0x2000030c
 80001cc:	08012780 	.word	0x08012780

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <is_valid_number>:
 * @brief Checks whether a string contains only numeric digits.
 * @param s Pointer to null-terminated string to check.
 * @return 1 if the string is a valid number, 0 otherwise.
 */
uint8_t is_valid_number(const char *s)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
    // Check for NULL or empty string
    if (s == NULL || *s == '\0')
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d003      	beq.n	8000f4e <is_valid_number+0x16>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <is_valid_number+0x1a>
    	return 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e01a      	b.n	8000f88 <is_valid_number+0x50>

    // Iterate through each character to verify it's a digit
    for (int i = 0; s[i] != '\0'; i++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	e010      	b.n	8000f7a <is_valid_number+0x42>
        if (s[i] < '0' || s[i] > '9')
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f62:	d905      	bls.n	8000f70 <is_valid_number+0x38>
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	4413      	add	r3, r2
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b39      	cmp	r3, #57	@ 0x39
 8000f6e:	d901      	bls.n	8000f74 <is_valid_number+0x3c>
        	return 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	e009      	b.n	8000f88 <is_valid_number+0x50>
    for (int i = 0; s[i] != '\0'; i++) {
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3301      	adds	r3, #1
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	4413      	add	r3, r2
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1e8      	bne.n	8000f58 <is_valid_number+0x20>
    }

    return 1;
 8000f86:	2301      	movs	r3, #1
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <HandleReceivedString>:
/**
 * @brief Handles a received string, parses it as an integer, and updates the sampling time.
 * @param str Pointer to the received null-terminated string.
 */
void HandleReceivedString(char *str)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	//char rxBuff[64];  // Buffer for optional debug response

    // Remove possible trailing \r or \n characters
    char *clean_str = str;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	613b      	str	r3, [r7, #16]

    // Trim line endings
    for (int i = 0; clean_str[i] != '\0'; i++) {
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	e014      	b.n	8000fd0 <HandleReceivedString+0x3c>
        if (clean_str[i] == '\r' || clean_str[i] == '\n') {
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b0d      	cmp	r3, #13
 8000fb0:	d005      	beq.n	8000fbe <HandleReceivedString+0x2a>
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b0a      	cmp	r3, #10
 8000fbc:	d105      	bne.n	8000fca <HandleReceivedString+0x36>
            clean_str[i] = '\0';
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]
            break;
 8000fc8:	e008      	b.n	8000fdc <HandleReceivedString+0x48>
    for (int i = 0; clean_str[i] != '\0'; i++) {
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1e4      	bne.n	8000fa6 <HandleReceivedString+0x12>
        }
    }

    // Validate that input is numeric
	if (!is_valid_number(clean_str)) {
 8000fdc:	6938      	ldr	r0, [r7, #16]
 8000fde:	f7ff ffab 	bl	8000f38 <is_valid_number>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d010      	beq.n	800100a <HandleReceivedString+0x76>
		//CDC_Transmit_FS((uint8_t *) rxBuff, strlen(rxBuff));
		return;
	}

    // Convert string to unsigned integer
    uint32_t value = (uint32_t)strtoul(clean_str, NULL, 10);
 8000fe8:	220a      	movs	r2, #10
 8000fea:	2100      	movs	r1, #0
 8000fec:	6938      	ldr	r0, [r7, #16]
 8000fee:	f00d f919 	bl	800e224 <strtoul>
 8000ff2:	60f8      	str	r0, [r7, #12]

    // Check that value is in acceptable range
    if (value >= 0 && value <= 5000)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d806      	bhi.n	800100c <HandleReceivedString+0x78>
    {
        uint32_t parsed_value = value;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	60bb      	str	r3, [r7, #8]
        //sprintf(rxBuff, "ParsVal: %i", parsed_value);
        //CDC_Transmit_FS((uint8_t *) rxBuff, strlen(rxBuff));

        // Update global sampling time
        SAMPLE_TIME_MS_TOGGLE = parsed_value;
 8001002:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <HandleReceivedString+0x80>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e000      	b.n	800100c <HandleReceivedString+0x78>
		return;
 800100a:	bf00      	nop
    else
    {
    	//sprintf(rxBuff, "Parsing error");
    	//CDC_Transmit_FS((uint8_t *) rxBuff, strlen(rxBuff));
    }
}
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000008 	.word	0x20000008

08001018 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
 8001024:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	887a      	ldrh	r2, [r7, #2]
 8001036:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6a3a      	ldr	r2, [r7, #32]
 800103c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001042:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2200      	movs	r2, #0
 8001048:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2200      	movs	r2, #0
 800104e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6858      	ldr	r0, [r3, #4]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	899b      	ldrh	r3, [r3, #12]
 800105c:	2200      	movs	r2, #0
 800105e:	4619      	mov	r1, r3
 8001060:	f004 f86e 	bl	8005140 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001064:	2001      	movs	r0, #1
 8001066:	f003 f997 	bl	8004398 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	6858      	ldr	r0, [r3, #4]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	899b      	ldrh	r3, [r3, #12]
 8001072:	2201      	movs	r2, #1
 8001074:	4619      	mov	r1, r3
 8001076:	f004 f863 	bl	8005140 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800107a:	2032      	movs	r0, #50	@ 0x32
 800107c:	f003 f98c 	bl	8004398 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8001080:	22b6      	movs	r2, #182	@ 0xb6
 8001082:	217e      	movs	r1, #126	@ 0x7e
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f000 fa29 	bl	80014dc <BMI088_WriteAccRegister>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	4413      	add	r3, r2
 8001092:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8001094:	2032      	movs	r0, #50	@ 0x32
 8001096:	f003 f97f 	bl	8004398 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 800109a:	f107 0316 	add.w	r3, r7, #22
 800109e:	461a      	mov	r2, r3
 80010a0:	2100      	movs	r1, #0
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f000 f9a0 	bl	80013e8 <BMI088_ReadAccRegister>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	7dfb      	ldrb	r3, [r7, #23]
 80010ae:	4413      	add	r3, r2
 80010b0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 80010b2:	200a      	movs	r0, #10
 80010b4:	f003 f970 	bl	8004398 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0x09); /* (no oversampling, ODR = 200 Hz, BW = ?? Hz /////////////////////////BW = 40 Hz) */
 80010b8:	2209      	movs	r2, #9
 80010ba:	2140      	movs	r1, #64	@ 0x40
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f000 fa0d 	bl	80014dc <BMI088_WriteAccRegister>
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	7dfb      	ldrb	r3, [r7, #23]
 80010c8:	4413      	add	r3, r2
 80010ca:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010cc:	200a      	movs	r0, #10
 80010ce:	f003 f963 	bl	8004398 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x01); /* +- 6g range */
 80010d2:	2201      	movs	r2, #1
 80010d4:	2141      	movs	r1, #65	@ 0x41
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f000 fa00 	bl	80014dc <BMI088_WriteAccRegister>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	7dfb      	ldrb	r3, [r7, #23]
 80010e2:	4413      	add	r3, r2
 80010e4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010e6:	200a      	movs	r0, #10
 80010e8:	f003 f956 	bl	8004398 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 80010ec:	220a      	movs	r2, #10
 80010ee:	2153      	movs	r1, #83	@ 0x53
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f000 f9f3 	bl	80014dc <BMI088_WriteAccRegister>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	7dfb      	ldrb	r3, [r7, #23]
 80010fc:	4413      	add	r3, r2
 80010fe:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001100:	200a      	movs	r0, #10
 8001102:	f003 f949 	bl	8004398 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8001106:	2204      	movs	r2, #4
 8001108:	2158      	movs	r1, #88	@ 0x58
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f000 f9e6 	bl	80014dc <BMI088_WriteAccRegister>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	4413      	add	r3, r2
 8001118:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800111a:	200a      	movs	r0, #10
 800111c:	f003 f93c 	bl	8004398 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8001120:	2200      	movs	r2, #0
 8001122:	217c      	movs	r1, #124	@ 0x7c
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f000 f9d9 	bl	80014dc <BMI088_WriteAccRegister>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	7dfb      	ldrb	r3, [r7, #23]
 8001130:	4413      	add	r3, r2
 8001132:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001134:	200a      	movs	r0, #10
 8001136:	f003 f92f 	bl	8004398 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 800113a:	2204      	movs	r2, #4
 800113c:	217d      	movs	r1, #125	@ 0x7d
 800113e:	68f8      	ldr	r0, [r7, #12]
 8001140:	f000 f9cc 	bl	80014dc <BMI088_WriteAccRegister>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	7dfb      	ldrb	r3, [r7, #23]
 800114a:	4413      	add	r3, r2
 800114c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800114e:	200a      	movs	r0, #10
 8001150:	f003 f922 	bl	8004398 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	4a3a      	ldr	r2, [pc, #232]	@ (8001240 <BMI088_Init+0x228>)
 8001158:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2292      	movs	r2, #146	@ 0x92
 800115e:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6898      	ldr	r0, [r3, #8]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	89db      	ldrh	r3, [r3, #14]
 8001168:	2201      	movs	r2, #1
 800116a:	4619      	mov	r1, r3
 800116c:	f003 ffe8 	bl	8005140 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8001170:	22b6      	movs	r2, #182	@ 0xb6
 8001172:	2114      	movs	r1, #20
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f000 f9eb 	bl	8001550 <BMI088_WriteGyrRegister>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	7dfb      	ldrb	r3, [r7, #23]
 8001180:	4413      	add	r3, r2
 8001182:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 8001184:	20fa      	movs	r0, #250	@ 0xfa
 8001186:	f003 f907 	bl	8004398 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 800118a:	f107 0316 	add.w	r3, r7, #22
 800118e:	461a      	mov	r2, r3
 8001190:	2100      	movs	r1, #0
 8001192:	68f8      	ldr	r0, [r7, #12]
 8001194:	f000 f966 	bl	8001464 <BMI088_ReadGyrRegister>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	7dfb      	ldrb	r3, [r7, #23]
 800119e:	4413      	add	r3, r2
 80011a0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 80011a2:	200a      	movs	r0, #10
 80011a4:	f003 f8f8 	bl	8004398 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 80011a8:	2201      	movs	r2, #1
 80011aa:	210f      	movs	r1, #15
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f000 f9cf 	bl	8001550 <BMI088_WriteGyrRegister>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
 80011b8:	4413      	add	r3, r2
 80011ba:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80011bc:	200a      	movs	r0, #10
 80011be:	f003 f8eb 	bl	8004398 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x06); /* ODR = 200 Hz, Filter bandwidth = 64 Hz */
 80011c2:	2206      	movs	r2, #6
 80011c4:	2110      	movs	r1, #16
 80011c6:	68f8      	ldr	r0, [r7, #12]
 80011c8:	f000 f9c2 	bl	8001550 <BMI088_WriteGyrRegister>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	7dfb      	ldrb	r3, [r7, #23]
 80011d2:	4413      	add	r3, r2
 80011d4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80011d6:	200a      	movs	r0, #10
 80011d8:	f003 f8de 	bl	8004398 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80011dc:	2280      	movs	r2, #128	@ 0x80
 80011de:	2115      	movs	r1, #21
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f000 f9b5 	bl	8001550 <BMI088_WriteGyrRegister>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	7dfb      	ldrb	r3, [r7, #23]
 80011ec:	4413      	add	r3, r2
 80011ee:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80011f0:	200a      	movs	r0, #10
 80011f2:	f003 f8d1 	bl	8004398 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 80011f6:	2201      	movs	r2, #1
 80011f8:	2116      	movs	r1, #22
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 f9a8 	bl	8001550 <BMI088_WriteGyrRegister>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	7dfb      	ldrb	r3, [r7, #23]
 8001206:	4413      	add	r3, r2
 8001208:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800120a:	200a      	movs	r0, #10
 800120c:	f003 f8c4 	bl	8004398 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8001210:	2201      	movs	r2, #1
 8001212:	2118      	movs	r1, #24
 8001214:	68f8      	ldr	r0, [r7, #12]
 8001216:	f000 f99b 	bl	8001550 <BMI088_WriteGyrRegister>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	4413      	add	r3, r2
 8001222:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001224:	200a      	movs	r0, #10
 8001226:	f003 f8b7 	bl	8004398 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <BMI088_Init+0x22c>)
 800122e:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2282      	movs	r2, #130	@ 0x82
 8001234:	769a      	strb	r2, [r3, #26]

	return status;
 8001236:	7dfb      	ldrb	r3, [r7, #23]

}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	3a6b70a4 	.word	0x3a6b70a4
 8001244:	3a0ba058 	.word	0x3a0ba058

08001248 <Init_BMI088_Bias>:


void Init_BMI088_Bias(BMI088* imu, int cycles)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < cycles; i++)
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	e044      	b.n	80012e2 <Init_BMI088_Bias+0x9a>
    {
        imu->gyr_bias[0] += imu->gyr_rps[0];
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
        imu->gyr_bias[1] += imu->gyr_rps[1];
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800127a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        imu->gyr_bias[2] += imu->gyr_rps[2];
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
        imu->acc_bias[0] += imu->acc_mps2[0];
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80012a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
        imu->acc_bias[1] += imu->acc_mps2[1];
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80012bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
        imu->acc_bias[2] += imu->acc_mps2[2];
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80012d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    for (int i = 0; i < cycles; i++)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	3301      	adds	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fa      	ldr	r2, [r7, #12]
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	dbb6      	blt.n	8001258 <Init_BMI088_Bias+0x10>
    }
    for (int i = 0; i < 3; i++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	e02e      	b.n	800134e <Init_BMI088_Bias+0x106>
    {
    	imu->gyr_bias[i] = imu->gyr_bias[i] / cycles;
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	3316      	adds	r3, #22
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	3304      	adds	r3, #4
 80012fc:	edd3 6a00 	vldr	s13, [r3]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	3316      	adds	r3, #22
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	3304      	adds	r3, #4
 800131a:	edc3 7a00 	vstr	s15, [r3]
    	imu->acc_bias[i] = imu->acc_bias[i] / cycles;
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	3314      	adds	r3, #20
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	edd3 6a00 	vldr	s13, [r3]
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	3314      	adds	r3, #20
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	3301      	adds	r3, #1
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	2b02      	cmp	r3, #2
 8001352:	ddcd      	ble.n	80012f0 <Init_BMI088_Bias+0xa8>
    }
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <Take_IMU_Measurements>:


/// Function to insert IMU measurements from memory to memory (data is adjusted)
void Take_IMU_Measurements(BMI088 *imu, BinaryPacket *pkt)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	pkt->timestamp = HAL_GetTick();		// Timestamp when data is taken from memory to memory (not from BMI088 to memory!)
 800136c:	f003 f808 	bl	8004380 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	605a      	str	r2, [r3, #4]
	/* Here a sign and axis correction is applied.
	 * In the rest of the code I will use gyr and acc that are the shared variables
	 * elaborated by the algorithms while instead, in imu->___[__] there are pure values
	 * taken from the memory of the sensor BMI088
	 */
	pkt->gyr[0] = -imu->gyr_rps[1] + imu->gyr_bias[1];			// + 0.0051;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	ee17 2a90 	vmov	r2, s15
 800138c:	615a      	str	r2, [r3, #20]
	pkt->gyr[1] = imu->gyr_rps[0] - imu->gyr_bias[0];			// + 0.0025;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800139a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	ee17 2a90 	vmov	r2, s15
 80013a4:	619a      	str	r2, [r3, #24]
	pkt->gyr[2] = imu->gyr_rps[2] - imu->gyr_bias[2];			// + 0.0047;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	ee17 2a90 	vmov	r2, s15
 80013bc:	61da      	str	r2, [r3, #28]
	pkt->acc[0] = -imu->acc_mps2[1];
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80013c4:	eef1 7a67 	vneg.f32	s15, s15
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	ee17 2a90 	vmov	r2, s15
 80013ce:	621a      	str	r2, [r3, #32]
	pkt->acc[1] = imu->acc_mps2[0];
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	625a      	str	r2, [r3, #36]	@ 0x24
	pkt->acc[2] = imu->acc_mps2[2];
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af02      	add	r7, sp, #8
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	460b      	mov	r3, r1
 80013f2:	607a      	str	r2, [r7, #4]
 80013f4:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	753b      	strb	r3, [r7, #20]
 8001400:	2300      	movs	r3, #0
 8001402:	757b      	strb	r3, [r7, #21]
 8001404:	2300      	movs	r3, #0
 8001406:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6858      	ldr	r0, [r3, #4]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	899b      	ldrh	r3, [r3, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	4619      	mov	r1, r3
 8001414:	f003 fe94 	bl	8005140 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f107 0210 	add.w	r2, r7, #16
 8001420:	f107 0114 	add.w	r1, r7, #20
 8001424:	f04f 33ff 	mov.w	r3, #4294967295
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	2303      	movs	r3, #3
 800142c:	f005 ff6f 	bl	800730e <HAL_SPI_TransmitReceive>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	bf0c      	ite	eq
 8001436:	2301      	moveq	r3, #1
 8001438:	2300      	movne	r3, #0
 800143a:	b2db      	uxtb	r3, r3
 800143c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6858      	ldr	r0, [r3, #4]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	899b      	ldrh	r3, [r3, #12]
 8001446:	2201      	movs	r2, #1
 8001448:	4619      	mov	r1, r3
 800144a:	f003 fe79 	bl	8005140 <HAL_GPIO_WritePin>

	if (status == 1) {
 800144e:	7dfb      	ldrb	r3, [r7, #23]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d102      	bne.n	800145a <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 8001454:	7cba      	ldrb	r2, [r7, #18]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800145a:	7dfb      	ldrb	r3, [r7, #23]

}
 800145c:	4618      	mov	r0, r3
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af02      	add	r7, sp, #8
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	460b      	mov	r3, r1
 800146e:	607a      	str	r2, [r7, #4]
 8001470:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 8001472:	7afb      	ldrb	r3, [r7, #11]
 8001474:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001478:	b2db      	uxtb	r3, r3
 800147a:	753b      	strb	r3, [r7, #20]
 800147c:	2300      	movs	r3, #0
 800147e:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6898      	ldr	r0, [r3, #8]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	89db      	ldrh	r3, [r3, #14]
 8001488:	2200      	movs	r2, #0
 800148a:	4619      	mov	r1, r3
 800148c:	f003 fe58 	bl	8005140 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	f107 0210 	add.w	r2, r7, #16
 8001498:	f107 0114 	add.w	r1, r7, #20
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2302      	movs	r3, #2
 80014a4:	f005 ff33 	bl	800730e <HAL_SPI_TransmitReceive>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	bf0c      	ite	eq
 80014ae:	2301      	moveq	r3, #1
 80014b0:	2300      	movne	r3, #0
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	6898      	ldr	r0, [r3, #8]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	89db      	ldrh	r3, [r3, #14]
 80014be:	2201      	movs	r2, #1
 80014c0:	4619      	mov	r1, r3
 80014c2:	f003 fe3d 	bl	8005140 <HAL_GPIO_WritePin>

	if (status == 1) {
 80014c6:	7dfb      	ldrb	r3, [r7, #23]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d102      	bne.n	80014d2 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 80014cc:	7c7a      	ldrb	r2, [r7, #17]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80014d2:	7dfb      	ldrb	r3, [r7, #23]

}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	70fb      	strb	r3, [r7, #3]
 80014e8:	4613      	mov	r3, r2
 80014ea:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	733b      	strb	r3, [r7, #12]
 80014f0:	78bb      	ldrb	r3, [r7, #2]
 80014f2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6858      	ldr	r0, [r3, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	899b      	ldrh	r3, [r3, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	4619      	mov	r1, r3
 8001500:	f003 fe1e 	bl	8005140 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6818      	ldr	r0, [r3, #0]
 8001508:	f107 010c 	add.w	r1, r7, #12
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
 8001510:	2202      	movs	r2, #2
 8001512:	f005 fdb8 	bl	8007086 <HAL_SPI_Transmit>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf0c      	ite	eq
 800151c:	2301      	moveq	r3, #1
 800151e:	2300      	movne	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001524:	bf00      	nop
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f006 fab0 	bl	8007a90 <HAL_SPI_GetState>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	d1f7      	bne.n	8001526 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6858      	ldr	r0, [r3, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	899b      	ldrh	r3, [r3, #12]
 800153e:	2201      	movs	r2, #1
 8001540:	4619      	mov	r1, r3
 8001542:	f003 fdfd 	bl	8005140 <HAL_GPIO_WritePin>

	return status;
 8001546:	7bfb      	ldrb	r3, [r7, #15]

}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	70fb      	strb	r3, [r7, #3]
 800155c:	4613      	mov	r3, r2
 800155e:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8001560:	78fb      	ldrb	r3, [r7, #3]
 8001562:	733b      	strb	r3, [r7, #12]
 8001564:	78bb      	ldrb	r3, [r7, #2]
 8001566:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6898      	ldr	r0, [r3, #8]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	89db      	ldrh	r3, [r3, #14]
 8001570:	2200      	movs	r2, #0
 8001572:	4619      	mov	r1, r3
 8001574:	f003 fde4 	bl	8005140 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6818      	ldr	r0, [r3, #0]
 800157c:	f107 010c 	add.w	r1, r7, #12
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	2202      	movs	r2, #2
 8001586:	f005 fd7e 	bl	8007086 <HAL_SPI_Transmit>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	bf0c      	ite	eq
 8001590:	2301      	moveq	r3, #1
 8001592:	2300      	movne	r3, #0
 8001594:	b2db      	uxtb	r3, r3
 8001596:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001598:	bf00      	nop
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f006 fa76 	bl	8007a90 <HAL_SPI_GetState>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d1f7      	bne.n	800159a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6898      	ldr	r0, [r3, #8]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	89db      	ldrh	r3, [r3, #14]
 80015b2:	2201      	movs	r2, #1
 80015b4:	4619      	mov	r1, r3
 80015b6:	f003 fdc3 	bl	8005140 <HAL_GPIO_WritePin>

	return status;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]

}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

	if (imu->readingAcc)  // To not have double calls
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7c1b      	ldrb	r3, [r3, #16]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <BMI088_ReadAccelerometerDMA+0x14>
		return 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e023      	b.n	8001620 <BMI088_ReadAccelerometerDMA+0x5c>

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6858      	ldr	r0, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	899b      	ldrh	r3, [r3, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	4619      	mov	r1, r3
 80015e4:	f003 fdac 	bl	8005140 <HAL_GPIO_WritePin>

	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f103 0112 	add.w	r1, r3, #18
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 80015f8:	2308      	movs	r3, #8
 80015fa:	f006 f831 	bl	8007660 <HAL_SPI_TransmitReceive_DMA>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d104      	bne.n	800160e <BMI088_ReadAccelerometerDMA+0x4a>

		imu->readingAcc = 1;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	741a      	strb	r2, [r3, #16]
		return 1;
 800160a:	2301      	movs	r3, #1
 800160c:	e008      	b.n	8001620 <BMI088_ReadAccelerometerDMA+0x5c>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6858      	ldr	r0, [r3, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	899b      	ldrh	r3, [r3, #12]
 8001616:	2201      	movs	r2, #1
 8001618:	4619      	mov	r1, r3
 800161a:	f003 fd91 	bl	8005140 <HAL_GPIO_WritePin>
		return 0;
 800161e:	2300      	movs	r3, #0

	}

}
 8001620:	4618      	mov	r0, r3
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6858      	ldr	r0, [r3, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	899b      	ldrh	r3, [r3, #12]
 8001638:	2201      	movs	r2, #1
 800163a:	4619      	mov	r1, r3
 800163c:	f003 fd80 	bl	8005140 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800164c:	b2db      	uxtb	r3, r3
 800164e:	021b      	lsls	r3, r3, #8
 8001650:	b21a      	sxth	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001658:	b2db      	uxtb	r3, r3
 800165a:	b21b      	sxth	r3, r3
 800165c:	4313      	orrs	r3, r2
 800165e:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001666:	b2db      	uxtb	r3, r3
 8001668:	021b      	lsls	r3, r3, #8
 800166a:	b21a      	sxth	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001672:	b2db      	uxtb	r3, r3
 8001674:	b21b      	sxth	r3, r3
 8001676:	4313      	orrs	r3, r2
 8001678:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001680:	b2db      	uxtb	r3, r3
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	b21a      	sxth	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800168c:	b2db      	uxtb	r3, r3
 800168e:	b21b      	sxth	r3, r3
 8001690:	4313      	orrs	r3, r2
 8001692:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX * 2;		// *2 was added by Cristiano.
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800169a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800169e:	ee07 3a90 	vmov	s15, r3
 80016a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	imu->acc_mps2[1] = imu->accConversion * accY * 2;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80016ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016be:	ee07 3a90 	vmov	s15, r3
 80016c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ * 2;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80016da:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016de:	ee07 3a90 	vmov	s15, r3
 80016e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

}
 80016f4:	bf00      	nop
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]

	if (imu->readingGyr)  // To not have double calls
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	7c5b      	ldrb	r3, [r3, #17]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <BMI088_ReadGyroscopeDMA+0x14>
		return 0;
 800170c:	2300      	movs	r3, #0
 800170e:	e023      	b.n	8001758 <BMI088_ReadGyroscopeDMA+0x5c>

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6898      	ldr	r0, [r3, #8]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	89db      	ldrh	r3, [r3, #14]
 8001718:	2200      	movs	r2, #0
 800171a:	4619      	mov	r1, r3
 800171c:	f003 fd10 	bl	8005140 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->gyrTxBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6818      	ldr	r0, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f103 011a 	add.w	r1, r3, #26
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 8001730:	2307      	movs	r3, #7
 8001732:	f005 ff95 	bl	8007660 <HAL_SPI_TransmitReceive_DMA>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d104      	bne.n	8001746 <BMI088_ReadGyroscopeDMA+0x4a>

		imu->readingGyr = 1;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	745a      	strb	r2, [r3, #17]
		return 1;
 8001742:	2301      	movs	r3, #1
 8001744:	e008      	b.n	8001758 <BMI088_ReadGyroscopeDMA+0x5c>

	} else {

		HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6898      	ldr	r0, [r3, #8]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	89db      	ldrh	r3, [r3, #14]
 800174e:	2201      	movs	r2, #1
 8001750:	4619      	mov	r1, r3
 8001752:	f003 fcf5 	bl	8005140 <HAL_GPIO_WritePin>
		return 0;
 8001756:	2300      	movs	r3, #0

	}

}
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6898      	ldr	r0, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	89db      	ldrh	r3, [r3, #14]
 8001770:	2201      	movs	r2, #1
 8001772:	4619      	mov	r1, r3
 8001774:	f003 fce4 	bl	8005140 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001784:	b2db      	uxtb	r3, r3
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b21a      	sxth	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001790:	b2db      	uxtb	r3, r3
 8001792:	b21b      	sxth	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4313      	orrs	r3, r2
 80017b0:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	b21a      	sxth	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	4313      	orrs	r3, r2
 80017ca:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80017d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80017ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800180a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800180e:	ee07 3a90 	vmov	s15, r3
 8001812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

}
 8001820:	bf00      	nop
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <QuaternionToEuler>:
    NormalizeQuaternion(q_out);
}


// Conversion from quaternion to euler angles
void QuaternionToEuler(Quaternion q, float* ang) {
 8001828:	b5b0      	push	{r4, r5, r7, lr}
 800182a:	b08c      	sub	sp, #48	@ 0x30
 800182c:	af00      	add	r7, sp, #0
 800182e:	eeb0 6a40 	vmov.f32	s12, s0
 8001832:	eef0 6a60 	vmov.f32	s13, s1
 8001836:	eeb0 7a41 	vmov.f32	s14, s2
 800183a:	eef0 7a61 	vmov.f32	s15, s3
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	ed87 6a02 	vstr	s12, [r7, #8]
 8001844:	edc7 6a03 	vstr	s13, [r7, #12]
 8001848:	ed87 7a04 	vstr	s14, [r7, #16]
 800184c:	edc7 7a05 	vstr	s15, [r7, #20]
    //EulerAngles angles;

    // Roll (X-axis rotation)
    float sinr_cosp = 2.0f * (q.w * q.x + q.y * q.z);
 8001850:	ed97 7a02 	vldr	s14, [r7, #8]
 8001854:	edd7 7a03 	vldr	s15, [r7, #12]
 8001858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800185c:	edd7 6a04 	vldr	s13, [r7, #16]
 8001860:	edd7 7a05 	vldr	s15, [r7, #20]
 8001864:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800186c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001870:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float cosr_cosp = 1.0f - 2.0f * (q.x * q.x + q.y * q.y);
 8001874:	ed97 7a03 	vldr	s14, [r7, #12]
 8001878:	edd7 7a03 	vldr	s15, [r7, #12]
 800187c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001880:	edd7 6a04 	vldr	s13, [r7, #16]
 8001884:	edd7 7a04 	vldr	s15, [r7, #16]
 8001888:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800188c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001890:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001894:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001898:	ee77 7a67 	vsub.f32	s15, s14, s15
 800189c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    //angles.roll = atan2(sinr_cosp, cosr_cosp) * RAD_TO_DEG;
    ang[0] = atan2(sinr_cosp, cosr_cosp) * RAD_TO_DEG;
 80018a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018a2:	f7fe fe51 	bl	8000548 <__aeabi_f2d>
 80018a6:	4604      	mov	r4, r0
 80018a8:	460d      	mov	r5, r1
 80018aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018ac:	f7fe fe4c 	bl	8000548 <__aeabi_f2d>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	ec43 2b11 	vmov	d1, r2, r3
 80018b8:	ec45 4b10 	vmov	d0, r4, r5
 80018bc:	f00f fb5c 	bl	8010f78 <atan2>
 80018c0:	ec51 0b10 	vmov	r0, r1, d0
 80018c4:	a356      	add	r3, pc, #344	@ (adr r3, 8001a20 <QuaternionToEuler+0x1f8>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fe95 	bl	80005f8 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f7ff f967 	bl	8000ba8 <__aeabi_d2f>
 80018da:	4602      	mov	r2, r0
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	601a      	str	r2, [r3, #0]

    // Pitch (Y-axis rotation)
    float sinp = 2.0f * (q.w * q.y - q.z * q.x);
 80018e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80018e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ec:	edd7 6a05 	vldr	s13, [r7, #20]
 80018f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001900:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if (fabs(sinp) >= 1)
 8001904:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001908:	eef0 7ae7 	vabs.f32	s15, s15
 800190c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001918:	db13      	blt.n	8001942 <QuaternionToEuler+0x11a>
        ang[1] = copysign(90.0f, sinp); // Evita errori numerici, blocco di gimbal lock
 800191a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800191c:	f7fe fe14 	bl	8000548 <__aeabi_f2d>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	ec43 2b11 	vmov	d1, r2, r3
 8001928:	ed9f 0b3b 	vldr	d0, [pc, #236]	@ 8001a18 <QuaternionToEuler+0x1f0>
 800192c:	f00d faa1 	bl	800ee72 <copysign>
 8001930:	ec51 0b10 	vmov	r0, r1, d0
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	1d1c      	adds	r4, r3, #4
 8001938:	f7ff f936 	bl	8000ba8 <__aeabi_d2f>
 800193c:	4603      	mov	r3, r0
 800193e:	6023      	str	r3, [r4, #0]
 8001940:	e019      	b.n	8001976 <QuaternionToEuler+0x14e>
    else
        ang[1] = asin(sinp) * RAD_TO_DEG;
 8001942:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001944:	f7fe fe00 	bl	8000548 <__aeabi_f2d>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	ec43 2b10 	vmov	d0, r2, r3
 8001950:	f00f fade 	bl	8010f10 <asin>
 8001954:	ec51 0b10 	vmov	r0, r1, d0
 8001958:	a331      	add	r3, pc, #196	@ (adr r3, 8001a20 <QuaternionToEuler+0x1f8>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe fe4b 	bl	80005f8 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	1d1c      	adds	r4, r3, #4
 800196e:	f7ff f91b 	bl	8000ba8 <__aeabi_d2f>
 8001972:	4603      	mov	r3, r0
 8001974:	6023      	str	r3, [r4, #0]

    // Yaw (Z-axis rotation)
    float siny_cosp = 2.0f * (q.w * q.z + q.x * q.y);
 8001976:	ed97 7a02 	vldr	s14, [r7, #8]
 800197a:	edd7 7a05 	vldr	s15, [r7, #20]
 800197e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001982:	edd7 6a03 	vldr	s13, [r7, #12]
 8001986:	edd7 7a04 	vldr	s15, [r7, #16]
 800198a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001992:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001996:	edc7 7a08 	vstr	s15, [r7, #32]
    float cosy_cosp = 1.0f - 2.0f * (q.y * q.y + q.z * q.z);
 800199a:	ed97 7a04 	vldr	s14, [r7, #16]
 800199e:	edd7 7a04 	vldr	s15, [r7, #16]
 80019a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a6:	edd7 6a05 	vldr	s13, [r7, #20]
 80019aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80019ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c2:	edc7 7a07 	vstr	s15, [r7, #28]
    ang[2] = atan2(siny_cosp, cosy_cosp) * RAD_TO_DEG;
 80019c6:	6a38      	ldr	r0, [r7, #32]
 80019c8:	f7fe fdbe 	bl	8000548 <__aeabi_f2d>
 80019cc:	4604      	mov	r4, r0
 80019ce:	460d      	mov	r5, r1
 80019d0:	69f8      	ldr	r0, [r7, #28]
 80019d2:	f7fe fdb9 	bl	8000548 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	ec43 2b11 	vmov	d1, r2, r3
 80019de:	ec45 4b10 	vmov	d0, r4, r5
 80019e2:	f00f fac9 	bl	8010f78 <atan2>
 80019e6:	ec51 0b10 	vmov	r0, r1, d0
 80019ea:	a30d      	add	r3, pc, #52	@ (adr r3, 8001a20 <QuaternionToEuler+0x1f8>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fe02 	bl	80005f8 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f103 0408 	add.w	r4, r3, #8
 8001a02:	f7ff f8d1 	bl	8000ba8 <__aeabi_d2f>
 8001a06:	4603      	mov	r3, r0
 8001a08:	6023      	str	r3, [r4, #0]


    /*ang[0] = angles.roll;
    ang[1] = angles.pitch;
    ang[2] = angles.yaw;*/
}
 8001a0a:	bf00      	nop
 8001a0c:	3730      	adds	r7, #48	@ 0x30
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bdb0      	pop	{r4, r5, r7, pc}
 8001a12:	bf00      	nop
 8001a14:	f3af 8000 	nop.w
 8001a18:	00000000 	.word	0x00000000
 8001a1c:	40568000 	.word	0x40568000
 8001a20:	20000000 	.word	0x20000000
 8001a24:	404ca5dc 	.word	0x404ca5dc

08001a28 <SetQuaternionFromEuler>:


// Set angles to a specified quantity
void SetQuaternionFromEuler(Quaternion *q, float roll, float pitch, float yaw) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a34:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a38:	ed87 1a00 	vstr	s2, [r7]
	roll = roll * DEG_TO_RAD;
 8001a3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a40:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001bcc <SetQuaternionFromEuler+0x1a4>
 8001a44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a48:	edc7 7a02 	vstr	s15, [r7, #8]
	pitch = pitch * DEG_TO_RAD;
 8001a4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a50:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001bcc <SetQuaternionFromEuler+0x1a4>
 8001a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a58:	edc7 7a01 	vstr	s15, [r7, #4]
	yaw = yaw* DEG_TO_RAD;
 8001a5c:	edd7 7a00 	vldr	s15, [r7]
 8001a60:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001bcc <SetQuaternionFromEuler+0x1a4>
 8001a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a68:	edc7 7a00 	vstr	s15, [r7]
    float cr = cosf(roll * 0.5f);
 8001a6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a70:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a78:	eeb0 0a67 	vmov.f32	s0, s15
 8001a7c:	f00f fabc 	bl	8010ff8 <cosf>
 8001a80:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float sr = sinf(roll * 0.5f);
 8001a84:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a88:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a90:	eeb0 0a67 	vmov.f32	s0, s15
 8001a94:	f00f fafc 	bl	8011090 <sinf>
 8001a98:	ed87 0a08 	vstr	s0, [r7, #32]
    float cp = cosf(pitch * 0.5f);
 8001a9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001aa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8001aac:	f00f faa4 	bl	8010ff8 <cosf>
 8001ab0:	ed87 0a07 	vstr	s0, [r7, #28]
    float sp = sinf(pitch * 0.5f);
 8001ab4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ab8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac4:	f00f fae4 	bl	8011090 <sinf>
 8001ac8:	ed87 0a06 	vstr	s0, [r7, #24]
    float cy = cosf(yaw * 0.5f);
 8001acc:	edd7 7a00 	vldr	s15, [r7]
 8001ad0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8001adc:	f00f fa8c 	bl	8010ff8 <cosf>
 8001ae0:	ed87 0a05 	vstr	s0, [r7, #20]
    float sy = sinf(yaw * 0.5f);
 8001ae4:	edd7 7a00 	vldr	s15, [r7]
 8001ae8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001aec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af0:	eeb0 0a67 	vmov.f32	s0, s15
 8001af4:	f00f facc 	bl	8011090 <sinf>
 8001af8:	ed87 0a04 	vstr	s0, [r7, #16]

    q->w = cr * cp * cy + sr * sp * sy;
 8001afc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b00:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b10:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b14:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b18:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	edc3 7a00 	vstr	s15, [r3]
    q->x = sr * cp * cy - cr * sp * sy;
 8001b2e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b32:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b42:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001b46:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	edc3 7a01 	vstr	s15, [r3, #4]
    q->y = cr * sp * cy + sr * cp * sy;
 8001b60:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b64:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b74:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b78:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b7c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b80:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	edc3 7a02 	vstr	s15, [r3, #8]
    q->z = cr * cp * sy - sr * sp * cy;
 8001b92:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b96:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ba2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001baa:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001bc4:	bf00      	nop
 8001bc6:	3728      	adds	r7, #40	@ 0x28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	3c8efa39 	.word	0x3c8efa39

08001bd0 <Filter_Init>:
/// ######################################################################################################
/// ##### FILTER SECTION #################################################################################
/// ######################################################################################################

void Filter_Init(LPF_FILTER *filt, float f_LP_gyr, float f_LP_acc, float f_HP_gyr, float f_HP_acc, float f_LP_angles, float dt)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	@ 0x30
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	61f8      	str	r0, [r7, #28]
 8001bd8:	ed87 0a06 	vstr	s0, [r7, #24]
 8001bdc:	edc7 0a05 	vstr	s1, [r7, #20]
 8001be0:	ed87 1a04 	vstr	s2, [r7, #16]
 8001be4:	edc7 1a03 	vstr	s3, [r7, #12]
 8001be8:	ed87 2a02 	vstr	s4, [r7, #8]
 8001bec:	edc7 2a01 	vstr	s5, [r7, #4]
	LPF_Init(filt, f_LP_gyr, f_LP_acc, f_LP_angles, dt);
 8001bf0:	edd7 1a01 	vldr	s3, [r7, #4]
 8001bf4:	ed97 1a02 	vldr	s2, [r7, #8]
 8001bf8:	edd7 0a05 	vldr	s1, [r7, #20]
 8001bfc:	ed97 0a06 	vldr	s0, [r7, #24]
 8001c00:	69f8      	ldr	r0, [r7, #28]
 8001c02:	f000 f968 	bl	8001ed6 <LPF_Init>
	HPF_Init(filt, f_HP_gyr, f_HP_acc, dt);
 8001c06:	ed97 1a01 	vldr	s2, [r7, #4]
 8001c0a:	edd7 0a03 	vldr	s1, [r7, #12]
 8001c0e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001c12:	69f8      	ldr	r0, [r7, #28]
 8001c14:	f000 fa65 	bl	80020e2 <HPF_Init>

	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c1c:	e038      	b.n	8001c90 <Filter_Init+0xc0>
	{
		filt->filt_gyr_x[i] = 0.0f;					// filt_gyr_x[0] -> past filtered sample   //	filt_gyr_x[1] -> curr filtered sample
 8001c1e:	69fa      	ldr	r2, [r7, #28]
 8001c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c22:	3304      	adds	r3, #4
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4413      	add	r3, r2
 8001c28:	3304      	adds	r3, #4
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
		filt->filt_gyr_y[i] = 0.0f;					// filt_gyr_x[0] ==> y(n)
 8001c30:	69fa      	ldr	r2, [r7, #28]
 8001c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c34:	3306      	adds	r3, #6
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	3304      	adds	r3, #4
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
		filt->filt_gyr_z[i] = 0.0f;					// filt_gyr_x[1] ==> y(n-1)
 8001c42:	69fa      	ldr	r2, [r7, #28]
 8001c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c46:	3308      	adds	r3, #8
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
		filt->filt_acc_x[i] = 0.0f;
 8001c54:	69fa      	ldr	r2, [r7, #28]
 8001c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c58:	330a      	adds	r3, #10
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3304      	adds	r3, #4
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
		filt->filt_acc_y[i] = 0.0f;
 8001c66:	69fa      	ldr	r2, [r7, #28]
 8001c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c6a:	330c      	adds	r3, #12
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	3304      	adds	r3, #4
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
		filt->filt_acc_z[i] = 0.0f;
 8001c78:	69fa      	ldr	r2, [r7, #28]
 8001c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7c:	330e      	adds	r3, #14
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	4413      	add	r3, r2
 8001c82:	3304      	adds	r3, #4
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	ddc3      	ble.n	8001c1e <Filter_Init+0x4e>
	}

	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c9a:	e038      	b.n	8001d0e <Filter_Init+0x13e>
	{
		filt->not_filt_gyr_x[i] = 0.0f;					// not_filt_gyr_x[0] -> past not filtered sample   //	not_filt_gyr_x[1] -> curr not filtered sample
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ca0:	3310      	adds	r3, #16
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
		filt->not_filt_gyr_y[i] = 0.0f;					// not_filt_gyr_x[0] ==> x(n)
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb2:	3312      	adds	r3, #18
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	3304      	adds	r3, #4
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
		filt->not_filt_gyr_z[i] = 0.0f;					// not_filt_gyr_x[1] ==> x(n-1)
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cc4:	3314      	adds	r3, #20
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	3304      	adds	r3, #4
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
		filt->not_filt_acc_x[i] = 0.0f;
 8001cd2:	69fa      	ldr	r2, [r7, #28]
 8001cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd6:	3316      	adds	r3, #22
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	3304      	adds	r3, #4
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
		filt->not_filt_acc_y[i] = 0.0f;
 8001ce4:	69fa      	ldr	r2, [r7, #28]
 8001ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce8:	3318      	adds	r3, #24
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	3304      	adds	r3, #4
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
		filt->not_filt_acc_z[i] = 0.0f;
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfa:	331a      	adds	r3, #26
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	3304      	adds	r3, #4
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	ddc3      	ble.n	8001c9c <Filter_Init+0xcc>
	}

	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d18:	e01d      	b.n	8001d56 <Filter_Init+0x186>
	{
		filt->filt_ang_x[i] = 0.0f;
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1e:	331c      	adds	r3, #28
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	3304      	adds	r3, #4
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
		filt->filt_ang_y[i] = 0.0f;
 8001d2c:	69fa      	ldr	r2, [r7, #28]
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	331e      	adds	r3, #30
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4413      	add	r3, r2
 8001d36:	3304      	adds	r3, #4
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
		filt->filt_ang_z[i] = 0.0f;
 8001d3e:	69fa      	ldr	r2, [r7, #28]
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	3320      	adds	r3, #32
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	3304      	adds	r3, #4
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
	for(int i=0; i<N_FILT_SAMPLES; i++)
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	3301      	adds	r3, #1
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	ddde      	ble.n	8001d1a <Filter_Init+0x14a>
	}
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3730      	adds	r7, #48	@ 0x30
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <LPF_CalculateAlpha>:
/// ##### LOW PASS FILTER for GYRO&ACC SECTION ###########################################################
/// ######################################################################################################

/// Alpha calculation for LPF filter in general --> (GYR&ACC and ANGLES)
float LPF_CalculateAlpha(float f_cut, float dt)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d72:	edc7 0a00 	vstr	s1, [r7]
	float tau = 1.0f / (2.0f * M_PI * f_cut);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7fe fbe6 	bl	8000548 <__aeabi_f2d>
 8001d7c:	a313      	add	r3, pc, #76	@ (adr r3, 8001dcc <LPF_CalculateAlpha+0x64>)
 8001d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d82:	f7fe fc39 	bl	80005f8 <__aeabi_dmul>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	f04f 0000 	mov.w	r0, #0
 8001d8e:	490e      	ldr	r1, [pc, #56]	@ (8001dc8 <LPF_CalculateAlpha+0x60>)
 8001d90:	f7fe fd5c 	bl	800084c <__aeabi_ddiv>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f7fe ff04 	bl	8000ba8 <__aeabi_d2f>
 8001da0:	4603      	mov	r3, r0
 8001da2:	60fb      	str	r3, [r7, #12]
	return dt / (tau + dt);
 8001da4:	ed97 7a03 	vldr	s14, [r7, #12]
 8001da8:	edd7 7a00 	vldr	s15, [r7]
 8001dac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db0:	ed97 7a00 	vldr	s14, [r7]
 8001db4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001db8:	eef0 7a66 	vmov.f32	s15, s13
}
 8001dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	3ff00000 	.word	0x3ff00000
 8001dcc:	54442d18 	.word	0x54442d18
 8001dd0:	401921fb 	.word	0x401921fb

08001dd4 <LPF_Update_Single>:

/// ------ LOW PF ILTER, 1 ORDER ------------------------------------------------------------------------------------
float LPF_Update_Single(LPF_FILTER *filt, float old_data, float data, float alpha)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001de0:	edc7 0a01 	vstr	s1, [r7, #4]
 8001de4:	ed87 1a00 	vstr	s2, [r7]
	 return ( (alpha * data) + ((1-alpha) * old_data) );
 8001de8:	ed97 7a00 	vldr	s14, [r7]
 8001dec:	edd7 7a01 	vldr	s15, [r7, #4]
 8001df0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001df4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001df8:	edd7 7a00 	vldr	s15, [r7]
 8001dfc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001e00:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e08:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LPF_SetAlpha>:

/// ------ LPF set over boundaries coefficients ----------------------------------------------------------------------
void LPF_SetAlpha(LPF_FILTER *filt, float alpha_gyr, float alpha_acc, float coeff_filt_angl)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b085      	sub	sp, #20
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e26:	edc7 0a01 	vstr	s1, [r7, #4]
 8001e2a:	ed87 1a00 	vstr	s2, [r7]
	// Alpha gyr COEFF
	if(alpha_gyr > 1.0f)
 8001e2e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3e:	dd03      	ble.n	8001e48 <LPF_SetAlpha+0x2e>
		alpha_gyr = 1.0f;
 8001e40:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	e009      	b.n	8001e5c <LPF_SetAlpha+0x42>
	else if(alpha_gyr < 0.0f)
 8001e48:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e54:	d502      	bpl.n	8001e5c <LPF_SetAlpha+0x42>
		alpha_gyr = 0.0f;
 8001e56:	f04f 0300 	mov.w	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
	// Alpha_acc COEFF
	if(alpha_acc > 1.0f)
 8001e5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e6c:	dd03      	ble.n	8001e76 <LPF_SetAlpha+0x5c>
		alpha_acc = 1.0f;
 8001e6e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	e009      	b.n	8001e8a <LPF_SetAlpha+0x70>
	else if(alpha_acc < 0.0f)
 8001e76:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e82:	d502      	bpl.n	8001e8a <LPF_SetAlpha+0x70>
		alpha_acc = 0.0f;
 8001e84:	f04f 0300 	mov.w	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
	// coeff_filt_angl COEFF
	if(coeff_filt_angl > 1.0f)
 8001e8a:	edd7 7a00 	vldr	s15, [r7]
 8001e8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e9a:	dd03      	ble.n	8001ea4 <LPF_SetAlpha+0x8a>
		coeff_filt_angl = 1.0f;
 8001e9c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	e009      	b.n	8001eb8 <LPF_SetAlpha+0x9e>
	else if(coeff_filt_angl < 0)
 8001ea4:	edd7 7a00 	vldr	s15, [r7]
 8001ea8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb0:	d502      	bpl.n	8001eb8 <LPF_SetAlpha+0x9e>
		coeff_filt_angl = 0.0f;
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	603b      	str	r3, [r7, #0]

	filt->alpha_gyr = alpha_gyr;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	601a      	str	r2, [r3, #0]
	filt->alpha_acc = alpha_acc;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	605a      	str	r2, [r3, #4]
	filt->coeff_filt_ang = coeff_filt_angl;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	611a      	str	r2, [r3, #16]
}
 8001eca:	bf00      	nop
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <LPF_Init>:

void LPF_Init(LPF_FILTER *filt, float f_cut_gyr, float f_cut_acc, float f_cut_angles, float dt)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b08a      	sub	sp, #40	@ 0x28
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6178      	str	r0, [r7, #20]
 8001ede:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ee2:	edc7 0a03 	vstr	s1, [r7, #12]
 8001ee6:	ed87 1a02 	vstr	s2, [r7, #8]
 8001eea:	edc7 1a01 	vstr	s3, [r7, #4]
	// aplha for LPF settings
	float alpha_gyr = LPF_CalculateAlpha(f_cut_gyr, dt);
 8001eee:	edd7 0a01 	vldr	s1, [r7, #4]
 8001ef2:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ef6:	f7ff ff37 	bl	8001d68 <LPF_CalculateAlpha>
 8001efa:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	float alpha_acc = LPF_CalculateAlpha(f_cut_acc, dt);
 8001efe:	edd7 0a01 	vldr	s1, [r7, #4]
 8001f02:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f06:	f7ff ff2f 	bl	8001d68 <LPF_CalculateAlpha>
 8001f0a:	ed87 0a08 	vstr	s0, [r7, #32]
	float coeff_filt_angl = LPF_CalculateAlpha(f_cut_angles, dt);
 8001f0e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001f12:	ed97 0a02 	vldr	s0, [r7, #8]
 8001f16:	f7ff ff27 	bl	8001d68 <LPF_CalculateAlpha>
 8001f1a:	ed87 0a07 	vstr	s0, [r7, #28]
	LPF_SetAlpha(filt, alpha_gyr, alpha_acc, f_cut_angles);
 8001f1e:	ed97 1a02 	vldr	s2, [r7, #8]
 8001f22:	edd7 0a08 	vldr	s1, [r7, #32]
 8001f26:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001f2a:	6978      	ldr	r0, [r7, #20]
 8001f2c:	f7ff ff75 	bl	8001e1a <LPF_SetAlpha>

}
 8001f30:	bf00      	nop
 8001f32:	3728      	adds	r7, #40	@ 0x28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <LPF_GyrAcc_Update_All>:


LPF_FILTER LPF_GyrAcc_Update_All(LPF_FILTER *filt, float *gyr, float *acc)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	603b      	str	r3, [r7, #0]
	/* I compute the LPF filter */
	filt->filt_gyr_x[0] = LPF_Update_Single(filt, filt->filt_gyr_x[1], gyr[0], filt->alpha_gyr);
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	ed93 7a00 	vldr	s14, [r3]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	edd3 6a00 	vldr	s13, [r3]
 8001f58:	eeb0 1a66 	vmov.f32	s2, s13
 8001f5c:	eef0 0a47 	vmov.f32	s1, s14
 8001f60:	eeb0 0a67 	vmov.f32	s0, s15
 8001f64:	68b8      	ldr	r0, [r7, #8]
 8001f66:	f7ff ff35 	bl	8001dd4 <LPF_Update_Single>
 8001f6a:	eef0 7a40 	vmov.f32	s15, s0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	edc3 7a05 	vstr	s15, [r3, #20]
	filt->filt_gyr_y[0] = LPF_Update_Single(filt, filt->filt_gyr_y[1], gyr[1], filt->alpha_gyr);
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	ed93 7a00 	vldr	s14, [r3]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	edd3 6a00 	vldr	s13, [r3]
 8001f88:	eeb0 1a66 	vmov.f32	s2, s13
 8001f8c:	eef0 0a47 	vmov.f32	s1, s14
 8001f90:	eeb0 0a67 	vmov.f32	s0, s15
 8001f94:	68b8      	ldr	r0, [r7, #8]
 8001f96:	f7ff ff1d 	bl	8001dd4 <LPF_Update_Single>
 8001f9a:	eef0 7a40 	vmov.f32	s15, s0
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	edc3 7a07 	vstr	s15, [r3, #28]
	filt->filt_gyr_z[0] = LPF_Update_Single(filt, filt->filt_gyr_z[1], gyr[2], filt->alpha_gyr);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	3308      	adds	r3, #8
 8001fae:	ed93 7a00 	vldr	s14, [r3]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	edd3 6a00 	vldr	s13, [r3]
 8001fb8:	eeb0 1a66 	vmov.f32	s2, s13
 8001fbc:	eef0 0a47 	vmov.f32	s1, s14
 8001fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc4:	68b8      	ldr	r0, [r7, #8]
 8001fc6:	f7ff ff05 	bl	8001dd4 <LPF_Update_Single>
 8001fca:	eef0 7a40 	vmov.f32	s15, s0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	filt->filt_acc_x[0] = LPF_Update_Single(filt, filt->filt_acc_x[1], acc[0], filt->alpha_acc);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	ed93 7a00 	vldr	s14, [r3]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fe6:	eeb0 1a66 	vmov.f32	s2, s13
 8001fea:	eef0 0a47 	vmov.f32	s1, s14
 8001fee:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff2:	68b8      	ldr	r0, [r7, #8]
 8001ff4:	f7ff feee 	bl	8001dd4 <LPF_Update_Single>
 8001ff8:	eef0 7a40 	vmov.f32	s15, s0
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	filt->filt_acc_y[0] = LPF_Update_Single(filt, filt->filt_acc_y[1], acc[1], filt->alpha_acc);
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	3304      	adds	r3, #4
 800200c:	ed93 7a00 	vldr	s14, [r3]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	edd3 6a01 	vldr	s13, [r3, #4]
 8002016:	eeb0 1a66 	vmov.f32	s2, s13
 800201a:	eef0 0a47 	vmov.f32	s1, s14
 800201e:	eeb0 0a67 	vmov.f32	s0, s15
 8002022:	68b8      	ldr	r0, [r7, #8]
 8002024:	f7ff fed6 	bl	8001dd4 <LPF_Update_Single>
 8002028:	eef0 7a40 	vmov.f32	s15, s0
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	filt->filt_acc_z[0] = LPF_Update_Single(filt, filt->filt_acc_z[1], acc[2], filt->alpha_acc);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	3308      	adds	r3, #8
 800203c:	ed93 7a00 	vldr	s14, [r3]
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	edd3 6a01 	vldr	s13, [r3, #4]
 8002046:	eeb0 1a66 	vmov.f32	s2, s13
 800204a:	eef0 0a47 	vmov.f32	s1, s14
 800204e:	eeb0 0a67 	vmov.f32	s0, s15
 8002052:	68b8      	ldr	r0, [r7, #8]
 8002054:	f7ff febe 	bl	8001dd4 <LPF_Update_Single>
 8002058:	eef0 7a40 	vmov.f32	s15, s0
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

	/* the current sample will become the next old one */
	filt->filt_gyr_x[1] = filt->filt_gyr_x[0];
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	695a      	ldr	r2, [r3, #20]
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	619a      	str	r2, [r3, #24]
	filt->filt_gyr_y[1] = filt->filt_gyr_y[0];
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	69da      	ldr	r2, [r3, #28]
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	621a      	str	r2, [r3, #32]
	filt->filt_gyr_z[1] = filt->filt_gyr_z[0];
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	629a      	str	r2, [r3, #40]	@ 0x28
	filt->filt_acc_x[1] = filt->filt_acc_x[0];
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	631a      	str	r2, [r3, #48]	@ 0x30
	filt->filt_acc_y[1] = filt->filt_acc_y[0];
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	639a      	str	r2, [r3, #56]	@ 0x38
	filt->filt_acc_z[1] = filt->filt_acc_z[0];
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	641a      	str	r2, [r3, #64]	@ 0x40

	/* I update gyro and acc global variables */
	gyr[0] = filt->filt_gyr_x[0];
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	695a      	ldr	r2, [r3, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	601a      	str	r2, [r3, #0]
	gyr[1] = filt->filt_gyr_y[0];
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	3304      	adds	r3, #4
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	69d2      	ldr	r2, [r2, #28]
 80020a2:	601a      	str	r2, [r3, #0]
	gyr[2] = filt->filt_gyr_z[0];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3308      	adds	r3, #8
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020ac:	601a      	str	r2, [r3, #0]
	acc[0] = filt->filt_acc_x[0];
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	601a      	str	r2, [r3, #0]
	acc[1] = filt->filt_acc_y[0];
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	3304      	adds	r3, #4
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80020be:	601a      	str	r2, [r3, #0]
	acc[2] = filt->filt_acc_z[0];
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	3308      	adds	r3, #8
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80020c8:	601a      	str	r2, [r3, #0]

	return *filt;
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	238c      	movs	r3, #140	@ 0x8c
 80020d4:	461a      	mov	r2, r3
 80020d6:	f00c febe 	bl	800ee56 <memcpy>
}
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HPF_Init>:
/// ##### HIGH PASS FILTER SECTION #######################################################################
/// ######################################################################################################


void HPF_Init(LPF_FILTER *filt, float f_cut_gyr, float f_cut_acc, float dt)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	ed87 0a02 	vstr	s0, [r7, #8]
 80020ee:	edc7 0a01 	vstr	s1, [r7, #4]
 80020f2:	ed87 1a00 	vstr	s2, [r7]
	// beta for HPF settings
	float beta_gyr = HPF_CalculateBeta(f_cut_gyr, dt);
 80020f6:	edd7 0a00 	vldr	s1, [r7]
 80020fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80020fe:	f000 f815 	bl	800212c <HPF_CalculateBeta>
 8002102:	ed87 0a05 	vstr	s0, [r7, #20]
	float beta_acc = HPF_CalculateBeta(f_cut_acc, dt);
 8002106:	edd7 0a00 	vldr	s1, [r7]
 800210a:	ed97 0a01 	vldr	s0, [r7, #4]
 800210e:	f000 f80d 	bl	800212c <HPF_CalculateBeta>
 8002112:	ed87 0a04 	vstr	s0, [r7, #16]
	HPF_SetBeta(filt, beta_gyr, beta_acc);
 8002116:	edd7 0a04 	vldr	s1, [r7, #16]
 800211a:	ed97 0a05 	vldr	s0, [r7, #20]
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f000 f826 	bl	8002170 <HPF_SetBeta>

}
 8002124:	bf00      	nop
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HPF_CalculateBeta>:


float HPF_CalculateBeta(float f_cut, float dt)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	ed87 0a01 	vstr	s0, [r7, #4]
 8002136:	edc7 0a00 	vstr	s1, [r7]
	return 1.0f - expf(-2.0f * (float)M_PI * f_cut * dt);
 800213a:	edd7 7a01 	vldr	s15, [r7, #4]
 800213e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800216c <HPF_CalculateBeta+0x40>
 8002142:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002146:	edd7 7a00 	vldr	s15, [r7]
 800214a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800214e:	eeb0 0a67 	vmov.f32	s0, s15
 8002152:	f00e ff1b 	bl	8010f8c <expf>
 8002156:	eef0 7a40 	vmov.f32	s15, s0
 800215a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800215e:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8002162:	eeb0 0a67 	vmov.f32	s0, s15
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	c0c90fdb 	.word	0xc0c90fdb

08002170 <HPF_SetBeta>:


void HPF_SetBeta(LPF_FILTER *filt, float beta_gyr, float beta_acc)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	ed87 0a02 	vstr	s0, [r7, #8]
 800217c:	edc7 0a01 	vstr	s1, [r7, #4]
	if(beta_gyr > 1.0f)
 8002180:	edd7 7a02 	vldr	s15, [r7, #8]
 8002184:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	dd03      	ble.n	800219a <HPF_SetBeta+0x2a>
	{
		beta_gyr = 1.0f;
 8002192:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	e009      	b.n	80021ae <HPF_SetBeta+0x3e>
	}
	else if(beta_gyr < 0.0f)
 800219a:	edd7 7a02 	vldr	s15, [r7, #8]
 800219e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	d502      	bpl.n	80021ae <HPF_SetBeta+0x3e>
	{
		beta_gyr = 0.0f;
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
	}

	if(beta_acc > 1.0f)
 80021ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80021b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021be:	dd03      	ble.n	80021c8 <HPF_SetBeta+0x58>
	{
		beta_acc = 1.0f;
 80021c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	e009      	b.n	80021dc <HPF_SetBeta+0x6c>
	}
	else if(beta_acc < 0.0f)
 80021c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80021cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d4:	d502      	bpl.n	80021dc <HPF_SetBeta+0x6c>
	{
		beta_acc = 0.0f;
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
	}

	filt->beta_gyr = beta_gyr;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	609a      	str	r2, [r3, #8]
	filt->beta_acc = beta_acc;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	60da      	str	r2, [r3, #12]
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <MadgwickAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az, float sampleFreq) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b09e      	sub	sp, #120	@ 0x78
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	ed87 0a07 	vstr	s0, [r7, #28]
 80021fe:	edc7 0a06 	vstr	s1, [r7, #24]
 8002202:	ed87 1a05 	vstr	s2, [r7, #20]
 8002206:	edc7 1a04 	vstr	s3, [r7, #16]
 800220a:	ed87 2a03 	vstr	s4, [r7, #12]
 800220e:	edc7 2a02 	vstr	s5, [r7, #8]
 8002212:	ed87 3a01 	vstr	s6, [r7, #4]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002216:	4bec      	ldr	r3, [pc, #944]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 8002218:	edd3 7a00 	vldr	s15, [r3]
 800221c:	eeb1 7a67 	vneg.f32	s14, s15
 8002220:	edd7 7a07 	vldr	s15, [r7, #28]
 8002224:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002228:	4be8      	ldr	r3, [pc, #928]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 800222a:	edd3 6a00 	vldr	s13, [r3]
 800222e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002236:	ee37 7a67 	vsub.f32	s14, s14, s15
 800223a:	4be5      	ldr	r3, [pc, #916]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 800223c:	edd3 6a00 	vldr	s13, [r3]
 8002240:	edd7 7a05 	vldr	s15, [r7, #20]
 8002244:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800224c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002254:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002258:	4bde      	ldr	r3, [pc, #888]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 800225a:	ed93 7a00 	vldr	s14, [r3]
 800225e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002262:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002266:	4bd9      	ldr	r3, [pc, #868]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 8002268:	edd3 6a00 	vldr	s13, [r3]
 800226c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002270:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002274:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002278:	4bd5      	ldr	r3, [pc, #852]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 800227a:	edd3 6a00 	vldr	s13, [r3]
 800227e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002282:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002286:	ee77 7a67 	vsub.f32	s15, s14, s15
 800228a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800228e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002292:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002296:	4bcf      	ldr	r3, [pc, #828]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 8002298:	ed93 7a00 	vldr	s14, [r3]
 800229c:	edd7 7a06 	vldr	s15, [r7, #24]
 80022a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a4:	4bc8      	ldr	r3, [pc, #800]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 80022a6:	edd3 6a00 	vldr	s13, [r3]
 80022aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80022ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022b6:	4bc6      	ldr	r3, [pc, #792]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 80022b8:	edd3 6a00 	vldr	s13, [r3]
 80022bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80022c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d0:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80022d4:	4bbf      	ldr	r3, [pc, #764]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 80022d6:	ed93 7a00 	vldr	s14, [r3]
 80022da:	edd7 7a05 	vldr	s15, [r7, #20]
 80022de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022e2:	4bb9      	ldr	r3, [pc, #740]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 80022e4:	edd3 6a00 	vldr	s13, [r3]
 80022e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80022ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022f4:	4bb5      	ldr	r3, [pc, #724]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 80022f6:	edd3 6a00 	vldr	s13, [r3]
 80022fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80022fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002306:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800230a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800230e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002312:	edd7 7a04 	vldr	s15, [r7, #16]
 8002316:	eef5 7a40 	vcmp.f32	s15, #0.0
 800231a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231e:	d10e      	bne.n	800233e <MadgwickAHRSupdateIMU+0x14a>
 8002320:	edd7 7a03 	vldr	s15, [r7, #12]
 8002324:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	d107      	bne.n	800233e <MadgwickAHRSupdateIMU+0x14a>
 800232e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002332:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233a:	f000 81e5 	beq.w	8002708 <MadgwickAHRSupdateIMU+0x514>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800233e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002342:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002346:	edd7 7a03 	vldr	s15, [r7, #12]
 800234a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800234e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002352:	edd7 7a02 	vldr	s15, [r7, #8]
 8002356:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800235a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800235e:	eeb0 0a67 	vmov.f32	s0, s15
 8002362:	f000 fa7b 	bl	800285c <invSqrt>
 8002366:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
		ax *= recipNorm;
 800236a:	ed97 7a04 	vldr	s14, [r7, #16]
 800236e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002376:	edc7 7a04 	vstr	s15, [r7, #16]
		ay *= recipNorm;
 800237a:	ed97 7a03 	vldr	s14, [r7, #12]
 800237e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002386:	edc7 7a03 	vstr	s15, [r7, #12]
		az *= recipNorm;
 800238a:	ed97 7a02 	vldr	s14, [r7, #8]
 800238e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002396:	edc7 7a02 	vstr	s15, [r7, #8]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 800239a:	4b8e      	ldr	r3, [pc, #568]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 800239c:	edd3 7a00 	vldr	s15, [r3]
 80023a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023a4:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		_2q1 = 2.0f * q1;
 80023a8:	4b87      	ldr	r3, [pc, #540]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 80023aa:	edd3 7a00 	vldr	s15, [r3]
 80023ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023b2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		_2q2 = 2.0f * q2;
 80023b6:	4b85      	ldr	r3, [pc, #532]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 80023b8:	edd3 7a00 	vldr	s15, [r3]
 80023bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023c0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q3 = 2.0f * q3;
 80023c4:	4b82      	ldr	r3, [pc, #520]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 80023c6:	edd3 7a00 	vldr	s15, [r3]
 80023ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023ce:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_4q0 = 4.0f * q0;
 80023d2:	4b80      	ldr	r3, [pc, #512]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80023dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023e0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_4q1 = 4.0f * q1;
 80023e4:	4b78      	ldr	r3, [pc, #480]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 80023e6:	edd3 7a00 	vldr	s15, [r3]
 80023ea:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80023ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q2 = 4.0f * q2;
 80023f6:	4b75      	ldr	r3, [pc, #468]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 80023f8:	edd3 7a00 	vldr	s15, [r3]
 80023fc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002400:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002404:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_8q1 = 8.0f * q1;
 8002408:	4b6f      	ldr	r3, [pc, #444]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 800240a:	edd3 7a00 	vldr	s15, [r3]
 800240e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002412:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002416:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_8q2 = 8.0f * q2;
 800241a:	4b6c      	ldr	r3, [pc, #432]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 800241c:	edd3 7a00 	vldr	s15, [r3]
 8002420:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002424:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002428:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q0q0 = q0 * q0;
 800242c:	4b69      	ldr	r3, [pc, #420]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 800242e:	ed93 7a00 	vldr	s14, [r3]
 8002432:	4b68      	ldr	r3, [pc, #416]	@ (80025d4 <MadgwickAHRSupdateIMU+0x3e0>)
 8002434:	edd3 7a00 	vldr	s15, [r3]
 8002438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800243c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q1q1 = q1 * q1;
 8002440:	4b61      	ldr	r3, [pc, #388]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 8002442:	ed93 7a00 	vldr	s14, [r3]
 8002446:	4b60      	ldr	r3, [pc, #384]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002450:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q2q2 = q2 * q2;
 8002454:	4b5d      	ldr	r3, [pc, #372]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 8002456:	ed93 7a00 	vldr	s14, [r3]
 800245a:	4b5c      	ldr	r3, [pc, #368]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002464:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q3q3 = q3 * q3;
 8002468:	4b59      	ldr	r3, [pc, #356]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 800246a:	ed93 7a00 	vldr	s14, [r3]
 800246e:	4b58      	ldr	r3, [pc, #352]	@ (80025d0 <MadgwickAHRSupdateIMU+0x3dc>)
 8002470:	edd3 7a00 	vldr	s15, [r3]
 8002474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002478:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800247c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002480:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002488:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800248c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002494:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002498:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 800249c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80024a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024a8:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80024ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80024b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80024bc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80024c0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80024c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024c8:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80024cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80024d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80024dc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80024e0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024e4:	4b38      	ldr	r3, [pc, #224]	@ (80025c8 <MadgwickAHRSupdateIMU+0x3d4>)
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f2:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80024f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80024fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002502:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800250a:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800250e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002512:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002516:	ee37 7a27 	vadd.f32	s14, s14, s15
 800251a:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800251e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800252a:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 800252e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800253a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800253e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002542:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002546:	ee27 7a87 	vmul.f32	s14, s15, s14
 800254a:	4b20      	ldr	r3, [pc, #128]	@ (80025cc <MadgwickAHRSupdateIMU+0x3d8>)
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002554:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8002558:	edd7 7a04 	vldr	s15, [r7, #16]
 800255c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002560:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002564:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002568:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800256c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002570:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002574:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8002578:	edd7 7a03 	vldr	s15, [r7, #12]
 800257c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002580:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002584:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002588:	ee37 7a67 	vsub.f32	s14, s14, s15
 800258c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002590:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002598:	ee37 7a27 	vadd.f32	s14, s14, s15
 800259c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80025a0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80025a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025ac:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80025b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80025b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025bc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80025c0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80025c4:	e008      	b.n	80025d8 <MadgwickAHRSupdateIMU+0x3e4>
 80025c6:	bf00      	nop
 80025c8:	20000324 	.word	0x20000324
 80025cc:	20000328 	.word	0x20000328
 80025d0:	2000032c 	.word	0x2000032c
 80025d4:	20000004 	.word	0x20000004
 80025d8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80025dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025e0:	4b99      	ldr	r3, [pc, #612]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025ea:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80025ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80025f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025fa:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80025fe:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002602:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002606:	4b90      	ldr	r3, [pc, #576]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 8002608:	edd3 7a00 	vldr	s15, [r3]
 800260c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002610:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002614:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8002618:	edd7 7a03 	vldr	s15, [r7, #12]
 800261c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002624:	edc7 7a08 	vstr	s15, [r7, #32]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002628:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800262c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002630:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002634:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002638:	ee37 7a27 	vadd.f32	s14, s14, s15
 800263c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002640:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002644:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002648:	edd7 7a08 	vldr	s15, [r7, #32]
 800264c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002654:	eeb0 0a67 	vmov.f32	s0, s15
 8002658:	f000 f900 	bl	800285c <invSqrt>
 800265c:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
		s0 *= recipNorm;
 8002660:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002664:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s1 *= recipNorm;
 8002670:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002674:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		s2 *= recipNorm;
 8002680:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002684:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800268c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s3 *= recipNorm;
 8002690:	ed97 7a08 	vldr	s14, [r7, #32]
 8002694:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269c:	edc7 7a08 	vstr	s15, [r7, #32]

		// Apply feedback step
		qDot1 -= beta * s0;
 80026a0:	4b6a      	ldr	r3, [pc, #424]	@ (800284c <MadgwickAHRSupdateIMU+0x658>)
 80026a2:	ed93 7a00 	vldr	s14, [r3]
 80026a6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80026aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ae:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80026b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b6:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		qDot2 -= beta * s1;
 80026ba:	4b64      	ldr	r3, [pc, #400]	@ (800284c <MadgwickAHRSupdateIMU+0x658>)
 80026bc:	ed93 7a00 	vldr	s14, [r3]
 80026c0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80026c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c8:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80026cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d0:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		qDot3 -= beta * s2;
 80026d4:	4b5d      	ldr	r3, [pc, #372]	@ (800284c <MadgwickAHRSupdateIMU+0x658>)
 80026d6:	ed93 7a00 	vldr	s14, [r3]
 80026da:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80026de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80026e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026ea:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot4 -= beta * s3;
 80026ee:	4b57      	ldr	r3, [pc, #348]	@ (800284c <MadgwickAHRSupdateIMU+0x658>)
 80026f0:	ed93 7a00 	vldr	s14, [r3]
 80026f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8002700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002704:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8002708:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800270c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002710:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002714:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800271c:	4b4c      	ldr	r3, [pc, #304]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 800271e:	edd3 7a00 	vldr	s15, [r3]
 8002722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002726:	4b4a      	ldr	r3, [pc, #296]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 8002728:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800272c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002730:	edd7 7a01 	vldr	s15, [r7, #4]
 8002734:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002738:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800273c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002740:	4b44      	ldr	r3, [pc, #272]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 8002742:	edd3 7a00 	vldr	s15, [r3]
 8002746:	ee77 7a27 	vadd.f32	s15, s14, s15
 800274a:	4b42      	ldr	r3, [pc, #264]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 800274c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002750:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002754:	edd7 7a01 	vldr	s15, [r7, #4]
 8002758:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800275c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002760:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002764:	4b3c      	ldr	r3, [pc, #240]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800276e:	4b3a      	ldr	r3, [pc, #232]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 8002770:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002774:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002778:	edd7 7a01 	vldr	s15, [r7, #4]
 800277c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002780:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002784:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002788:	4b2f      	ldr	r3, [pc, #188]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 800278a:	edd3 7a00 	vldr	s15, [r3]
 800278e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002792:	4b2d      	ldr	r3, [pc, #180]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 8002794:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002798:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 800279a:	ed93 7a00 	vldr	s14, [r3]
 800279e:	4b2c      	ldr	r3, [pc, #176]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 80027aa:	edd3 6a00 	vldr	s13, [r3]
 80027ae:	4b29      	ldr	r3, [pc, #164]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 80027b0:	edd3 7a00 	vldr	s15, [r3]
 80027b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027bc:	4b26      	ldr	r3, [pc, #152]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 80027be:	edd3 6a00 	vldr	s13, [r3]
 80027c2:	4b25      	ldr	r3, [pc, #148]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 80027c4:	edd3 7a00 	vldr	s15, [r3]
 80027c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 80027d2:	edd3 6a00 	vldr	s13, [r3]
 80027d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 80027d8:	edd3 7a00 	vldr	s15, [r3]
 80027dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e4:	eeb0 0a67 	vmov.f32	s0, s15
 80027e8:	f000 f838 	bl	800285c <invSqrt>
 80027ec:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
	q0 *= recipNorm;
 80027f0:	4b17      	ldr	r3, [pc, #92]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 80027f2:	ed93 7a00 	vldr	s14, [r3]
 80027f6:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80027fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027fe:	4b14      	ldr	r3, [pc, #80]	@ (8002850 <MadgwickAHRSupdateIMU+0x65c>)
 8002800:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002804:	4b13      	ldr	r3, [pc, #76]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 8002806:	ed93 7a00 	vldr	s14, [r3]
 800280a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800280e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002812:	4b10      	ldr	r3, [pc, #64]	@ (8002854 <MadgwickAHRSupdateIMU+0x660>)
 8002814:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002818:	4b0f      	ldr	r3, [pc, #60]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 800281a:	ed93 7a00 	vldr	s14, [r3]
 800281e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002826:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MadgwickAHRSupdateIMU+0x664>)
 8002828:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 800282e:	ed93 7a00 	vldr	s14, [r3]
 8002832:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283a:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <MadgwickAHRSupdateIMU+0x654>)
 800283c:	edc3 7a00 	vstr	s15, [r3]
}
 8002840:	bf00      	nop
 8002842:	3778      	adds	r7, #120	@ 0x78
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	2000032c 	.word	0x2000032c
 800284c:	20000000 	.word	0x20000000
 8002850:	20000004 	.word	0x20000004
 8002854:	20000324 	.word	0x20000324
 8002858:	20000328 	.word	0x20000328

0800285c <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002866:	edd7 7a01 	vldr	s15, [r7, #4]
 800286a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800286e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002872:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800287a:	f107 0310 	add.w	r3, r7, #16
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	105a      	asrs	r2, r3, #1
 8002886:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <invSqrt+0x74>)
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 800288c:	f107 030c 	add.w	r3, r7, #12
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002894:	ed97 7a04 	vldr	s14, [r7, #16]
 8002898:	edd7 7a05 	vldr	s15, [r7, #20]
 800289c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80028ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	ee07 3a90 	vmov	s15, r3
}
 80028c2:	eeb0 0a67 	vmov.f32	s0, s15
 80028c6:	371c      	adds	r7, #28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	5f3759df 	.word	0x5f3759df

080028d4 <SetPriorities>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//++++++ PRIORITIES SETTINGS +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
void SetPriorities(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80028d8:	2005      	movs	r0, #5
 80028da:	f001 fe51 	bl	8004580 <HAL_NVIC_SetPriorityGrouping>

	  // DMA: max priority
	  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80028de:	2200      	movs	r2, #0
 80028e0:	2100      	movs	r1, #0
 80028e2:	2038      	movs	r0, #56	@ 0x38
 80028e4:	f001 fe57 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 2);
 80028e8:	2202      	movs	r2, #2
 80028ea:	2100      	movs	r1, #0
 80028ec:	203b      	movs	r0, #59	@ 0x3b
 80028ee:	f001 fe52 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 1);   // RX SPI2
 80028f2:	2201      	movs	r2, #1
 80028f4:	2100      	movs	r1, #0
 80028f6:	200e      	movs	r0, #14
 80028f8:	f001 fe4d 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 3);   // TX SPI2
 80028fc:	2203      	movs	r2, #3
 80028fe:	2100      	movs	r1, #0
 8002900:	200f      	movs	r0, #15
 8002902:	f001 fe48 	bl	8004596 <HAL_NVIC_SetPriority>

	  // USB CDC (OTG_FS) - high but under DMA
	  HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 4);
 8002906:	2204      	movs	r2, #4
 8002908:	2100      	movs	r1, #0
 800290a:	2043      	movs	r0, #67	@ 0x43
 800290c:	f001 fe43 	bl	8004596 <HAL_NVIC_SetPriority>

	  // EXTI (GPIO sensors)
	  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2101      	movs	r1, #1
 8002914:	2008      	movs	r0, #8
 8002916:	f001 fe3e 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 1);
 800291a:	2201      	movs	r2, #1
 800291c:	2101      	movs	r1, #1
 800291e:	2009      	movs	r0, #9
 8002920:	f001 fe39 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 2);
 8002924:	2202      	movs	r2, #2
 8002926:	2101      	movs	r1, #1
 8002928:	200a      	movs	r0, #10
 800292a:	f001 fe34 	bl	8004596 <HAL_NVIC_SetPriority>

	  // UART (commands and debug)
	  HAL_NVIC_SetPriority(USART1_IRQn, 1, 2);
 800292e:	2202      	movs	r2, #2
 8002930:	2101      	movs	r1, #1
 8002932:	2025      	movs	r0, #37	@ 0x25
 8002934:	f001 fe2f 	bl	8004596 <HAL_NVIC_SetPriority>

	  // Timer - low priority
	  HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8002938:	2200      	movs	r2, #0
 800293a:	2102      	movs	r1, #2
 800293c:	201e      	movs	r0, #30
 800293e:	f001 fe2a 	bl	8004596 <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 1);  // If we use TIM2
 8002942:	2201      	movs	r2, #1
 8002944:	2102      	movs	r1, #2
 8002946:	201c      	movs	r0, #28
 8002948:	f001 fe25 	bl	8004596 <HAL_NVIC_SetPriority>

	  // Enable
	  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800294c:	2038      	movs	r0, #56	@ 0x38
 800294e:	f001 fe3e 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002952:	203b      	movs	r0, #59	@ 0x3b
 8002954:	f001 fe3b 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002958:	200e      	movs	r0, #14
 800295a:	f001 fe38 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800295e:	200f      	movs	r0, #15
 8002960:	f001 fe35 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8002964:	2043      	movs	r0, #67	@ 0x43
 8002966:	f001 fe32 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800296a:	2008      	movs	r0, #8
 800296c:	f001 fe2f 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002970:	2009      	movs	r0, #9
 8002972:	f001 fe2c 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002976:	200a      	movs	r0, #10
 8002978:	f001 fe29 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800297c:	2025      	movs	r0, #37	@ 0x25
 800297e:	f001 fe26 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002982:	201e      	movs	r0, #30
 8002984:	f001 fe23 	bl	80045ce <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002988:	201c      	movs	r0, #28
 800298a:	f001 fe20 	bl	80045ce <HAL_NVIC_EnableIRQ>
}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <HAL_UART_RxCpltCallback>:
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//+++++ CALLBACK FUNCTIONS +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
/// UART CALLBACK FUNCTION
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a19      	ldr	r2, [pc, #100]	@ (8002a08 <HAL_UART_RxCpltCallback+0x74>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d12c      	bne.n	8002a00 <HAL_UART_RxCpltCallback+0x6c>
    {
        if (rx_byte == '\n' || rx_byte == '\r')
 80029a6:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_UART_RxCpltCallback+0x78>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b0a      	cmp	r3, #10
 80029ac:	d003      	beq.n	80029b6 <HAL_UART_RxCpltCallback+0x22>
 80029ae:	4b17      	ldr	r3, [pc, #92]	@ (8002a0c <HAL_UART_RxCpltCallback+0x78>)
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b0d      	cmp	r3, #13
 80029b4:	d10c      	bne.n	80029d0 <HAL_UART_RxCpltCallback+0x3c>
        {
            rx_uart_buff[rx_index] = '\0';  // termina stringa
 80029b6:	4b16      	ldr	r3, [pc, #88]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b15      	ldr	r3, [pc, #84]	@ (8002a14 <HAL_UART_RxCpltCallback+0x80>)
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]
            HandleReceivedString((char*)rx_uart_buff);
 80029c2:	4814      	ldr	r0, [pc, #80]	@ (8002a14 <HAL_UART_RxCpltCallback+0x80>)
 80029c4:	f7fe fae6 	bl	8000f94 <HandleReceivedString>
            rx_index = 0;
 80029c8:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	801a      	strh	r2, [r3, #0]
        {
 80029ce:	e012      	b.n	80029f6 <HAL_UART_RxCpltCallback+0x62>
        }
        else
        {
            if (rx_index < UART_RX_BUFFER_SIZE - 1)
 80029d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80029d6:	d80b      	bhi.n	80029f0 <HAL_UART_RxCpltCallback+0x5c>
            {
                rx_uart_buff[rx_index++] = rx_byte;
 80029d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	1c5a      	adds	r2, r3, #1
 80029de:	b291      	uxth	r1, r2
 80029e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029e2:	8011      	strh	r1, [r2, #0]
 80029e4:	461a      	mov	r2, r3
 80029e6:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <HAL_UART_RxCpltCallback+0x78>)
 80029e8:	7819      	ldrb	r1, [r3, #0]
 80029ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <HAL_UART_RxCpltCallback+0x80>)
 80029ec:	5499      	strb	r1, [r3, r2]
 80029ee:	e002      	b.n	80029f6 <HAL_UART_RxCpltCallback+0x62>
            }
            else
            {
                rx_index = 0;  // overflow protection
 80029f0:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <HAL_UART_RxCpltCallback+0x7c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	801a      	strh	r2, [r3, #0]
            }
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1);  // restart interrupt
 80029f6:	2201      	movs	r2, #1
 80029f8:	4904      	ldr	r1, [pc, #16]	@ (8002a0c <HAL_UART_RxCpltCallback+0x78>)
 80029fa:	4807      	ldr	r0, [pc, #28]	@ (8002a18 <HAL_UART_RxCpltCallback+0x84>)
 80029fc:	f006 fb06 	bl	800900c <HAL_UART_Receive_IT>
    }
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40011000 	.word	0x40011000
 8002a0c:	200008a0 	.word	0x200008a0
 8002a10:	200008a2 	.word	0x200008a2
 8002a14:	20000860 	.word	0x20000860
 8002a18:	20000680 	.word	0x20000680

08002a1c <HAL_GPIO_EXTI_Callback>:



/// DMA Start Reading
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{   // we have an interrupt
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_ACC_Pin)				/// DMA2
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d107      	bne.n	8002a3c <HAL_GPIO_EXTI_Callback+0x20>
	{
		// we check if the interrupt pin is the accelerometer one
		if (!imu.readingAcc)
 8002a2c:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <HAL_GPIO_EXTI_Callback+0x54>)
 8002a2e:	7c1b      	ldrb	r3, [r3, #16]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d118      	bne.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
			BMI088_ReadAccelerometerDMA(&imu);	// if yes read from the DMA memory
 8002a34:	480e      	ldr	r0, [pc, #56]	@ (8002a70 <HAL_GPIO_EXTI_Callback+0x54>)
 8002a36:	f7fe fdc5 	bl	80015c4 <BMI088_ReadAccelerometerDMA>
		{
			MCP3561_StartReadADCData_DMA(&hspi2);			// Start reading with DMA1
			//allDiffCh = MCP3561_ReadADCData(&hspi2, adc);	// It read the value from the sensor MCP3564R and it writes into the variable adc[4] the measurements
		}
	}
}
 8002a3a:	e014      	b.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
		else if(GPIO_Pin == INT_GYR_Pin)	/// DMA2
 8002a3c:	88fb      	ldrh	r3, [r7, #6]
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d107      	bne.n	8002a52 <HAL_GPIO_EXTI_Callback+0x36>
		if (!imu.readingGyr)
 8002a42:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <HAL_GPIO_EXTI_Callback+0x54>)
 8002a44:	7c5b      	ldrb	r3, [r3, #17]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10d      	bne.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
			BMI088_ReadGyroscopeDMA(&imu);
 8002a4a:	4809      	ldr	r0, [pc, #36]	@ (8002a70 <HAL_GPIO_EXTI_Callback+0x54>)
 8002a4c:	f7fe fe56 	bl	80016fc <BMI088_ReadGyroscopeDMA>
}
 8002a50:	e009      	b.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
	else if (GPIO_Pin == MCP3564_IRQ_Pin) {	/// DMA1
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d106      	bne.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
		if(setup_done)
 8002a58:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_GPIO_EXTI_Callback+0x58>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d002      	beq.n	8002a66 <HAL_GPIO_EXTI_Callback+0x4a>
			MCP3561_StartReadADCData_DMA(&hspi2);			// Start reading with DMA1
 8002a60:	4805      	ldr	r0, [pc, #20]	@ (8002a78 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002a62:	f000 fef5 	bl	8003850 <MCP3561_StartReadADCData_DMA>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000728 	.word	0x20000728
 8002a74:	200008b5 	.word	0x200008b5
 8002a78:	20000388 	.word	0x20000388

08002a7c <HAL_SPI_TxRxCpltCallback>:


/// DMA CALLBACK
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)		// It tells us that the transfer has been completed
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)	// SPI1 used for Acc and Gyro
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a13      	ldr	r2, [pc, #76]	@ (8002ad8 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d10d      	bne.n	8002aaa <HAL_SPI_TxRxCpltCallback+0x2e>
	{
		if (imu.readingAcc)
 8002a8e:	4b13      	ldr	r3, [pc, #76]	@ (8002adc <HAL_SPI_TxRxCpltCallback+0x60>)
 8002a90:	7c1b      	ldrb	r3, [r3, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <HAL_SPI_TxRxCpltCallback+0x20>
		{
			BMI088_ReadAccelerometerDMA_Complete(&imu);
 8002a96:	4811      	ldr	r0, [pc, #68]	@ (8002adc <HAL_SPI_TxRxCpltCallback+0x60>)
 8002a98:	f7fe fdc6 	bl	8001628 <BMI088_ReadAccelerometerDMA_Complete>

		}

		if (imu.readingGyr)
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <HAL_SPI_TxRxCpltCallback+0x60>)
 8002a9e:	7c5b      	ldrb	r3, [r3, #17]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_SPI_TxRxCpltCallback+0x2e>
		{
			BMI088_ReadGyroscopeDMA_Complete(&imu);
 8002aa4:	480d      	ldr	r0, [pc, #52]	@ (8002adc <HAL_SPI_TxRxCpltCallback+0x60>)
 8002aa6:	f7fe fe5b 	bl	8001760 <BMI088_ReadGyroscopeDMA_Complete>
		}
	}
	if (hspi->Instance == SPI2)	// SPI2 used for MCP3564R sensor
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae0 <HAL_SPI_TxRxCpltCallback+0x64>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d10d      	bne.n	8002ad0 <HAL_SPI_TxRxCpltCallback+0x54>
	{
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002aba:	480a      	ldr	r0, [pc, #40]	@ (8002ae4 <HAL_SPI_TxRxCpltCallback+0x68>)
 8002abc:	f002 fb40 	bl	8005140 <HAL_GPIO_WritePin>
		allDiffCh = MCP3561_ReadADCData_DMA(&hspi2, adc);	// It change the global variable adc[4] with the update value
 8002ac0:	4909      	ldr	r1, [pc, #36]	@ (8002ae8 <HAL_SPI_TxRxCpltCallback+0x6c>)
 8002ac2:	480a      	ldr	r0, [pc, #40]	@ (8002aec <HAL_SPI_TxRxCpltCallback+0x70>)
 8002ac4:	f000 fede 	bl	8003884 <MCP3561_ReadADCData_DMA>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	4b08      	ldr	r3, [pc, #32]	@ (8002af0 <HAL_SPI_TxRxCpltCallback+0x74>)
 8002ace:	701a      	strb	r2, [r3, #0]
	}
}
 8002ad0:	bf00      	nop
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40013000 	.word	0x40013000
 8002adc:	20000728 	.word	0x20000728
 8002ae0:	40003800 	.word	0x40003800
 8002ae4:	40020400 	.word	0x40020400
 8002ae8:	200008a4 	.word	0x200008a4
 8002aec:	20000388 	.word	0x20000388
 8002af0:	200008b4 	.word	0x200008b4

08002af4 <HAL_TIM_PeriodElapsedCallback>:


/// /// TIMERS CALLBACK
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002af8:	b0c7      	sub	sp, #284	@ 0x11c
 8002afa:	af14      	add	r7, sp, #80	@ 0x50
 8002afc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
	// Calculate angles with quaternions
    if(htim->Instance == TIM2)
 8002b00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b0a:	d160      	bne.n	8002bce <HAL_TIM_PeriodElapsedCallback+0xda>
    {
    	timestamp_TIM2++;	// how many times TIM2 is called (not used yet)
 8002b0c:	4b78      	ldr	r3, [pc, #480]	@ (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3301      	adds	r3, #1
 8002b12:	4a77      	ldr	r2, [pc, #476]	@ (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002b14:	6013      	str	r3, [r2, #0]
        // Code to execute at constant sample rate
        Take_IMU_Measurements(&imu, &pkt);
 8002b16:	4977      	ldr	r1, [pc, #476]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b18:	4877      	ldr	r0, [pc, #476]	@ (8002cf8 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002b1a:	f7fe fc22 	bl	8001362 <Take_IMU_Measurements>

        /// Filtering Gyro and Acc measurements
        filt = LPF_GyrAcc_Update_All(&filt, pkt.gyr, pkt.acc);
 8002b1e:	4c77      	ldr	r4, [pc, #476]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002b20:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8002b24:	4b76      	ldr	r3, [pc, #472]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002b26:	4a77      	ldr	r2, [pc, #476]	@ (8002d04 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002b28:	4974      	ldr	r1, [pc, #464]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002b2a:	f7ff fa05 	bl	8001f38 <LPF_GyrAcc_Update_All>
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b34:	228c      	movs	r2, #140	@ 0x8c
 8002b36:	4619      	mov	r1, r3
 8002b38:	f00c f98d 	bl	800ee56 <memcpy>

		/// Algorithm application to find angles
        MadgwickAHRSupdateIMU(pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2], F_TIM2);
 8002b3c:	4b6d      	ldr	r3, [pc, #436]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b3e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b42:	4b6c      	ldr	r3, [pc, #432]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b44:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b48:	4b6a      	ldr	r3, [pc, #424]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b4a:	edd3 6a07 	vldr	s13, [r3, #28]
 8002b4e:	4b69      	ldr	r3, [pc, #420]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b50:	ed93 6a08 	vldr	s12, [r3, #32]
 8002b54:	4b67      	ldr	r3, [pc, #412]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b56:	edd3 5a09 	vldr	s11, [r3, #36]	@ 0x24
 8002b5a:	4b66      	ldr	r3, [pc, #408]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b5c:	ed93 5a0a 	vldr	s10, [r3, #40]	@ 0x28
 8002b60:	4b69      	ldr	r3, [pc, #420]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002b62:	edd3 4a00 	vldr	s9, [r3]
 8002b66:	eeb0 3a64 	vmov.f32	s6, s9
 8002b6a:	eef0 2a45 	vmov.f32	s5, s10
 8002b6e:	eeb0 2a65 	vmov.f32	s4, s11
 8002b72:	eef0 1a46 	vmov.f32	s3, s12
 8002b76:	eeb0 1a66 	vmov.f32	s2, s13
 8002b7a:	eef0 0a47 	vmov.f32	s1, s14
 8002b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b82:	f7ff fb37 	bl	80021f4 <MadgwickAHRSupdateIMU>
        q.w = q0; q.x = q1; q.y = q2; q.z = q3;
 8002b86:	4b61      	ldr	r3, [pc, #388]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a61      	ldr	r2, [pc, #388]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b61      	ldr	r3, [pc, #388]	@ (8002d14 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a5f      	ldr	r2, [pc, #380]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002b94:	6053      	str	r3, [r2, #4]
 8002b96:	4b60      	ldr	r3, [pc, #384]	@ (8002d18 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a5d      	ldr	r2, [pc, #372]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002b9c:	6093      	str	r3, [r2, #8]
 8002b9e:	4b5f      	ldr	r3, [pc, #380]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a5b      	ldr	r2, [pc, #364]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002ba4:	60d3      	str	r3, [r2, #12]
        QuaternionToEuler(q, pkt.ang);
 8002ba6:	4b5a      	ldr	r3, [pc, #360]	@ (8002d10 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002ba8:	ed93 6a00 	vldr	s12, [r3]
 8002bac:	edd3 6a01 	vldr	s13, [r3, #4]
 8002bb0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002bb4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bb8:	4859      	ldr	r0, [pc, #356]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002bba:	eeb0 0a46 	vmov.f32	s0, s12
 8002bbe:	eef0 0a66 	vmov.f32	s1, s13
 8002bc2:	eeb0 1a47 	vmov.f32	s2, s14
 8002bc6:	eef0 1a67 	vmov.f32	s3, s15
 8002bca:	f7fe fe2d 	bl	8001828 <QuaternionToEuler>
        //pkt.abs_acc = sqrt(pow(pkt.acc[0],2)+pow(pkt.acc[1],2) + pow(pkt.acc[2],2));

    }

    // Send data with CDC_Transfer_FS
    if(htim->Instance == TIM3)
 8002bce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a53      	ldr	r2, [pc, #332]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d173      	bne.n	8002cc2 <HAL_TIM_PeriodElapsedCallback+0x1ce>
	{
    	timestamp_TIM3++;	// how many times TIM3 is called (not used yet)
 8002bda:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	4a51      	ldr	r2, [pc, #324]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002be2:	6013      	str	r3, [r2, #0]

    	// Send every data using just one string and one TX
		static char txBuff[256];
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002be4:	4b51      	ldr	r3, [pc, #324]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
				measureTick, pkt.ang[0], pkt.ang[1], pkt.ang[2],
 8002bea:	4b42      	ldr	r3, [pc, #264]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002bec:	689b      	ldr	r3, [r3, #8]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fd fcaa 	bl	8000548 <__aeabi_f2d>
 8002bf4:	e9c7 0108 	strd	r0, r1, [r7, #32]
				measureTick, pkt.ang[0], pkt.ang[1], pkt.ang[2],
 8002bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fd fca3 	bl	8000548 <__aeabi_f2d>
 8002c02:	e9c7 0106 	strd	r0, r1, [r7, #24]
				measureTick, pkt.ang[0], pkt.ang[1], pkt.ang[2],
 8002c06:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c08:	691b      	ldr	r3, [r3, #16]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fc9c 	bl	8000548 <__aeabi_f2d>
 8002c10:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002c14:	4b45      	ldr	r3, [pc, #276]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002c16:	681e      	ldr	r6, [r3, #0]
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c18:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c1a:	695b      	ldr	r3, [r3, #20]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fc93 	bl	8000548 <__aeabi_f2d>
 8002c22:	e9c7 0102 	strd	r0, r1, [r7, #8]
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c26:	4b33      	ldr	r3, [pc, #204]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c28:	699b      	ldr	r3, [r3, #24]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fc8c 	bl	8000548 <__aeabi_f2d>
 8002c30:	e9c7 0100 	strd	r0, r1, [r7]
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c34:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c36:	69db      	ldr	r3, [r3, #28]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fd fc85 	bl	8000548 <__aeabi_f2d>
 8002c3e:	4682      	mov	sl, r0
 8002c40:	468b      	mov	fp, r1
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c42:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c44:	6a1b      	ldr	r3, [r3, #32]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fc7e 	bl	8000548 <__aeabi_f2d>
 8002c4c:	4680      	mov	r8, r0
 8002c4e:	4689      	mov	r9, r1
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c50:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7fd fc77 	bl	8000548 <__aeabi_f2d>
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	460d      	mov	r5, r1
				measureTick, pkt.gyr[0], pkt.gyr[1], pkt.gyr[2], pkt.acc[0], pkt.acc[1], pkt.acc[2]);
 8002c5e:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fc70 	bl	8000548 <__aeabi_f2d>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8002c70:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 8002c74:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8002c78:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8002c7c:	ed97 7b00 	vldr	d7, [r7]
 8002c80:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002c84:	ed97 7b02 	vldr	d7, [r7, #8]
 8002c88:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002c8c:	9606      	str	r6, [sp, #24]
 8002c8e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002c92:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002c96:	ed97 7b06 	vldr	d7, [r7, #24]
 8002c9a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002c9e:	ed97 7b08 	vldr	d7, [r7, #32]
 8002ca2:	ed8d 7b00 	vstr	d7, [sp]
 8002ca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ca8:	4921      	ldr	r1, [pc, #132]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002caa:	4822      	ldr	r0, [pc, #136]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002cac:	f00b fff0 	bl	800ec90 <siprintf>
				//measureTick, pkt.abs_acc); // I send the abs_acc instead the temperature just to plot it in the API graph
		CDC_Transmit_FS((uint8_t *) txBuff, strlen(txBuff));
 8002cb0:	4820      	ldr	r0, [pc, #128]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002cb2:	f7fd fadd 	bl	8000270 <strlen>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	4619      	mov	r1, r3
 8002cbc:	481d      	ldr	r0, [pc, #116]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002cbe:	f00a fde7 	bl	800d890 <CDC_Transmit_FS>
	}

    if (htim->Instance == TIM4)
 8002cc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d10a      	bne.n	8002ce4 <HAL_TIM_PeriodElapsedCallback+0x1f0>

		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)uartBuff, strlen(uartBuff));
		//CDC_Transmit_FS((uint8_t *) uartBuff, strlen(uartBuff));*/

    	/*------- SEND NUMBER --------------------------*/
    	pkt.header = PACKET_HEADER;
 8002cce:	4b09      	ldr	r3, [pc, #36]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002cd0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8002cd2:	601a      	str	r2, [r3, #0]
    	pkt.footer = PACKET_FOOTER;
 8002cd4:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8002cd8:	62da      	str	r2, [r3, #44]	@ 0x2c
		pkt.acc[1] = 0;  //-152.49;
		pkt.acc[2] = 0;  //-21.6;
		*/

    	//print_packet_hex(&pkt);		// Function to debug the sent HEX string
    	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&pkt, sizeof(pkt));
 8002cda:	2230      	movs	r2, #48	@ 0x30
 8002cdc:	4905      	ldr	r1, [pc, #20]	@ (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002cde:	4819      	ldr	r0, [pc, #100]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8002ce0:	f006 f9ba 	bl	8009058 <HAL_UART_Transmit_DMA>


	}
}
 8002ce4:	bf00      	nop
 8002ce6:	37cc      	adds	r7, #204	@ 0xcc
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000828 	.word	0x20000828
 8002cf4:	20000830 	.word	0x20000830
 8002cf8:	20000728 	.word	0x20000728
 8002cfc:	20000790 	.word	0x20000790
 8002d00:	20000850 	.word	0x20000850
 8002d04:	20000844 	.word	0x20000844
 8002d08:	20000820 	.word	0x20000820
 8002d0c:	20000004 	.word	0x20000004
 8002d10:	2000000c 	.word	0x2000000c
 8002d14:	20000324 	.word	0x20000324
 8002d18:	20000328 	.word	0x20000328
 8002d1c:	2000032c 	.word	0x2000032c
 8002d20:	20000838 	.word	0x20000838
 8002d24:	40000400 	.word	0x40000400
 8002d28:	20000824 	.word	0x20000824
 8002d2c:	2000082c 	.word	0x2000082c
 8002d30:	080127ac 	.word	0x080127ac
 8002d34:	200009bc 	.word	0x200009bc
 8002d38:	40000800 	.word	0x40000800
 8002d3c:	aabbccdd 	.word	0xaabbccdd
 8002d40:	ee8899ff 	.word	0xee8899ff
 8002d44:	20000680 	.word	0x20000680

08002d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */
	setup_done = false;
 8002d50:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <main+0x170>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d56:	f001 faad 	bl	80042b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d5a:	f000 f8dd 	bl	8002f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d5e:	f000 fb9b 	bl	8003498 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d62:	f000 fb4b 	bl	80033fc <MX_DMA_Init>
  MX_SPI1_Init();
 8002d66:	f000 f941 	bl	8002fec <MX_SPI1_Init>
  MX_TIM2_Init();
 8002d6a:	f000 f9ab 	bl	80030c4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8002d6e:	f00a fcd1 	bl	800d714 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8002d72:	f000 fa1b 	bl	80031ac <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002d76:	f000 fb17 	bl	80033a8 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8002d7a:	f000 fa65 	bl	8003248 <MX_TIM4_Init>
  MX_SPI2_Init();
 8002d7e:	f000 f96b 	bl	8003058 <MX_SPI2_Init>
  MX_TIM9_Init();
 8002d82:	f000 faaf 	bl	80032e4 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  SetPriorities();	// function to set priorities
 8002d86:	f7ff fda5 	bl	80028d4 <SetPriorities>

  HAL_Delay(500);
 8002d8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002d8e:	f001 fb03 	bl	8004398 <HAL_Delay>

  /* ----- BMI088 and MADGWICK SETUP ------------------------------------------*/
  BMI088_Init(&imu, &hspi1, GPIOA, GPIO_PIN_4, GPIOC, GPIO_PIN_4);
 8002d92:	2310      	movs	r3, #16
 8002d94:	9301      	str	r3, [sp, #4]
 8002d96:	4b49      	ldr	r3, [pc, #292]	@ (8002ebc <main+0x174>)
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	2310      	movs	r3, #16
 8002d9c:	4a48      	ldr	r2, [pc, #288]	@ (8002ec0 <main+0x178>)
 8002d9e:	4949      	ldr	r1, [pc, #292]	@ (8002ec4 <main+0x17c>)
 8002da0:	4849      	ldr	r0, [pc, #292]	@ (8002ec8 <main+0x180>)
 8002da2:	f7fe f939 	bl	8001018 <BMI088_Init>
  SetQuaternionFromEuler(&q, 0, 0, 0);				// Angles on the starting position: roll=0, pitch=0, yaw=0
 8002da6:	ed9f 1a49 	vldr	s2, [pc, #292]	@ 8002ecc <main+0x184>
 8002daa:	eddf 0a48 	vldr	s1, [pc, #288]	@ 8002ecc <main+0x184>
 8002dae:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8002ecc <main+0x184>
 8002db2:	4847      	ldr	r0, [pc, #284]	@ (8002ed0 <main+0x188>)
 8002db4:	f7fe fe38 	bl	8001a28 <SetQuaternionFromEuler>
  Filter_Init(&filt, f_LP_gyr, f_LP_acc, f_HP_gyr, f_HP_acc, f_LP_angles, T_TIM2);
 8002db8:	4b46      	ldr	r3, [pc, #280]	@ (8002ed4 <main+0x18c>)
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	4b46      	ldr	r3, [pc, #280]	@ (8002ed8 <main+0x190>)
 8002dc0:	ed93 7a00 	vldr	s14, [r3]
 8002dc4:	4b45      	ldr	r3, [pc, #276]	@ (8002edc <main+0x194>)
 8002dc6:	edd3 6a00 	vldr	s13, [r3]
 8002dca:	4b45      	ldr	r3, [pc, #276]	@ (8002ee0 <main+0x198>)
 8002dcc:	ed93 6a00 	vldr	s12, [r3]
 8002dd0:	4b44      	ldr	r3, [pc, #272]	@ (8002ee4 <main+0x19c>)
 8002dd2:	edd3 5a00 	vldr	s11, [r3]
 8002dd6:	4b44      	ldr	r3, [pc, #272]	@ (8002ee8 <main+0x1a0>)
 8002dd8:	ed93 5a00 	vldr	s10, [r3]
 8002ddc:	eef0 2a45 	vmov.f32	s5, s10
 8002de0:	eeb0 2a65 	vmov.f32	s4, s11
 8002de4:	eef0 1a46 	vmov.f32	s3, s12
 8002de8:	eeb0 1a66 	vmov.f32	s2, s13
 8002dec:	eef0 0a47 	vmov.f32	s1, s14
 8002df0:	eeb0 0a67 	vmov.f32	s0, s15
 8002df4:	483d      	ldr	r0, [pc, #244]	@ (8002eec <main+0x1a4>)
 8002df6:	f7fe feeb 	bl	8001bd0 <Filter_Init>

  HAL_Delay(500);
 8002dfa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002dfe:	f001 facb 	bl	8004398 <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim2);     // Start timer: calculation of the algorithm
 8002e02:	483b      	ldr	r0, [pc, #236]	@ (8002ef0 <main+0x1a8>)
 8002e04:	f005 f938 	bl	8008078 <HAL_TIM_Base_Start_IT>
  Init_BMI088_Bias(&imu, 1000000);	 // the second passed variable is the number of iterations to find the offset
 8002e08:	493a      	ldr	r1, [pc, #232]	@ (8002ef4 <main+0x1ac>)
 8002e0a:	482f      	ldr	r0, [pc, #188]	@ (8002ec8 <main+0x180>)
 8002e0c:	f7fe fa1c 	bl	8001248 <Init_BMI088_Bias>
  //HAL_TIM_Base_Start_IT(&htim3);   // Start timer: send data with CDC_Transmit_FS serial interface !!!!!!!! --> Not needed


  /* ----- MCP3564R SETUP ----------------------------------------------------- */
  HAL_TIM_Base_Start(&htim9);
 8002e10:	4839      	ldr	r0, [pc, #228]	@ (8002ef8 <main+0x1b0>)
 8002e12:	f005 f8c9 	bl	8007fa8 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_1);
 8002e16:	2100      	movs	r1, #0
 8002e18:	4837      	ldr	r0, [pc, #220]	@ (8002ef8 <main+0x1b0>)
 8002e1a:	f005 f9f7 	bl	800820c <HAL_TIM_OC_Start>
  HAL_Delay(10);
 8002e1e:	200a      	movs	r0, #10
 8002e20:	f001 faba 	bl	8004398 <HAL_Delay>

  MCP3561_Reset(&hspi2);
 8002e24:	4835      	ldr	r0, [pc, #212]	@ (8002efc <main+0x1b4>)
 8002e26:	f000 fd01 	bl	800382c <MCP3561_Reset>
  HAL_Delay(10);
 8002e2a:	200a      	movs	r0, #10
 8002e2c:	f001 fab4 	bl	8004398 <HAL_Delay>
  //MCP3561_PrintRegisters(&hspi2);
  //printf("\n");

  MCP3561_Init(&hspi2);
 8002e30:	4832      	ldr	r0, [pc, #200]	@ (8002efc <main+0x1b4>)
 8002e32:	f000 fc71 	bl	8003718 <MCP3561_Init>
  HAL_Delay(10);
 8002e36:	200a      	movs	r0, #10
 8002e38:	f001 faae 	bl	8004398 <HAL_Delay>
  //MCP3561_PrintRegisters(&hspi2);
  //printf("\n");
  HAL_Delay(2000);
 8002e3c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002e40:	f001 faaa 	bl	8004398 <HAL_Delay>


  /* ----- START ESP32 TRANSMISSION --------------------------------------------*/
  HAL_TIM_Base_Start_IT(&htim4);     // Start the UART transmission to ESP32
 8002e44:	482e      	ldr	r0, [pc, #184]	@ (8002f00 <main+0x1b8>)
 8002e46:	f005 f917 	bl	8008078 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_uart_buff, 1);
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	492d      	ldr	r1, [pc, #180]	@ (8002f04 <main+0x1bc>)
 8002e4e:	482e      	ldr	r0, [pc, #184]	@ (8002f08 <main+0x1c0>)
 8002e50:	f006 f8dc 	bl	800900c <HAL_UART_Receive_IT>

  /* -------------------------------------------------------------------------- */

  setup_done = true;
 8002e54:	4b18      	ldr	r3, [pc, #96]	@ (8002eb8 <main+0x170>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//MCP3561_PrintRegisters(&hspi2);
	if(allDiffCh)
 8002e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f0c <main+0x1c4>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0fb      	beq.n	8002e5a <main+0x112>
	{
		printf("%.3f\t%.3f\t%.3f\t%.3f\n", adc[0], adc[1], adc[2], adc[3]);
 8002e62:	4b2b      	ldr	r3, [pc, #172]	@ (8002f10 <main+0x1c8>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fd fb6e 	bl	8000548 <__aeabi_f2d>
 8002e6c:	4682      	mov	sl, r0
 8002e6e:	468b      	mov	fp, r1
 8002e70:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <main+0x1c8>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7fd fb67 	bl	8000548 <__aeabi_f2d>
 8002e7a:	4604      	mov	r4, r0
 8002e7c:	460d      	mov	r5, r1
 8002e7e:	4b24      	ldr	r3, [pc, #144]	@ (8002f10 <main+0x1c8>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fd fb60 	bl	8000548 <__aeabi_f2d>
 8002e88:	4680      	mov	r8, r0
 8002e8a:	4689      	mov	r9, r1
 8002e8c:	4b20      	ldr	r3, [pc, #128]	@ (8002f10 <main+0x1c8>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fd fb59 	bl	8000548 <__aeabi_f2d>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002e9e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002ea2:	e9cd 4500 	strd	r4, r5, [sp]
 8002ea6:	4652      	mov	r2, sl
 8002ea8:	465b      	mov	r3, fp
 8002eaa:	481a      	ldr	r0, [pc, #104]	@ (8002f14 <main+0x1cc>)
 8002eac:	f00b fede 	bl	800ec6c <iprintf>
		allDiffCh = 0;
 8002eb0:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <main+0x1c4>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
	if(allDiffCh)
 8002eb6:	e7d0      	b.n	8002e5a <main+0x112>
 8002eb8:	200008b5 	.word	0x200008b5
 8002ebc:	40020800 	.word	0x40020800
 8002ec0:	40020000 	.word	0x40020000
 8002ec4:	20000330 	.word	0x20000330
 8002ec8:	20000728 	.word	0x20000728
 8002ecc:	00000000 	.word	0x00000000
 8002ed0:	2000000c 	.word	0x2000000c
 8002ed4:	2000001c 	.word	0x2000001c
 8002ed8:	20000020 	.word	0x20000020
 8002edc:	20000028 	.word	0x20000028
 8002ee0:	2000002c 	.word	0x2000002c
 8002ee4:	20000024 	.word	0x20000024
 8002ee8:	2000081c 	.word	0x2000081c
 8002eec:	20000790 	.word	0x20000790
 8002ef0:	20000560 	.word	0x20000560
 8002ef4:	000f4240 	.word	0x000f4240
 8002ef8:	20000638 	.word	0x20000638
 8002efc:	20000388 	.word	0x20000388
 8002f00:	200005f0 	.word	0x200005f0
 8002f04:	20000860 	.word	0x20000860
 8002f08:	20000680 	.word	0x20000680
 8002f0c:	200008b4 	.word	0x200008b4
 8002f10:	200008a4 	.word	0x200008a4
 8002f14:	080127e8 	.word	0x080127e8

08002f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b094      	sub	sp, #80	@ 0x50
 8002f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f1e:	f107 0320 	add.w	r3, r7, #32
 8002f22:	2230      	movs	r2, #48	@ 0x30
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f00b ff15 	bl	800ed56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f2c:	f107 030c 	add.w	r3, r7, #12
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	605a      	str	r2, [r3, #4]
 8002f36:	609a      	str	r2, [r3, #8]
 8002f38:	60da      	str	r2, [r3, #12]
 8002f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60bb      	str	r3, [r7, #8]
 8002f40:	4b28      	ldr	r3, [pc, #160]	@ (8002fe4 <SystemClock_Config+0xcc>)
 8002f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f44:	4a27      	ldr	r2, [pc, #156]	@ (8002fe4 <SystemClock_Config+0xcc>)
 8002f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4c:	4b25      	ldr	r3, [pc, #148]	@ (8002fe4 <SystemClock_Config+0xcc>)
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	607b      	str	r3, [r7, #4]
 8002f5c:	4b22      	ldr	r3, [pc, #136]	@ (8002fe8 <SystemClock_Config+0xd0>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a21      	ldr	r2, [pc, #132]	@ (8002fe8 <SystemClock_Config+0xd0>)
 8002f62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe8 <SystemClock_Config+0xd0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f74:	2301      	movs	r3, #1
 8002f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f88:	2308      	movs	r3, #8
 8002f8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002f8c:	23a8      	movs	r3, #168	@ 0xa8
 8002f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f90:	2302      	movs	r3, #2
 8002f92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002f94:	2307      	movs	r3, #7
 8002f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f98:	f107 0320 	add.w	r3, r7, #32
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f003 fb53 	bl	8006648 <HAL_RCC_OscConfig>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002fa8:	f000 fb78 	bl	800369c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fac:	230f      	movs	r3, #15
 8002fae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fb8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002fbc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002fbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002fc4:	f107 030c 	add.w	r3, r7, #12
 8002fc8:	2105      	movs	r1, #5
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f003 fdb4 	bl	8006b38 <HAL_RCC_ClockConfig>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002fd6:	f000 fb61 	bl	800369c <Error_Handler>
  }
}
 8002fda:	bf00      	nop
 8002fdc:	3750      	adds	r7, #80	@ 0x50
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40007000 	.word	0x40007000

08002fec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002ff0:	4b17      	ldr	r3, [pc, #92]	@ (8003050 <MX_SPI1_Init+0x64>)
 8002ff2:	4a18      	ldr	r2, [pc, #96]	@ (8003054 <MX_SPI1_Init+0x68>)
 8002ff4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ff6:	4b16      	ldr	r3, [pc, #88]	@ (8003050 <MX_SPI1_Init+0x64>)
 8002ff8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ffc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002ffe:	4b14      	ldr	r3, [pc, #80]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003004:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003006:	2200      	movs	r2, #0
 8003008:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800300a:	4b11      	ldr	r3, [pc, #68]	@ (8003050 <MX_SPI1_Init+0x64>)
 800300c:	2200      	movs	r2, #0
 800300e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003010:	4b0f      	ldr	r3, [pc, #60]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003012:	2200      	movs	r2, #0
 8003014:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003016:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800301c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800301e:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003020:	2210      	movs	r2, #16
 8003022:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003024:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003026:	2200      	movs	r2, #0
 8003028:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800302a:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <MX_SPI1_Init+0x64>)
 800302c:	2200      	movs	r2, #0
 800302e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003030:	4b07      	ldr	r3, [pc, #28]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003032:	2200      	movs	r2, #0
 8003034:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003036:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <MX_SPI1_Init+0x64>)
 8003038:	220a      	movs	r2, #10
 800303a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800303c:	4804      	ldr	r0, [pc, #16]	@ (8003050 <MX_SPI1_Init+0x64>)
 800303e:	f003 ff99 	bl	8006f74 <HAL_SPI_Init>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003048:	f000 fb28 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800304c:	bf00      	nop
 800304e:	bd80      	pop	{r7, pc}
 8003050:	20000330 	.word	0x20000330
 8003054:	40013000 	.word	0x40013000

08003058 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800305c:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <MX_SPI2_Init+0x64>)
 800305e:	4a18      	ldr	r2, [pc, #96]	@ (80030c0 <MX_SPI2_Init+0x68>)
 8003060:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003062:	4b16      	ldr	r3, [pc, #88]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003064:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003068:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800306a:	4b14      	ldr	r3, [pc, #80]	@ (80030bc <MX_SPI2_Init+0x64>)
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003070:	4b12      	ldr	r3, [pc, #72]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003072:	2200      	movs	r2, #0
 8003074:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003076:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800307c:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <MX_SPI2_Init+0x64>)
 800307e:	2200      	movs	r2, #0
 8003080:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003082:	4b0e      	ldr	r3, [pc, #56]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003088:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800308a:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <MX_SPI2_Init+0x64>)
 800308c:	2218      	movs	r2, #24
 800308e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003090:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003092:	2200      	movs	r2, #0
 8003094:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003096:	4b09      	ldr	r3, [pc, #36]	@ (80030bc <MX_SPI2_Init+0x64>)
 8003098:	2200      	movs	r2, #0
 800309a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800309c:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <MX_SPI2_Init+0x64>)
 800309e:	2200      	movs	r2, #0
 80030a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80030a2:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <MX_SPI2_Init+0x64>)
 80030a4:	220a      	movs	r2, #10
 80030a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80030a8:	4804      	ldr	r0, [pc, #16]	@ (80030bc <MX_SPI2_Init+0x64>)
 80030aa:	f003 ff63 	bl	8006f74 <HAL_SPI_Init>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80030b4:	f000 faf2 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80030b8:	bf00      	nop
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000388 	.word	0x20000388
 80030c0:	40003800 	.word	0x40003800

080030c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030ca:	f107 0308 	add.w	r3, r7, #8
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030d8:	463b      	mov	r3, r7
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030e0:	4b2e      	ldr	r3, [pc, #184]	@ (800319c <MX_TIM2_Init+0xd8>)
 80030e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42-1;
 80030e8:	4b2c      	ldr	r3, [pc, #176]	@ (800319c <MX_TIM2_Init+0xd8>)
 80030ea:	2229      	movs	r2, #41	@ 0x29
 80030ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ee:	4b2b      	ldr	r3, [pc, #172]	@ (800319c <MX_TIM2_Init+0xd8>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80030f4:	4b29      	ldr	r3, [pc, #164]	@ (800319c <MX_TIM2_Init+0xd8>)
 80030f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80030fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030fc:	4b27      	ldr	r3, [pc, #156]	@ (800319c <MX_TIM2_Init+0xd8>)
 80030fe:	2200      	movs	r2, #0
 8003100:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003102:	4b26      	ldr	r3, [pc, #152]	@ (800319c <MX_TIM2_Init+0xd8>)
 8003104:	2200      	movs	r2, #0
 8003106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003108:	4824      	ldr	r0, [pc, #144]	@ (800319c <MX_TIM2_Init+0xd8>)
 800310a:	f004 fefd 	bl	8007f08 <HAL_TIM_Base_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003114:	f000 fac2 	bl	800369c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003118:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800311c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800311e:	f107 0308 	add.w	r3, r7, #8
 8003122:	4619      	mov	r1, r3
 8003124:	481d      	ldr	r0, [pc, #116]	@ (800319c <MX_TIM2_Init+0xd8>)
 8003126:	f005 fa85 	bl	8008634 <HAL_TIM_ConfigClockSource>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003130:	f000 fab4 	bl	800369c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003134:	2300      	movs	r3, #0
 8003136:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003138:	2300      	movs	r3, #0
 800313a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800313c:	463b      	mov	r3, r7
 800313e:	4619      	mov	r1, r3
 8003140:	4816      	ldr	r0, [pc, #88]	@ (800319c <MX_TIM2_Init+0xd8>)
 8003142:	f005 fe83 	bl	8008e4c <HAL_TIMEx_MasterConfigSynchronization>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800314c:	f000 faa6 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* These following 2 lines calculate the Frequency and the Period of the Timer TIM2*/
	T_TIM2 = 1.0f / (f_CK / (float)((htim2.Init.Period +1 ) * htim2.Init.Prescaler + 1));
 8003150:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80031a0 <MX_TIM2_Init+0xdc>
 8003154:	4b11      	ldr	r3, [pc, #68]	@ (800319c <MX_TIM2_Init+0xd8>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	3301      	adds	r3, #1
 800315a:	4a10      	ldr	r2, [pc, #64]	@ (800319c <MX_TIM2_Init+0xd8>)
 800315c:	6852      	ldr	r2, [r2, #4]
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	3301      	adds	r3, #1
 8003164:	ee07 3a90 	vmov	s15, r3
 8003168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800316c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003170:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003174:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <MX_TIM2_Init+0xe0>)
 800317a:	edc3 7a00 	vstr	s15, [r3]
	F_TIM2 = 1 / T_TIM2;
 800317e:	4b09      	ldr	r3, [pc, #36]	@ (80031a4 <MX_TIM2_Init+0xe0>)
 8003180:	ed93 7a00 	vldr	s14, [r3]
 8003184:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003188:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800318c:	4b06      	ldr	r3, [pc, #24]	@ (80031a8 <MX_TIM2_Init+0xe4>)
 800318e:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END TIM2_Init 2 */

}
 8003192:	bf00      	nop
 8003194:	3718      	adds	r7, #24
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000560 	.word	0x20000560
 80031a0:	4ca037a0 	.word	0x4ca037a0
 80031a4:	2000081c 	.word	0x2000081c
 80031a8:	20000820 	.word	0x20000820

080031ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b2:	f107 0308 	add.w	r3, r7, #8
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	605a      	str	r2, [r3, #4]
 80031bc:	609a      	str	r2, [r3, #8]
 80031be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c0:	463b      	mov	r3, r7
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80031c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031ca:	4a1e      	ldr	r2, [pc, #120]	@ (8003244 <MX_TIM3_Init+0x98>)
 80031cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 80031ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031d0:	2229      	movs	r2, #41	@ 0x29
 80031d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80031da:	4b19      	ldr	r3, [pc, #100]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031dc:	f242 720f 	movw	r2, #9999	@ 0x270f
 80031e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e2:	4b17      	ldr	r3, [pc, #92]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031e8:	4b15      	ldr	r3, [pc, #84]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031ee:	4814      	ldr	r0, [pc, #80]	@ (8003240 <MX_TIM3_Init+0x94>)
 80031f0:	f004 fe8a 	bl	8007f08 <HAL_TIM_Base_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80031fa:	f000 fa4f 	bl	800369c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003202:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003204:	f107 0308 	add.w	r3, r7, #8
 8003208:	4619      	mov	r1, r3
 800320a:	480d      	ldr	r0, [pc, #52]	@ (8003240 <MX_TIM3_Init+0x94>)
 800320c:	f005 fa12 	bl	8008634 <HAL_TIM_ConfigClockSource>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003216:	f000 fa41 	bl	800369c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800321a:	2300      	movs	r3, #0
 800321c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800321e:	2300      	movs	r3, #0
 8003220:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003222:	463b      	mov	r3, r7
 8003224:	4619      	mov	r1, r3
 8003226:	4806      	ldr	r0, [pc, #24]	@ (8003240 <MX_TIM3_Init+0x94>)
 8003228:	f005 fe10 	bl	8008e4c <HAL_TIMEx_MasterConfigSynchronization>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003232:	f000 fa33 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200005a8 	.word	0x200005a8
 8003244:	40000400 	.word	0x40000400

08003248 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800324e:	f107 0308 	add.w	r3, r7, #8
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800325c:	463b      	mov	r3, r7
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003264:	4b1d      	ldr	r3, [pc, #116]	@ (80032dc <MX_TIM4_Init+0x94>)
 8003266:	4a1e      	ldr	r2, [pc, #120]	@ (80032e0 <MX_TIM4_Init+0x98>)
 8003268:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42-1;
 800326a:	4b1c      	ldr	r3, [pc, #112]	@ (80032dc <MX_TIM4_Init+0x94>)
 800326c:	2229      	movs	r2, #41	@ 0x29
 800326e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003270:	4b1a      	ldr	r3, [pc, #104]	@ (80032dc <MX_TIM4_Init+0x94>)
 8003272:	2200      	movs	r2, #0
 8003274:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8003276:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <MX_TIM4_Init+0x94>)
 8003278:	f242 720f 	movw	r2, #9999	@ 0x270f
 800327c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327e:	4b17      	ldr	r3, [pc, #92]	@ (80032dc <MX_TIM4_Init+0x94>)
 8003280:	2200      	movs	r2, #0
 8003282:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003284:	4b15      	ldr	r3, [pc, #84]	@ (80032dc <MX_TIM4_Init+0x94>)
 8003286:	2200      	movs	r2, #0
 8003288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800328a:	4814      	ldr	r0, [pc, #80]	@ (80032dc <MX_TIM4_Init+0x94>)
 800328c:	f004 fe3c 	bl	8007f08 <HAL_TIM_Base_Init>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003296:	f000 fa01 	bl	800369c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800329a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800329e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80032a0:	f107 0308 	add.w	r3, r7, #8
 80032a4:	4619      	mov	r1, r3
 80032a6:	480d      	ldr	r0, [pc, #52]	@ (80032dc <MX_TIM4_Init+0x94>)
 80032a8:	f005 f9c4 	bl	8008634 <HAL_TIM_ConfigClockSource>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80032b2:	f000 f9f3 	bl	800369c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b6:	2300      	movs	r3, #0
 80032b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80032be:	463b      	mov	r3, r7
 80032c0:	4619      	mov	r1, r3
 80032c2:	4806      	ldr	r0, [pc, #24]	@ (80032dc <MX_TIM4_Init+0x94>)
 80032c4:	f005 fdc2 	bl	8008e4c <HAL_TIMEx_MasterConfigSynchronization>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80032ce:	f000 f9e5 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80032d2:	bf00      	nop
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	200005f0 	.word	0x200005f0
 80032e0:	40000800 	.word	0x40000800

080032e4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08c      	sub	sp, #48	@ 0x30
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032ea:	f107 0320 	add.w	r3, r7, #32
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032f8:	1d3b      	adds	r3, r7, #4
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	609a      	str	r2, [r3, #8]
 8003302:	60da      	str	r2, [r3, #12]
 8003304:	611a      	str	r2, [r3, #16]
 8003306:	615a      	str	r2, [r3, #20]
 8003308:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800330a:	4b25      	ldr	r3, [pc, #148]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 800330c:	4a25      	ldr	r2, [pc, #148]	@ (80033a4 <MX_TIM9_Init+0xc0>)
 800330e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8003310:	4b23      	ldr	r3, [pc, #140]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003312:	2200      	movs	r2, #0
 8003314:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003316:	4b22      	ldr	r3, [pc, #136]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003318:	2200      	movs	r2, #0
 800331a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 17-1;
 800331c:	4b20      	ldr	r3, [pc, #128]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 800331e:	2210      	movs	r2, #16
 8003320:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003322:	4b1f      	ldr	r3, [pc, #124]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003324:	2200      	movs	r2, #0
 8003326:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003328:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 800332a:	2200      	movs	r2, #0
 800332c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800332e:	481c      	ldr	r0, [pc, #112]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003330:	f004 fdea 	bl	8007f08 <HAL_TIM_Base_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_TIM9_Init+0x5a>
  {
    Error_Handler();
 800333a:	f000 f9af 	bl	800369c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800333e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003342:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003344:	f107 0320 	add.w	r3, r7, #32
 8003348:	4619      	mov	r1, r3
 800334a:	4815      	ldr	r0, [pc, #84]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 800334c:	f005 f972 	bl	8008634 <HAL_TIM_ConfigClockSource>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 8003356:	f000 f9a1 	bl	800369c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 800335a:	4811      	ldr	r0, [pc, #68]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 800335c:	f004 fefc 	bl	8008158 <HAL_TIM_OC_Init>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <MX_TIM9_Init+0x86>
  {
    Error_Handler();
 8003366:	f000 f999 	bl	800369c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800336a:	2330      	movs	r3, #48	@ 0x30
 800336c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003372:	2300      	movs	r3, #0
 8003374:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	2200      	movs	r2, #0
 800337e:	4619      	mov	r1, r3
 8003380:	4807      	ldr	r0, [pc, #28]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003382:	f005 f8fb 	bl	800857c <HAL_TIM_OC_ConfigChannel>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 800338c:	f000 f986 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003390:	4803      	ldr	r0, [pc, #12]	@ (80033a0 <MX_TIM9_Init+0xbc>)
 8003392:	f000 fd15 	bl	8003dc0 <HAL_TIM_MspPostInit>

}
 8003396:	bf00      	nop
 8003398:	3730      	adds	r7, #48	@ 0x30
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000638 	.word	0x20000638
 80033a4:	40014000 	.word	0x40014000

080033a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80033ac:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033ae:	4a12      	ldr	r2, [pc, #72]	@ (80033f8 <MX_USART1_UART_Init+0x50>)
 80033b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80033b2:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80033b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80033ba:	4b0e      	ldr	r3, [pc, #56]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033bc:	2200      	movs	r2, #0
 80033be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80033c0:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80033cc:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033ce:	220c      	movs	r2, #12
 80033d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033d2:	4b08      	ldr	r3, [pc, #32]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80033d8:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033da:	2200      	movs	r2, #0
 80033dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80033de:	4805      	ldr	r0, [pc, #20]	@ (80033f4 <MX_USART1_UART_Init+0x4c>)
 80033e0:	f005 fdc4 	bl	8008f6c <HAL_UART_Init>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80033ea:	f000 f957 	bl	800369c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033ee:	bf00      	nop
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20000680 	.word	0x20000680
 80033f8:	40011000 	.word	0x40011000

080033fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003402:	2300      	movs	r3, #0
 8003404:	607b      	str	r3, [r7, #4]
 8003406:	4b23      	ldr	r3, [pc, #140]	@ (8003494 <MX_DMA_Init+0x98>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	4a22      	ldr	r2, [pc, #136]	@ (8003494 <MX_DMA_Init+0x98>)
 800340c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003410:	6313      	str	r3, [r2, #48]	@ 0x30
 8003412:	4b20      	ldr	r3, [pc, #128]	@ (8003494 <MX_DMA_Init+0x98>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800341a:	607b      	str	r3, [r7, #4]
 800341c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	603b      	str	r3, [r7, #0]
 8003422:	4b1c      	ldr	r3, [pc, #112]	@ (8003494 <MX_DMA_Init+0x98>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	4a1b      	ldr	r2, [pc, #108]	@ (8003494 <MX_DMA_Init+0x98>)
 8003428:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800342c:	6313      	str	r3, [r2, #48]	@ 0x30
 800342e:	4b19      	ldr	r3, [pc, #100]	@ (8003494 <MX_DMA_Init+0x98>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800343a:	2200      	movs	r2, #0
 800343c:	2100      	movs	r1, #0
 800343e:	200e      	movs	r0, #14
 8003440:	f001 f8a9 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003444:	200e      	movs	r0, #14
 8003446:	f001 f8c2 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800344a:	2200      	movs	r2, #0
 800344c:	2100      	movs	r1, #0
 800344e:	200f      	movs	r0, #15
 8003450:	f001 f8a1 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003454:	200f      	movs	r0, #15
 8003456:	f001 f8ba 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800345a:	2200      	movs	r2, #0
 800345c:	2100      	movs	r1, #0
 800345e:	2038      	movs	r0, #56	@ 0x38
 8003460:	f001 f899 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003464:	2038      	movs	r0, #56	@ 0x38
 8003466:	f001 f8b2 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800346a:	2200      	movs	r2, #0
 800346c:	2100      	movs	r1, #0
 800346e:	203b      	movs	r0, #59	@ 0x3b
 8003470:	f001 f891 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003474:	203b      	movs	r0, #59	@ 0x3b
 8003476:	f001 f8aa 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800347a:	2200      	movs	r2, #0
 800347c:	2100      	movs	r1, #0
 800347e:	2046      	movs	r0, #70	@ 0x46
 8003480:	f001 f889 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003484:	2046      	movs	r0, #70	@ 0x46
 8003486:	f001 f8a2 	bl	80045ce <HAL_NVIC_EnableIRQ>

}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800

08003498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08a      	sub	sp, #40	@ 0x28
 800349c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349e:	f107 0314 	add.w	r3, r7, #20
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	605a      	str	r2, [r3, #4]
 80034a8:	609a      	str	r2, [r3, #8]
 80034aa:	60da      	str	r2, [r3, #12]
 80034ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	4b53      	ldr	r3, [pc, #332]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	4a52      	ldr	r2, [pc, #328]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034be:	4b50      	ldr	r3, [pc, #320]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	4a4b      	ldr	r2, [pc, #300]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034d4:	f043 0304 	orr.w	r3, r3, #4
 80034d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034da:	4b49      	ldr	r3, [pc, #292]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	4b45      	ldr	r3, [pc, #276]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	4a44      	ldr	r2, [pc, #272]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034f6:	4b42      	ldr	r3, [pc, #264]	@ (8003600 <MX_GPIO_Init+0x168>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003502:	2300      	movs	r3, #0
 8003504:	607b      	str	r3, [r7, #4]
 8003506:	4b3e      	ldr	r3, [pc, #248]	@ (8003600 <MX_GPIO_Init+0x168>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350a:	4a3d      	ldr	r2, [pc, #244]	@ (8003600 <MX_GPIO_Init+0x168>)
 800350c:	f043 0302 	orr.w	r3, r3, #2
 8003510:	6313      	str	r3, [r2, #48]	@ 0x30
 8003512:	4b3b      	ldr	r3, [pc, #236]	@ (8003600 <MX_GPIO_Init+0x168>)
 8003514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_NCS_GPIO_Port, ACC_NCS_Pin, GPIO_PIN_RESET);
 800351e:	2200      	movs	r2, #0
 8003520:	2110      	movs	r1, #16
 8003522:	4838      	ldr	r0, [pc, #224]	@ (8003604 <MX_GPIO_Init+0x16c>)
 8003524:	f001 fe0c 	bl	8005140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYR_NCS_GPIO_Port, GYR_NCS_Pin, GPIO_PIN_RESET);
 8003528:	2200      	movs	r2, #0
 800352a:	2110      	movs	r1, #16
 800352c:	4836      	ldr	r0, [pc, #216]	@ (8003608 <MX_GPIO_Init+0x170>)
 800352e:	f001 fe07 	bl	8005140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8003532:	2200      	movs	r2, #0
 8003534:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 8003538:	4834      	ldr	r0, [pc, #208]	@ (800360c <MX_GPIO_Init+0x174>)
 800353a:	f001 fe01 	bl	8005140 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 800353e:	230c      	movs	r3, #12
 8003540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003542:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800354c:	f107 0314 	add.w	r3, r7, #20
 8003550:	4619      	mov	r1, r3
 8003552:	482d      	ldr	r0, [pc, #180]	@ (8003608 <MX_GPIO_Init+0x170>)
 8003554:	f001 fc58 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_NCS_Pin */
  GPIO_InitStruct.Pin = ACC_NCS_Pin;
 8003558:	2310      	movs	r3, #16
 800355a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800355c:	2301      	movs	r3, #1
 800355e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003564:	2300      	movs	r3, #0
 8003566:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACC_NCS_GPIO_Port, &GPIO_InitStruct);
 8003568:	f107 0314 	add.w	r3, r7, #20
 800356c:	4619      	mov	r1, r3
 800356e:	4825      	ldr	r0, [pc, #148]	@ (8003604 <MX_GPIO_Init+0x16c>)
 8003570:	f001 fc4a 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYR_NCS_Pin */
  GPIO_InitStruct.Pin = GYR_NCS_Pin;
 8003574:	2310      	movs	r3, #16
 8003576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003578:	2301      	movs	r3, #1
 800357a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357c:	2300      	movs	r3, #0
 800357e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003580:	2300      	movs	r3, #0
 8003582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYR_NCS_GPIO_Port, &GPIO_InitStruct);
 8003584:	f107 0314 	add.w	r3, r7, #20
 8003588:	4619      	mov	r1, r3
 800358a:	481f      	ldr	r0, [pc, #124]	@ (8003608 <MX_GPIO_Init+0x170>)
 800358c:	f001 fc3c 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCP3564_IRQ_Pin */
  GPIO_InitStruct.Pin = MCP3564_IRQ_Pin;
 8003590:	2301      	movs	r3, #1
 8003592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003594:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCP3564_IRQ_GPIO_Port, &GPIO_InitStruct);
 800359e:	f107 0314 	add.w	r3, r7, #20
 80035a2:	4619      	mov	r1, r3
 80035a4:	4819      	ldr	r0, [pc, #100]	@ (800360c <MX_GPIO_Init+0x174>)
 80035a6:	f001 fc2f 	bl	8004e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin PB4 */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|GPIO_PIN_4;
 80035aa:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 80035ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035b0:	2301      	movs	r3, #1
 80035b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b4:	2300      	movs	r3, #0
 80035b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b8:	2300      	movs	r3, #0
 80035ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035bc:	f107 0314 	add.w	r3, r7, #20
 80035c0:	4619      	mov	r1, r3
 80035c2:	4812      	ldr	r0, [pc, #72]	@ (800360c <MX_GPIO_Init+0x174>)
 80035c4:	f001 fc20 	bl	8004e08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80035c8:	2200      	movs	r2, #0
 80035ca:	2100      	movs	r1, #0
 80035cc:	2006      	movs	r0, #6
 80035ce:	f000 ffe2 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80035d2:	2006      	movs	r0, #6
 80035d4:	f000 fffb 	bl	80045ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80035d8:	2200      	movs	r2, #0
 80035da:	2100      	movs	r1, #0
 80035dc:	2008      	movs	r0, #8
 80035de:	f000 ffda 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80035e2:	2008      	movs	r0, #8
 80035e4:	f000 fff3 	bl	80045ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80035e8:	2200      	movs	r2, #0
 80035ea:	2100      	movs	r1, #0
 80035ec:	2009      	movs	r0, #9
 80035ee:	f000 ffd2 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80035f2:	2009      	movs	r0, #9
 80035f4:	f000 ffeb 	bl	80045ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80035f8:	bf00      	nop
 80035fa:	3728      	adds	r7, #40	@ 0x28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40023800 	.word	0x40023800
 8003604:	40020000 	.word	0x40020000
 8003608:	40020800 	.word	0x40020800
 800360c:	40020400 	.word	0x40020400

08003610 <__io_putchar>:
 * to output a single character. Characters are buffered and
 * transmitted when a newline is encountered or the buffer is full.
 * @param  ch: The character to be output.
 * @retval The character output.
 */
PUTCHAR_PROTOTYPE {
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
    // Optional: Add carriage return before newline if only newline is received.
    // This ensures proper line ending (\r\n) for terminals expecting it
    // when printf only outputs '\n'.
    if (ch == '\n') {
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b0a      	cmp	r3, #10
 800361c:	d116      	bne.n	800364c <__io_putchar+0x3c>
        if (s_printf_buffer_idx == 0 || s_printf_buffer[s_printf_buffer_idx - 1] != '\r') {
 800361e:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <__io_putchar+0x84>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d006      	beq.n	8003634 <__io_putchar+0x24>
 8003626:	4b1b      	ldr	r3, [pc, #108]	@ (8003694 <__io_putchar+0x84>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	3b01      	subs	r3, #1
 800362c:	4a1a      	ldr	r2, [pc, #104]	@ (8003698 <__io_putchar+0x88>)
 800362e:	5cd3      	ldrb	r3, [r2, r3]
 8003630:	2b0d      	cmp	r3, #13
 8003632:	d00b      	beq.n	800364c <__io_putchar+0x3c>
            // Ensure there's space for '\r' before adding it
            if (s_printf_buffer_idx < PRINTF_BUFFER_SIZE) {
 8003634:	4b17      	ldr	r3, [pc, #92]	@ (8003694 <__io_putchar+0x84>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2bff      	cmp	r3, #255	@ 0xff
 800363a:	dc07      	bgt.n	800364c <__io_putchar+0x3c>
                s_printf_buffer[s_printf_buffer_idx++] = '\r';
 800363c:	4b15      	ldr	r3, [pc, #84]	@ (8003694 <__io_putchar+0x84>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	4914      	ldr	r1, [pc, #80]	@ (8003694 <__io_putchar+0x84>)
 8003644:	600a      	str	r2, [r1, #0]
 8003646:	4a14      	ldr	r2, [pc, #80]	@ (8003698 <__io_putchar+0x88>)
 8003648:	210d      	movs	r1, #13
 800364a:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Store the current character in the buffer
    // Ensure there's space for the character before adding it
    if (s_printf_buffer_idx < PRINTF_BUFFER_SIZE) {
 800364c:	4b11      	ldr	r3, [pc, #68]	@ (8003694 <__io_putchar+0x84>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2bff      	cmp	r3, #255	@ 0xff
 8003652:	dc08      	bgt.n	8003666 <__io_putchar+0x56>
        s_printf_buffer[s_printf_buffer_idx++] = (char)ch;
 8003654:	4b0f      	ldr	r3, [pc, #60]	@ (8003694 <__io_putchar+0x84>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	490e      	ldr	r1, [pc, #56]	@ (8003694 <__io_putchar+0x84>)
 800365c:	600a      	str	r2, [r1, #0]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	b2d1      	uxtb	r1, r2
 8003662:	4a0d      	ldr	r2, [pc, #52]	@ (8003698 <__io_putchar+0x88>)
 8003664:	54d1      	strb	r1, [r2, r3]
    }

    // Check if the buffer is full or if a newline character was received.
    // If either condition is true, transmit the buffered data.
    if (s_printf_buffer_idx >= PRINTF_BUFFER_SIZE || ch == '\n') {
 8003666:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <__io_putchar+0x84>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2bff      	cmp	r3, #255	@ 0xff
 800366c:	dc02      	bgt.n	8003674 <__io_putchar+0x64>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b0a      	cmp	r3, #10
 8003672:	d109      	bne.n	8003688 <__io_putchar+0x78>
        // Transmit the buffered data via USB CDC
        // The CDC_Transmit_FS function will handle the actual USB transfer.
        CDC_Transmit_FS((uint8_t*)s_printf_buffer, s_printf_buffer_idx);
 8003674:	4b07      	ldr	r3, [pc, #28]	@ (8003694 <__io_putchar+0x84>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	b29b      	uxth	r3, r3
 800367a:	4619      	mov	r1, r3
 800367c:	4806      	ldr	r0, [pc, #24]	@ (8003698 <__io_putchar+0x88>)
 800367e:	f00a f907 	bl	800d890 <CDC_Transmit_FS>

        // Reset the buffer index after transmission
        s_printf_buffer_idx = 0;
 8003682:	4b04      	ldr	r3, [pc, #16]	@ (8003694 <__io_putchar+0x84>)
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
    }

    return ch; // Return the character that was put
 8003688:	687b      	ldr	r3, [r7, #4]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200009b8 	.word	0x200009b8
 8003698:	200008b8 	.word	0x200008b8

0800369c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b0a0      	sub	sp, #128	@ 0x80
 80036a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

	char txBuff[128];
	sprintf(txBuff, "SPI Error!");
 80036a2:	463b      	mov	r3, r7
 80036a4:	490b      	ldr	r1, [pc, #44]	@ (80036d4 <Error_Handler+0x38>)
 80036a6:	4618      	mov	r0, r3
 80036a8:	f00b faf2 	bl	800ec90 <siprintf>
	while(CDC_Transmit_FS((uint8_t *) txBuff, strlen(txBuff)) == HAL_BUSY);
 80036ac:	bf00      	nop
 80036ae:	463b      	mov	r3, r7
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fc fddd 	bl	8000270 <strlen>
 80036b6:	4603      	mov	r3, r0
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	463b      	mov	r3, r7
 80036bc:	4611      	mov	r1, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	f00a f8e6 	bl	800d890 <CDC_Transmit_FS>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d0f1      	beq.n	80036ae <Error_Handler+0x12>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036ca:	b672      	cpsid	i
}
 80036cc:	bf00      	nop

  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036ce:	bf00      	nop
 80036d0:	e7fd      	b.n	80036ce <Error_Handler+0x32>
 80036d2:	bf00      	nop
 80036d4:	08012800 	.word	0x08012800

080036d8 <_MCP3561_write>:
    MCP3561_SREAD_DATA_COMMAND,  // Comando di lettura
    0x00, 0x00, 0x00, 0x00, 0x00 // Padding
};
/* ----------------------------------------- */

void _MCP3561_write(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t size){
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	4613      	mov	r3, r2
 80036e4:	80fb      	strh	r3, [r7, #6]
	// manually operate the !CS signal, because the STM32 hardware NSS signal is (sadly) useless
	HAL_GPIO_WritePin(MCP3561_CHIP_SELECT_GPIO_Port, MCP3561_CHIP_SELECT_GPIO_Pin, GPIO_PIN_RESET);
 80036e6:	2200      	movs	r2, #0
 80036e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80036ec:	4809      	ldr	r0, [pc, #36]	@ (8003714 <_MCP3561_write+0x3c>)
 80036ee:	f001 fd27 	bl	8005140 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, pData, size, MCP3561_HAL_TIMEOUT);
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	2303      	movs	r3, #3
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f003 fcc4 	bl	8007086 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MCP3561_CHIP_SELECT_GPIO_Port, MCP3561_CHIP_SELECT_GPIO_Pin, GPIO_PIN_SET);
 80036fe:	2201      	movs	r2, #1
 8003700:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003704:	4803      	ldr	r0, [pc, #12]	@ (8003714 <_MCP3561_write+0x3c>)
 8003706:	f001 fd1b 	bl	8005140 <HAL_GPIO_WritePin>
}
 800370a:	bf00      	nop
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40020400 	.word	0x40020400

08003718 <MCP3561_Init>:

/**
 * @brief  Initializes the MCP356x chip according to user config
 * @note   must be edited by the user
 */
void MCP3561_Init(SPI_HandleTypeDef *hspi){
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4] = {0,0,0,0};
 8003720:	2300      	movs	r3, #0
 8003722:	60fb      	str	r3, [r7, #12]

	// be careful with the bitwise or operator "|"
	cmd[0]  = MCP3561_CONFIG0_WRITE;
 8003724:	2346      	movs	r3, #70	@ 0x46
 8003726:	733b      	strb	r3, [r7, #12]
	cmd[1]  = MCP3561_CONFIG0_CLK_SEL_EXT;   // clock selection
 8003728:	2300      	movs	r3, #0
 800372a:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG0_ADC_MODE_CONV; // standby or converting
 800372c:	7b7b      	ldrb	r3, [r7, #13]
 800372e:	f043 0303 	orr.w	r3, r3, #3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG0_CS_SEL_NONE;   // input current
 8003736:	7b7b      	ldrb	r3, [r7, #13]
 8003738:	737b      	strb	r3, [r7, #13]
	cmd[1] |= (1 << 7);                      // Enable extern VREF (VREF_SEL = 1)	/* added by user*/
 800373a:	7b7b      	ldrb	r3, [r7, #13]
 800373c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003740:	b2db      	uxtb	r3, r3
 8003742:	737b      	strb	r3, [r7, #13]
	_MCP3561_write(hspi, cmd, 2);
 8003744:	f107 030c 	add.w	r3, r7, #12
 8003748:	2202      	movs	r2, #2
 800374a:	4619      	mov	r1, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ffc3 	bl	80036d8 <_MCP3561_write>

	cmd[0]  = MCP3561_CONFIG1_WRITE;
 8003752:	234a      	movs	r3, #74	@ 0x4a
 8003754:	733b      	strb	r3, [r7, #12]
	cmd[1]  = MCP3561_CONFIG1_OSR_256;       // over sampling rate
 8003756:	230c      	movs	r3, #12
 8003758:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG1_AMCLK_DIV8;    // sampling clock prescaler
 800375a:	7b7b      	ldrb	r3, [r7, #13]
 800375c:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8003760:	b2db      	uxtb	r3, r3
 8003762:	737b      	strb	r3, [r7, #13]
	_MCP3561_write(hspi, cmd, 2);
 8003764:	f107 030c 	add.w	r3, r7, #12
 8003768:	2202      	movs	r2, #2
 800376a:	4619      	mov	r1, r3
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7ff ffb3 	bl	80036d8 <_MCP3561_write>

	cmd[0]  = MCP3561_CONFIG2_WRITE;
 8003772:	234e      	movs	r3, #78	@ 0x4e
 8003774:	733b      	strb	r3, [r7, #12]
	cmd[1]  = MCP3561_CONFIG2_BOOST_x1;   // Boost
 8003776:	2380      	movs	r3, #128	@ 0x80
 8003778:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG2_GAIN_x64;    // Gain
 800377a:	7b7b      	ldrb	r3, [r7, #13]
 800377c:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003780:	b2db      	uxtb	r3, r3
 8003782:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG2_AZ_MUX_OFF; // offset cancellation algorithm
 8003784:	7b7b      	ldrb	r3, [r7, #13]
 8003786:	737b      	strb	r3, [r7, #13]
	cmd[1] += 3; // last two bytes must always be '11'
 8003788:	7b7b      	ldrb	r3, [r7, #13]
 800378a:	3303      	adds	r3, #3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	737b      	strb	r3, [r7, #13]
	_MCP3561_write(hspi, cmd, 2);
 8003790:	f107 030c 	add.w	r3, r7, #12
 8003794:	2202      	movs	r2, #2
 8003796:	4619      	mov	r1, r3
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f7ff ff9d 	bl	80036d8 <_MCP3561_write>

	cmd[0]  = MCP3561_CONFIG3_WRITE;
 800379e:	2352      	movs	r3, #82	@ 0x52
 80037a0:	733b      	strb	r3, [r7, #12]
	cmd[1]  = MCP3561_CONFIG3_CONV_MODE_CONTINUOUS; // conversion mode
 80037a2:	23c0      	movs	r3, #192	@ 0xc0
 80037a4:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG3_DATA_FORMAT_32BIT_CHID_SGN; 	//
 80037a6:	7b7b      	ldrb	r3, [r7, #13]
 80037a8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG3_CRCCOM_OFF;            // CRC
 80037b0:	7b7b      	ldrb	r3, [r7, #13]
 80037b2:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG3_GAINCAL_OFF;          // gain calibration
 80037b4:	7b7b      	ldrb	r3, [r7, #13]
 80037b6:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_CONFIG3_OFFCAL_OFF;           // offset calibration
 80037b8:	7b7b      	ldrb	r3, [r7, #13]
 80037ba:	737b      	strb	r3, [r7, #13]
	_MCP3561_write(hspi, cmd, 2);
 80037bc:	f107 030c 	add.w	r3, r7, #12
 80037c0:	2202      	movs	r2, #2
 80037c2:	4619      	mov	r1, r3
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff87 	bl	80036d8 <_MCP3561_write>


	cmd[0]  = MCP3561_IRQ_WRITE;
 80037ca:	2356      	movs	r3, #86	@ 0x56
 80037cc:	733b      	strb	r3, [r7, #12]
	cmd[1]  = MCP3561_IRQ_MODE_IRQ_HIGH;  // IRQ default pin state
 80037ce:	2304      	movs	r3, #4
 80037d0:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_IRQ_FASTCMD_ON;     // fast commands
 80037d2:	7b7b      	ldrb	r3, [r7, #13]
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	737b      	strb	r3, [r7, #13]
	cmd[1] |= MCP3561_IRQ_STP_ON;         // start of conversion IRQ
 80037dc:	7b7b      	ldrb	r3, [r7, #13]
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	737b      	strb	r3, [r7, #13]
	_MCP3561_write(hspi, cmd, 2);
 80037e6:	f107 030c 	add.w	r3, r7, #12
 80037ea:	2202      	movs	r2, #2
 80037ec:	4619      	mov	r1, r3
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff ff72 	bl	80036d8 <_MCP3561_write>

	cmd[0]  = MCP3561_MUX_WRITE;
 80037f4:	235a      	movs	r3, #90	@ 0x5a
 80037f6:	733b      	strb	r3, [r7, #12]
	//cmd[1]  = (MCP3561_MUX_CH0 << 4) | MCP3561_MUX_CH1;   // [7..4] VIN+ / [3..0] VIN-
	//cmd[1]  = (MCP3561_MUX_CH_AVDD << _MCP3561_MUX_VIN_P_POS) | (MCP3561_MUX_CH_AGND << _MCP3561_MUX_VIN_N_POS);
	_MCP3561_write(hspi, cmd, 2);
 80037f8:	f107 030c 	add.w	r3, r7, #12
 80037fc:	2202      	movs	r2, #2
 80037fe:	4619      	mov	r1, r3
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff ff69 	bl	80036d8 <_MCP3561_write>

	// configure SCAN mode to automatically cycle through channels
	// only available for MCP3562 and MCP356^4, and only for certain input combinations
	// @see Datasheet Table 5-14 on p. 54

	cmd[0] = MCP3561_SCAN_WRITE;
 8003806:	235e      	movs	r3, #94	@ 0x5e
 8003808:	733b      	strb	r3, [r7, #12]
	cmd[1] = MCP3561_SCAN_DLY_NONE;
 800380a:	2300      	movs	r3, #0
 800380c:	737b      	strb	r3, [r7, #13]
	cmd[2] = 0x0F;  // MBS
 800380e:	230f      	movs	r3, #15
 8003810:	73bb      	strb	r3, [r7, #14]
	cmd[3] = 0x00;	// LSB
 8003812:	2300      	movs	r3, #0
 8003814:	73fb      	strb	r3, [r7, #15]
	_MCP3561_write(hspi, cmd, 4);
 8003816:	f107 030c 	add.w	r3, r7, #12
 800381a:	2204      	movs	r2, #4
 800381c:	4619      	mov	r1, r3
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ff5a 	bl	80036d8 <_MCP3561_write>

}
 8003824:	bf00      	nop
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <MCP3561_Reset>:

/**
 * @brief resets the configuration to the default values
 * @todo  test this function
 */
void MCP3561_Reset(SPI_HandleTypeDef *hspi){
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
	uint8_t cmd;
	cmd = DEVICE_RESET_COMMAND;
 8003834:	237a      	movs	r3, #122	@ 0x7a
 8003836:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(hspi, &cmd, 1, 10);
 8003838:	f107 010f 	add.w	r1, r7, #15
 800383c:	230a      	movs	r3, #10
 800383e:	2201      	movs	r2, #1
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f003 fc20 	bl	8007086 <HAL_SPI_Transmit>
}
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <MCP3561_StartReadADCData_DMA>:
	//printf("ch: %d\t V: %.6f V\n", channel_id, adc_volt[channel_id]);

}

void MCP3561_StartReadADCData_DMA(SPI_HandleTypeDef *hspi)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
    // CS pin low
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003858:	2200      	movs	r2, #0
 800385a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800385e:	4806      	ldr	r0, [pc, #24]	@ (8003878 <MCP3561_StartReadADCData_DMA+0x28>)
 8003860:	f001 fc6e 	bl	8005140 <HAL_GPIO_WritePin>
    // Start transmission
    HAL_SPI_TransmitReceive_DMA(hspi, mcp356x_tx_buf, mcp356x_rx_buf, MCP3561_DMA_RX_SIZE);
 8003864:	2306      	movs	r3, #6
 8003866:	4a05      	ldr	r2, [pc, #20]	@ (800387c <MCP3561_StartReadADCData_DMA+0x2c>)
 8003868:	4905      	ldr	r1, [pc, #20]	@ (8003880 <MCP3561_StartReadADCData_DMA+0x30>)
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f003 fef8 	bl	8007660 <HAL_SPI_TransmitReceive_DMA>
}
 8003870:	bf00      	nop
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40020400 	.word	0x40020400
 800387c:	20000abc 	.word	0x20000abc
 8003880:	08012854 	.word	0x08012854

08003884 <MCP3561_ReadADCData_DMA>:
/**
 * @brief read 24 Bit left justified ADC register
 * @todo  how to read from other data formats?
 */
uint8_t MCP3561_ReadADCData_DMA(SPI_HandleTypeDef *hspi, float *adc_volt)
{
 8003884:	b590      	push	{r4, r7, lr}
 8003886:	b087      	sub	sp, #28
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
	uint8_t *val = mcp356x_rx_buf;
 800388e:	4b33      	ldr	r3, [pc, #204]	@ (800395c <MCP3561_ReadADCData_DMA+0xd8>)
 8003890:	60fb      	str	r3, [r7, #12]

	//printf("%02X %02X %02X %02X %02X %02X\t\t", val[0], val[1], val[2], val[3], val[4], val[5]);	// Debug received data

	// Extract 24 bit raw data values
	uint8_t channel_id = 0;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
	uint32_t current_adc_raw_val = 0xFFFF;
 8003896:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800389a:	613b      	str	r3, [r7, #16]
	if(val[0] != 0x13)			// Delay with the transmission
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b13      	cmp	r3, #19
 80038a2:	d01e      	beq.n	80038e2 <MCP3561_ReadADCData_DMA+0x5e>
	{
		if((val[2] & 0x80) != 0)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3302      	adds	r3, #2
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	b25b      	sxtb	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	da16      	bge.n	80038de <MCP3561_ReadADCData_DMA+0x5a>
		{
			current_adc_raw_val = 	((uint32_t)val[3] << 16) |
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	3303      	adds	r3, #3
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	041a      	lsls	r2, r3, #16
									((uint32_t)val[4] << 8)  |
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	3304      	adds	r3, #4
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	021b      	lsls	r3, r3, #8
			current_adc_raw_val = 	((uint32_t)val[3] << 16) |
 80038c0:	4313      	orrs	r3, r2
									((uint32_t)val[5]);
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	3205      	adds	r2, #5
 80038c6:	7812      	ldrb	r2, [r2, #0]
			current_adc_raw_val = 	((uint32_t)val[3] << 16) |
 80038c8:	4313      	orrs	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
			// Find corresponding channel
			channel_id = (val[2] & 0x30) >> 4; // Extract the ID
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	3302      	adds	r3, #2
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	111b      	asrs	r3, r3, #4
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	75fb      	strb	r3, [r7, #23]
 80038dc:	e026      	b.n	800392c <MCP3561_ReadADCData_DMA+0xa8>
		}
		else
		{
			return 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	e037      	b.n	8003952 <MCP3561_ReadADCData_DMA+0xce>
		}
	}
	else if(val[0] == 0x13)		// if it's not 0x13 it is trush data
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b13      	cmp	r3, #19
 80038e8:	d11e      	bne.n	8003928 <MCP3561_ReadADCData_DMA+0xa4>
	{
		if((val[1] & 0x80) != 0)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3301      	adds	r3, #1
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	b25b      	sxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	da16      	bge.n	8003924 <MCP3561_ReadADCData_DMA+0xa0>
		{
			current_adc_raw_val = 	((uint32_t)val[2] << 16) |
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3302      	adds	r3, #2
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	041a      	lsls	r2, r3, #16
									((uint32_t)val[3] << 8)  |
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	3303      	adds	r3, #3
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	021b      	lsls	r3, r3, #8
			current_adc_raw_val = 	((uint32_t)val[2] << 16) |
 8003906:	4313      	orrs	r3, r2
									((uint32_t)val[4]);
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	3204      	adds	r2, #4
 800390c:	7812      	ldrb	r2, [r2, #0]
			current_adc_raw_val = 	((uint32_t)val[2] << 16) |
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
			// Find corresponding channel
			channel_id = (val[1] & 0x30) >> 4; // Extract the ID
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3301      	adds	r3, #1
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	111b      	asrs	r3, r3, #4
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	75fb      	strb	r3, [r7, #23]
 8003922:	e003      	b.n	800392c <MCP3561_ReadADCData_DMA+0xa8>
		}
		else
		{
			return 0;
 8003924:	2300      	movs	r3, #0
 8003926:	e014      	b.n	8003952 <MCP3561_ReadADCData_DMA+0xce>
		}
	}
	else
	{
		return 0;
 8003928:	2300      	movs	r3, #0
 800392a:	e012      	b.n	8003952 <MCP3561_ReadADCData_DMA+0xce>
	}

	// Convert from row data to float
	adc_volt[channel_id] = convertAdcToVoltage(current_adc_raw_val);
 800392c:	6938      	ldr	r0, [r7, #16]
 800392e:	f000 f817 	bl	8003960 <convertAdcToVoltage>
 8003932:	ec51 0b10 	vmov	r0, r1, d0
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	18d4      	adds	r4, r2, r3
 800393e:	f7fd f933 	bl	8000ba8 <__aeabi_d2f>
 8003942:	4603      	mov	r3, r0
 8003944:	6023      	str	r3, [r4, #0]

	// If it is the channel 1 it means that we did an entire conversion of every differential channel
	if(channel_id == 0)
 8003946:	7dfb      	ldrb	r3, [r7, #23]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <MCP3561_ReadADCData_DMA+0xcc>
		return 1;
 800394c:	2301      	movs	r3, #1
 800394e:	e000      	b.n	8003952 <MCP3561_ReadADCData_DMA+0xce>
	else
		return 0;
 8003950:	2300      	movs	r3, #0

	//printf("ch: %d\t V: %.6f V\n", channel_id, adc_volt[channel_id]);

}
 8003952:	4618      	mov	r0, r3
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	bd90      	pop	{r4, r7, pc}
 800395a:	bf00      	nop
 800395c:	20000abc 	.word	0x20000abc

08003960 <convertAdcToVoltage>:
}



// Function to convert a row value into float voltage
double convertAdcToVoltage(uint32_t raw_adc_value) {
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
    int32_t signed_adc_value;

    // Convert the unsigned 24-bit value (from uint32_t) to a signed 24-bit value (in int32_t)
    // If bit 23 is set (MSB of a 24-bit number), it is negative.
    if ((raw_adc_value & 0x00800000) != 0) { 						// If bit 23 is 1, it is a negative number
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d004      	beq.n	800397c <convertAdcToVoltage+0x1c>
        signed_adc_value = (int32_t)(raw_adc_value | 0xFF000000); 	// Extend the sign for the upper bits (only for display in int32_t)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003978:	617b      	str	r3, [r7, #20]
 800397a:	e001      	b.n	8003980 <convertAdcToVoltage+0x20>
    } else {
        signed_adc_value = (int32_t)raw_adc_value;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	617b      	str	r3, [r7, #20]
    }

    double voltage = ((double)signed_adc_value * VREF_VOLTAGE_V) / (ADC_MAX_COUNT * ADC_GAIN);
 8003980:	6978      	ldr	r0, [r7, #20]
 8003982:	f7fc fdcf 	bl	8000524 <__aeabi_i2d>
 8003986:	a30f      	add	r3, pc, #60	@ (adr r3, 80039c4 <convertAdcToVoltage+0x64>)
 8003988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398c:	f7fc fe34 	bl	80005f8 <__aeabi_dmul>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	4610      	mov	r0, r2
 8003996:	4619      	mov	r1, r3
 8003998:	f04f 0200 	mov.w	r2, #0
 800399c:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <convertAdcToVoltage+0x60>)
 800399e:	f7fc ff55 	bl	800084c <__aeabi_ddiv>
 80039a2:	4602      	mov	r2, r0
 80039a4:	460b      	mov	r3, r1
 80039a6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return voltage;
 80039aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039ae:	ec43 2b17 	vmov	d7, r2, r3
}
 80039b2:	eeb0 0a47 	vmov.f32	s0, s14
 80039b6:	eef0 0a67 	vmov.f32	s1, s15
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	41600000 	.word	0x41600000
 80039c4:	66666666 	.word	0x66666666
 80039c8:	400a6666 	.word	0x400a6666

080039cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d2:	2300      	movs	r3, #0
 80039d4:	607b      	str	r3, [r7, #4]
 80039d6:	4b10      	ldr	r3, [pc, #64]	@ (8003a18 <HAL_MspInit+0x4c>)
 80039d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039da:	4a0f      	ldr	r2, [pc, #60]	@ (8003a18 <HAL_MspInit+0x4c>)
 80039dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80039e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a18 <HAL_MspInit+0x4c>)
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039ea:	607b      	str	r3, [r7, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039ee:	2300      	movs	r3, #0
 80039f0:	603b      	str	r3, [r7, #0]
 80039f2:	4b09      	ldr	r3, [pc, #36]	@ (8003a18 <HAL_MspInit+0x4c>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	4a08      	ldr	r2, [pc, #32]	@ (8003a18 <HAL_MspInit+0x4c>)
 80039f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80039fe:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <HAL_MspInit+0x4c>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a06:	603b      	str	r3, [r7, #0]
 8003a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800

08003a1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b08c      	sub	sp, #48	@ 0x30
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a24:	f107 031c 	add.w	r3, r7, #28
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	605a      	str	r2, [r3, #4]
 8003a2e:	609a      	str	r2, [r3, #8]
 8003a30:	60da      	str	r2, [r3, #12]
 8003a32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a98      	ldr	r2, [pc, #608]	@ (8003c9c <HAL_SPI_MspInit+0x280>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	f040 8093 	bne.w	8003b66 <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a40:	2300      	movs	r3, #0
 8003a42:	61bb      	str	r3, [r7, #24]
 8003a44:	4b96      	ldr	r3, [pc, #600]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a48:	4a95      	ldr	r2, [pc, #596]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a4a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a50:	4b93      	ldr	r3, [pc, #588]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	4b8f      	ldr	r3, [pc, #572]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a64:	4a8e      	ldr	r2, [pc, #568]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a6c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003a78:	23e0      	movs	r3, #224	@ 0xe0
 8003a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a80:	2300      	movs	r3, #0
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a84:	2303      	movs	r3, #3
 8003a86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a88:	2305      	movs	r3, #5
 8003a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8c:	f107 031c 	add.w	r3, r7, #28
 8003a90:	4619      	mov	r1, r3
 8003a92:	4884      	ldr	r0, [pc, #528]	@ (8003ca4 <HAL_SPI_MspInit+0x288>)
 8003a94:	f001 f9b8 	bl	8004e08 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003a98:	4b83      	ldr	r3, [pc, #524]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003a9a:	4a84      	ldr	r2, [pc, #528]	@ (8003cac <HAL_SPI_MspInit+0x290>)
 8003a9c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003a9e:	4b82      	ldr	r3, [pc, #520]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003aa0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003aa4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003aa6:	4b80      	ldr	r3, [pc, #512]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003aac:	4b7e      	ldr	r3, [pc, #504]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ab2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003ab4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ab8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aba:	4b7b      	ldr	r3, [pc, #492]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ac0:	4b79      	ldr	r3, [pc, #484]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003ac6:	4b78      	ldr	r3, [pc, #480]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003acc:	4b76      	ldr	r3, [pc, #472]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003ace:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ad2:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ad4:	4b74      	ldr	r3, [pc, #464]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003ada:	4873      	ldr	r0, [pc, #460]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003adc:	f000 fd92 	bl	8004604 <HAL_DMA_Init>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8003ae6:	f7ff fdd9 	bl	800369c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a6e      	ldr	r2, [pc, #440]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003aee:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003af0:	4a6d      	ldr	r2, [pc, #436]	@ (8003ca8 <HAL_SPI_MspInit+0x28c>)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003af6:	4b6e      	ldr	r3, [pc, #440]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003af8:	4a6e      	ldr	r2, [pc, #440]	@ (8003cb4 <HAL_SPI_MspInit+0x298>)
 8003afa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003afc:	4b6c      	ldr	r3, [pc, #432]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003afe:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003b02:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b04:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b06:	2240      	movs	r2, #64	@ 0x40
 8003b08:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b0a:	4b69      	ldr	r3, [pc, #420]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b10:	4b67      	ldr	r3, [pc, #412]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b16:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b18:	4b65      	ldr	r3, [pc, #404]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b1e:	4b64      	ldr	r3, [pc, #400]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003b24:	4b62      	ldr	r3, [pc, #392]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003b2a:	4b61      	ldr	r3, [pc, #388]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b2c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003b30:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b32:	4b5f      	ldr	r3, [pc, #380]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003b38:	485d      	ldr	r0, [pc, #372]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b3a:	f000 fd63 	bl	8004604 <HAL_DMA_Init>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8003b44:	f7ff fdaa 	bl	800369c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a59      	ldr	r2, [pc, #356]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b4c:	649a      	str	r2, [r3, #72]	@ 0x48
 8003b4e:	4a58      	ldr	r2, [pc, #352]	@ (8003cb0 <HAL_SPI_MspInit+0x294>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003b54:	2200      	movs	r2, #0
 8003b56:	2100      	movs	r1, #0
 8003b58:	2023      	movs	r0, #35	@ 0x23
 8003b5a:	f000 fd1c 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003b5e:	2023      	movs	r0, #35	@ 0x23
 8003b60:	f000 fd35 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b64:	e096      	b.n	8003c94 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a53      	ldr	r2, [pc, #332]	@ (8003cb8 <HAL_SPI_MspInit+0x29c>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	f040 8091 	bne.w	8003c94 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	4b4a      	ldr	r3, [pc, #296]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7a:	4a49      	ldr	r2, [pc, #292]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003b7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b82:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8a:	613b      	str	r3, [r7, #16]
 8003b8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	4b43      	ldr	r3, [pc, #268]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b96:	4a42      	ldr	r2, [pc, #264]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003b98:	f043 0302 	orr.w	r3, r3, #2
 8003b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b9e:	4b40      	ldr	r3, [pc, #256]	@ (8003ca0 <HAL_SPI_MspInit+0x284>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003baa:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8003bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003bbc:	2305      	movs	r3, #5
 8003bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc0:	f107 031c 	add.w	r3, r7, #28
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	483d      	ldr	r0, [pc, #244]	@ (8003cbc <HAL_SPI_MspInit+0x2a0>)
 8003bc8:	f001 f91e 	bl	8004e08 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bce:	4a3d      	ldr	r2, [pc, #244]	@ (8003cc4 <HAL_SPI_MspInit+0x2a8>)
 8003bd0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8003bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bd8:	4b39      	ldr	r3, [pc, #228]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bde:	4b38      	ldr	r3, [pc, #224]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003be4:	4b36      	ldr	r3, [pc, #216]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003be6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bea:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bec:	4b34      	ldr	r3, [pc, #208]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bf2:	4b33      	ldr	r3, [pc, #204]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003bf8:	4b31      	ldr	r3, [pc, #196]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003bfe:	4b30      	ldr	r3, [pc, #192]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003c00:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003c04:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c06:	4b2e      	ldr	r3, [pc, #184]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003c0c:	482c      	ldr	r0, [pc, #176]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003c0e:	f000 fcf9 	bl	8004604 <HAL_DMA_Init>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <HAL_SPI_MspInit+0x200>
      Error_Handler();
 8003c18:	f7ff fd40 	bl	800369c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a28      	ldr	r2, [pc, #160]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003c20:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003c22:	4a27      	ldr	r2, [pc, #156]	@ (8003cc0 <HAL_SPI_MspInit+0x2a4>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003c28:	4b27      	ldr	r3, [pc, #156]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c2a:	4a28      	ldr	r2, [pc, #160]	@ (8003ccc <HAL_SPI_MspInit+0x2b0>)
 8003c2c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003c2e:	4b26      	ldr	r3, [pc, #152]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c34:	4b24      	ldr	r3, [pc, #144]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c36:	2240      	movs	r2, #64	@ 0x40
 8003c38:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c3a:	4b23      	ldr	r3, [pc, #140]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c40:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c46:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c48:	4b1f      	ldr	r3, [pc, #124]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003c54:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c5c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003c60:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c62:	4b19      	ldr	r3, [pc, #100]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003c68:	4817      	ldr	r0, [pc, #92]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c6a:	f000 fccb 	bl	8004604 <HAL_DMA_Init>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_SPI_MspInit+0x25c>
      Error_Handler();
 8003c74:	f7ff fd12 	bl	800369c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a13      	ldr	r2, [pc, #76]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c7c:	649a      	str	r2, [r3, #72]	@ 0x48
 8003c7e:	4a12      	ldr	r2, [pc, #72]	@ (8003cc8 <HAL_SPI_MspInit+0x2ac>)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003c84:	2200      	movs	r2, #0
 8003c86:	2100      	movs	r1, #0
 8003c88:	2024      	movs	r0, #36	@ 0x24
 8003c8a:	f000 fc84 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003c8e:	2024      	movs	r0, #36	@ 0x24
 8003c90:	f000 fc9d 	bl	80045ce <HAL_NVIC_EnableIRQ>
}
 8003c94:	bf00      	nop
 8003c96:	3730      	adds	r7, #48	@ 0x30
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40013000 	.word	0x40013000
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	40020000 	.word	0x40020000
 8003ca8:	200003e0 	.word	0x200003e0
 8003cac:	40026410 	.word	0x40026410
 8003cb0:	20000440 	.word	0x20000440
 8003cb4:	40026458 	.word	0x40026458
 8003cb8:	40003800 	.word	0x40003800
 8003cbc:	40020400 	.word	0x40020400
 8003cc0:	200004a0 	.word	0x200004a0
 8003cc4:	40026058 	.word	0x40026058
 8003cc8:	20000500 	.word	0x20000500
 8003ccc:	40026070 	.word	0x40026070

08003cd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ce0:	d116      	bne.n	8003d10 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]
 8003ce6:	4b32      	ldr	r3, [pc, #200]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	4a31      	ldr	r2, [pc, #196]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003cfe:	2200      	movs	r2, #0
 8003d00:	2100      	movs	r1, #0
 8003d02:	201c      	movs	r0, #28
 8003d04:	f000 fc47 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d08:	201c      	movs	r0, #28
 8003d0a:	f000 fc60 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003d0e:	e04a      	b.n	8003da6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a27      	ldr	r2, [pc, #156]	@ (8003db4 <HAL_TIM_Base_MspInit+0xe4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d116      	bne.n	8003d48 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	4b24      	ldr	r3, [pc, #144]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d22:	4a23      	ldr	r2, [pc, #140]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d24:	f043 0302 	orr.w	r3, r3, #2
 8003d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d2a:	4b21      	ldr	r3, [pc, #132]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	613b      	str	r3, [r7, #16]
 8003d34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2100      	movs	r1, #0
 8003d3a:	201d      	movs	r0, #29
 8003d3c:	f000 fc2b 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003d40:	201d      	movs	r0, #29
 8003d42:	f000 fc44 	bl	80045ce <HAL_NVIC_EnableIRQ>
}
 8003d46:	e02e      	b.n	8003da6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8003db8 <HAL_TIM_Base_MspInit+0xe8>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d116      	bne.n	8003d80 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	4b16      	ldr	r3, [pc, #88]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d5c:	f043 0304 	orr.w	r3, r3, #4
 8003d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d62:	4b13      	ldr	r3, [pc, #76]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	201e      	movs	r0, #30
 8003d74:	f000 fc0f 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003d78:	201e      	movs	r0, #30
 8003d7a:	f000 fc28 	bl	80045ce <HAL_NVIC_EnableIRQ>
}
 8003d7e:	e012      	b.n	8003da6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM9)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a0d      	ldr	r2, [pc, #52]	@ (8003dbc <HAL_TIM_Base_MspInit+0xec>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d10d      	bne.n	8003da6 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	4b08      	ldr	r3, [pc, #32]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d92:	4a07      	ldr	r2, [pc, #28]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d9a:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <HAL_TIM_Base_MspInit+0xe0>)
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da2:	60bb      	str	r3, [r7, #8]
 8003da4:	68bb      	ldr	r3, [r7, #8]
}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800
 8003dbc:	40014000 	.word	0x40014000

08003dc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc8:	f107 030c 	add.w	r3, r7, #12
 8003dcc:	2200      	movs	r2, #0
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	605a      	str	r2, [r3, #4]
 8003dd2:	609a      	str	r2, [r3, #8]
 8003dd4:	60da      	str	r2, [r3, #12]
 8003dd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a12      	ldr	r2, [pc, #72]	@ (8003e28 <HAL_TIM_MspPostInit+0x68>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d11d      	bne.n	8003e1e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	4b11      	ldr	r3, [pc, #68]	@ (8003e2c <HAL_TIM_MspPostInit+0x6c>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dea:	4a10      	ldr	r2, [pc, #64]	@ (8003e2c <HAL_TIM_MspPostInit+0x6c>)
 8003dec:	f043 0301 	orr.w	r3, r3, #1
 8003df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003df2:	4b0e      	ldr	r3, [pc, #56]	@ (8003e2c <HAL_TIM_MspPostInit+0x6c>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA2     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003dfe:	2304      	movs	r3, #4
 8003e00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e02:	2302      	movs	r3, #2
 8003e04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e12:	f107 030c 	add.w	r3, r7, #12
 8003e16:	4619      	mov	r1, r3
 8003e18:	4805      	ldr	r0, [pc, #20]	@ (8003e30 <HAL_TIM_MspPostInit+0x70>)
 8003e1a:	f000 fff5 	bl	8004e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8003e1e:	bf00      	nop
 8003e20:	3720      	adds	r7, #32
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40020000 	.word	0x40020000

08003e34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b08a      	sub	sp, #40	@ 0x28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e3c:	f107 0314 	add.w	r3, r7, #20
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	605a      	str	r2, [r3, #4]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	60da      	str	r2, [r3, #12]
 8003e4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a34      	ldr	r2, [pc, #208]	@ (8003f24 <HAL_UART_MspInit+0xf0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d162      	bne.n	8003f1c <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e56:	2300      	movs	r3, #0
 8003e58:	613b      	str	r3, [r7, #16]
 8003e5a:	4b33      	ldr	r3, [pc, #204]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5e:	4a32      	ldr	r2, [pc, #200]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e60:	f043 0310 	orr.w	r3, r3, #16
 8003e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e66:	4b30      	ldr	r3, [pc, #192]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6a:	f003 0310 	and.w	r3, r3, #16
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	4b2c      	ldr	r3, [pc, #176]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e7c:	f043 0301 	orr.w	r3, r3, #1
 8003e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e82:	4b29      	ldr	r3, [pc, #164]	@ (8003f28 <HAL_UART_MspInit+0xf4>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003e8e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e94:	2302      	movs	r3, #2
 8003e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ea0:	2307      	movs	r3, #7
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ea4:	f107 0314 	add.w	r3, r7, #20
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	4820      	ldr	r0, [pc, #128]	@ (8003f2c <HAL_UART_MspInit+0xf8>)
 8003eac:	f000 ffac 	bl	8004e08 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003eb2:	4a20      	ldr	r2, [pc, #128]	@ (8003f34 <HAL_UART_MspInit+0x100>)
 8003eb4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003eb8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003ebc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ec0:	2240      	movs	r2, #64	@ 0x40
 8003ec2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003eca:	4b19      	ldr	r3, [pc, #100]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ecc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ed0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ed2:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ed8:	4b15      	ldr	r3, [pc, #84]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003ede:	4b14      	ldr	r3, [pc, #80]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ee4:	4b12      	ldr	r3, [pc, #72]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003ef0:	480f      	ldr	r0, [pc, #60]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003ef2:	f000 fb87 	bl	8004604 <HAL_DMA_Init>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003efc:	f7ff fbce 	bl	800369c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a0b      	ldr	r2, [pc, #44]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <HAL_UART_MspInit+0xfc>)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2100      	movs	r1, #0
 8003f10:	2025      	movs	r0, #37	@ 0x25
 8003f12:	f000 fb40 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f16:	2025      	movs	r0, #37	@ 0x25
 8003f18:	f000 fb59 	bl	80045ce <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003f1c:	bf00      	nop
 8003f1e:	3728      	adds	r7, #40	@ 0x28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40011000 	.word	0x40011000
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	40020000 	.word	0x40020000
 8003f30:	200006c8 	.word	0x200006c8
 8003f34:	400264b8 	.word	0x400264b8

08003f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f3c:	bf00      	nop
 8003f3e:	e7fd      	b.n	8003f3c <NMI_Handler+0x4>

08003f40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f44:	bf00      	nop
 8003f46:	e7fd      	b.n	8003f44 <HardFault_Handler+0x4>

08003f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f4c:	bf00      	nop
 8003f4e:	e7fd      	b.n	8003f4c <MemManage_Handler+0x4>

08003f50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <BusFault_Handler+0x4>

08003f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f5c:	bf00      	nop
 8003f5e:	e7fd      	b.n	8003f5c <UsageFault_Handler+0x4>

08003f60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f72:	bf00      	nop
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f80:	bf00      	nop
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr

08003f8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f8e:	f000 f9e3 	bl	8004358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f92:	bf00      	nop
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MCP3564_IRQ_Pin);
 8003f9a:	2001      	movs	r0, #1
 8003f9c:	f001 f8ea 	bl	8005174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003fa0:	bf00      	nop
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 8003fa8:	2004      	movs	r0, #4
 8003faa:	f001 f8e3 	bl	8005174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYR_Pin);
 8003fb6:	2008      	movs	r0, #8
 8003fb8:	f001 f8dc 	bl	8005174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003fbc:	bf00      	nop
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003fc4:	4802      	ldr	r0, [pc, #8]	@ (8003fd0 <DMA1_Stream3_IRQHandler+0x10>)
 8003fc6:	f000 fcb5 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003fca:	bf00      	nop
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	200004a0 	.word	0x200004a0

08003fd4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003fd8:	4802      	ldr	r0, [pc, #8]	@ (8003fe4 <DMA1_Stream4_IRQHandler+0x10>)
 8003fda:	f000 fcab 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003fde:	bf00      	nop
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20000500 	.word	0x20000500

08003fe8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003fec:	4802      	ldr	r0, [pc, #8]	@ (8003ff8 <TIM2_IRQHandler+0x10>)
 8003fee:	f004 f9d5 	bl	800839c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003ff2:	bf00      	nop
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000560 	.word	0x20000560

08003ffc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004000:	4802      	ldr	r0, [pc, #8]	@ (800400c <TIM3_IRQHandler+0x10>)
 8004002:	f004 f9cb 	bl	800839c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004006:	bf00      	nop
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	200005a8 	.word	0x200005a8

08004010 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004014:	4802      	ldr	r0, [pc, #8]	@ (8004020 <TIM4_IRQHandler+0x10>)
 8004016:	f004 f9c1 	bl	800839c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800401a:	bf00      	nop
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	200005f0 	.word	0x200005f0

08004024 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004028:	4802      	ldr	r0, [pc, #8]	@ (8004034 <SPI1_IRQHandler+0x10>)
 800402a:	f003 fc15 	bl	8007858 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800402e:	bf00      	nop
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	20000330 	.word	0x20000330

08004038 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800403c:	4802      	ldr	r0, [pc, #8]	@ (8004048 <SPI2_IRQHandler+0x10>)
 800403e:	f003 fc0b 	bl	8007858 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000388 	.word	0x20000388

0800404c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004050:	4802      	ldr	r0, [pc, #8]	@ (800405c <USART1_IRQHandler+0x10>)
 8004052:	f005 f871 	bl	8009138 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004056:	bf00      	nop
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	20000680 	.word	0x20000680

08004060 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004064:	4802      	ldr	r0, [pc, #8]	@ (8004070 <DMA2_Stream0_IRQHandler+0x10>)
 8004066:	f000 fc65 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	200003e0 	.word	0x200003e0

08004074 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004078:	4802      	ldr	r0, [pc, #8]	@ (8004084 <DMA2_Stream3_IRQHandler+0x10>)
 800407a:	f000 fc5b 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000440 	.word	0x20000440

08004088 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800408c:	4802      	ldr	r0, [pc, #8]	@ (8004098 <OTG_FS_IRQHandler+0x10>)
 800408e:	f001 f9cd 	bl	800542c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004092:	bf00      	nop
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	20001fac 	.word	0x20001fac

0800409c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80040a0:	4802      	ldr	r0, [pc, #8]	@ (80040ac <DMA2_Stream7_IRQHandler+0x10>)
 80040a2:	f000 fc47 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	200006c8 	.word	0x200006c8

080040b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return 1;
 80040b4:	2301      	movs	r3, #1
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <_kill>:

int _kill(int pid, int sig)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040ca:	f00a fe97 	bl	800edfc <__errno>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2216      	movs	r2, #22
 80040d2:	601a      	str	r2, [r3, #0]
  return -1;
 80040d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <_exit>:

void _exit (int status)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040e8:	f04f 31ff 	mov.w	r1, #4294967295
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7ff ffe7 	bl	80040c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80040f2:	bf00      	nop
 80040f4:	e7fd      	b.n	80040f2 <_exit+0x12>

080040f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b086      	sub	sp, #24
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]
 8004106:	e00a      	b.n	800411e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004108:	f3af 8000 	nop.w
 800410c:	4601      	mov	r1, r0
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	60ba      	str	r2, [r7, #8]
 8004114:	b2ca      	uxtb	r2, r1
 8004116:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	3301      	adds	r3, #1
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	429a      	cmp	r2, r3
 8004124:	dbf0      	blt.n	8004108 <_read+0x12>
  }

  return len;
 8004126:	687b      	ldr	r3, [r7, #4]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	e009      	b.n	8004156 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	60ba      	str	r2, [r7, #8]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fa60 	bl	8003610 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	3301      	adds	r3, #1
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	429a      	cmp	r2, r3
 800415c:	dbf1      	blt.n	8004142 <_write+0x12>
  }
  return len;
 800415e:	687b      	ldr	r3, [r7, #4]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <_close>:

int _close(int file)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004170:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004190:	605a      	str	r2, [r3, #4]
  return 0;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <_isatty>:

int _isatty(int file)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041a8:	2301      	movs	r3, #1
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b085      	sub	sp, #20
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3714      	adds	r7, #20
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041d8:	4a14      	ldr	r2, [pc, #80]	@ (800422c <_sbrk+0x5c>)
 80041da:	4b15      	ldr	r3, [pc, #84]	@ (8004230 <_sbrk+0x60>)
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041e4:	4b13      	ldr	r3, [pc, #76]	@ (8004234 <_sbrk+0x64>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d102      	bne.n	80041f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041ec:	4b11      	ldr	r3, [pc, #68]	@ (8004234 <_sbrk+0x64>)
 80041ee:	4a12      	ldr	r2, [pc, #72]	@ (8004238 <_sbrk+0x68>)
 80041f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041f2:	4b10      	ldr	r3, [pc, #64]	@ (8004234 <_sbrk+0x64>)
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4413      	add	r3, r2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d207      	bcs.n	8004210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004200:	f00a fdfc 	bl	800edfc <__errno>
 8004204:	4603      	mov	r3, r0
 8004206:	220c      	movs	r2, #12
 8004208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800420a:	f04f 33ff 	mov.w	r3, #4294967295
 800420e:	e009      	b.n	8004224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004210:	4b08      	ldr	r3, [pc, #32]	@ (8004234 <_sbrk+0x64>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004216:	4b07      	ldr	r3, [pc, #28]	@ (8004234 <_sbrk+0x64>)
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4413      	add	r3, r2
 800421e:	4a05      	ldr	r2, [pc, #20]	@ (8004234 <_sbrk+0x64>)
 8004220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004222:	68fb      	ldr	r3, [r7, #12]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	20020000 	.word	0x20020000
 8004230:	00000400 	.word	0x00000400
 8004234:	20000ac4 	.word	0x20000ac4
 8004238:	20002800 	.word	0x20002800

0800423c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004240:	4b06      	ldr	r3, [pc, #24]	@ (800425c <SystemInit+0x20>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	4a05      	ldr	r2, [pc, #20]	@ (800425c <SystemInit+0x20>)
 8004248:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800424c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	e000ed00 	.word	0xe000ed00

08004260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004260:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004298 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004264:	f7ff ffea 	bl	800423c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004268:	480c      	ldr	r0, [pc, #48]	@ (800429c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800426a:	490d      	ldr	r1, [pc, #52]	@ (80042a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800426c:	4a0d      	ldr	r2, [pc, #52]	@ (80042a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800426e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004270:	e002      	b.n	8004278 <LoopCopyDataInit>

08004272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004276:	3304      	adds	r3, #4

08004278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800427a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800427c:	d3f9      	bcc.n	8004272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800427e:	4a0a      	ldr	r2, [pc, #40]	@ (80042a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004280:	4c0a      	ldr	r4, [pc, #40]	@ (80042ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8004282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004284:	e001      	b.n	800428a <LoopFillZerobss>

08004286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004288:	3204      	adds	r2, #4

0800428a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800428a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800428c:	d3fb      	bcc.n	8004286 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800428e:	f00a fdbb 	bl	800ee08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004292:	f7fe fd59 	bl	8002d48 <main>
  bx  lr    
 8004296:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004298:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800429c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042a0:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 80042a4:	08013058 	.word	0x08013058
  ldr r2, =_sbss
 80042a8:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 80042ac:	200027fc 	.word	0x200027fc

080042b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042b0:	e7fe      	b.n	80042b0 <ADC_IRQHandler>
	...

080042b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042b8:	4b0e      	ldr	r3, [pc, #56]	@ (80042f4 <HAL_Init+0x40>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a0d      	ldr	r2, [pc, #52]	@ (80042f4 <HAL_Init+0x40>)
 80042be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042c4:	4b0b      	ldr	r3, [pc, #44]	@ (80042f4 <HAL_Init+0x40>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a0a      	ldr	r2, [pc, #40]	@ (80042f4 <HAL_Init+0x40>)
 80042ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042d0:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <HAL_Init+0x40>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a07      	ldr	r2, [pc, #28]	@ (80042f4 <HAL_Init+0x40>)
 80042d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042dc:	2003      	movs	r0, #3
 80042de:	f000 f94f 	bl	8004580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042e2:	200f      	movs	r0, #15
 80042e4:	f000 f808 	bl	80042f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042e8:	f7ff fb70 	bl	80039cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40023c00 	.word	0x40023c00

080042f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004300:	4b12      	ldr	r3, [pc, #72]	@ (800434c <HAL_InitTick+0x54>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <HAL_InitTick+0x58>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	4619      	mov	r1, r3
 800430a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800430e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004312:	fbb2 f3f3 	udiv	r3, r2, r3
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f967 	bl	80045ea <HAL_SYSTICK_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e00e      	b.n	8004344 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b0f      	cmp	r3, #15
 800432a:	d80a      	bhi.n	8004342 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800432c:	2200      	movs	r2, #0
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	f04f 30ff 	mov.w	r0, #4294967295
 8004334:	f000 f92f 	bl	8004596 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004338:	4a06      	ldr	r2, [pc, #24]	@ (8004354 <HAL_InitTick+0x5c>)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	e000      	b.n	8004344 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
}
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	20000030 	.word	0x20000030
 8004350:	20000038 	.word	0x20000038
 8004354:	20000034 	.word	0x20000034

08004358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800435c:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <HAL_IncTick+0x20>)
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	461a      	mov	r2, r3
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <HAL_IncTick+0x24>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4413      	add	r3, r2
 8004368:	4a04      	ldr	r2, [pc, #16]	@ (800437c <HAL_IncTick+0x24>)
 800436a:	6013      	str	r3, [r2, #0]
}
 800436c:	bf00      	nop
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	20000038 	.word	0x20000038
 800437c:	20000ac8 	.word	0x20000ac8

08004380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  return uwTick;
 8004384:	4b03      	ldr	r3, [pc, #12]	@ (8004394 <HAL_GetTick+0x14>)
 8004386:	681b      	ldr	r3, [r3, #0]
}
 8004388:	4618      	mov	r0, r3
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	20000ac8 	.word	0x20000ac8

08004398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043a0:	f7ff ffee 	bl	8004380 <HAL_GetTick>
 80043a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b0:	d005      	beq.n	80043be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043b2:	4b0a      	ldr	r3, [pc, #40]	@ (80043dc <HAL_Delay+0x44>)
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	461a      	mov	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4413      	add	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043be:	bf00      	nop
 80043c0:	f7ff ffde 	bl	8004380 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d8f7      	bhi.n	80043c0 <HAL_Delay+0x28>
  {
  }
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20000038 	.word	0x20000038

080043e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004424 <__NVIC_SetPriorityGrouping+0x44>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043fc:	4013      	ands	r3, r2
 80043fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004408:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800440c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004412:	4a04      	ldr	r2, [pc, #16]	@ (8004424 <__NVIC_SetPriorityGrouping+0x44>)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	60d3      	str	r3, [r2, #12]
}
 8004418:	bf00      	nop
 800441a:	3714      	adds	r7, #20
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800442c:	4b04      	ldr	r3, [pc, #16]	@ (8004440 <__NVIC_GetPriorityGrouping+0x18>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	0a1b      	lsrs	r3, r3, #8
 8004432:	f003 0307 	and.w	r3, r3, #7
}
 8004436:	4618      	mov	r0, r3
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	e000ed00 	.word	0xe000ed00

08004444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	4603      	mov	r3, r0
 800444c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800444e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004452:	2b00      	cmp	r3, #0
 8004454:	db0b      	blt.n	800446e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	f003 021f 	and.w	r2, r3, #31
 800445c:	4907      	ldr	r1, [pc, #28]	@ (800447c <__NVIC_EnableIRQ+0x38>)
 800445e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	2001      	movs	r0, #1
 8004466:	fa00 f202 	lsl.w	r2, r0, r2
 800446a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	e000e100 	.word	0xe000e100

08004480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	4603      	mov	r3, r0
 8004488:	6039      	str	r1, [r7, #0]
 800448a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800448c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004490:	2b00      	cmp	r3, #0
 8004492:	db0a      	blt.n	80044aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	b2da      	uxtb	r2, r3
 8004498:	490c      	ldr	r1, [pc, #48]	@ (80044cc <__NVIC_SetPriority+0x4c>)
 800449a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449e:	0112      	lsls	r2, r2, #4
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	440b      	add	r3, r1
 80044a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044a8:	e00a      	b.n	80044c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	4908      	ldr	r1, [pc, #32]	@ (80044d0 <__NVIC_SetPriority+0x50>)
 80044b0:	79fb      	ldrb	r3, [r7, #7]
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	3b04      	subs	r3, #4
 80044b8:	0112      	lsls	r2, r2, #4
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	440b      	add	r3, r1
 80044be:	761a      	strb	r2, [r3, #24]
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	e000e100 	.word	0xe000e100
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b089      	sub	sp, #36	@ 0x24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f003 0307 	and.w	r3, r3, #7
 80044e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	f1c3 0307 	rsb	r3, r3, #7
 80044ee:	2b04      	cmp	r3, #4
 80044f0:	bf28      	it	cs
 80044f2:	2304      	movcs	r3, #4
 80044f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	3304      	adds	r3, #4
 80044fa:	2b06      	cmp	r3, #6
 80044fc:	d902      	bls.n	8004504 <NVIC_EncodePriority+0x30>
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	3b03      	subs	r3, #3
 8004502:	e000      	b.n	8004506 <NVIC_EncodePriority+0x32>
 8004504:	2300      	movs	r3, #0
 8004506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004508:	f04f 32ff 	mov.w	r2, #4294967295
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	43da      	mvns	r2, r3
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	401a      	ands	r2, r3
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800451c:	f04f 31ff 	mov.w	r1, #4294967295
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	fa01 f303 	lsl.w	r3, r1, r3
 8004526:	43d9      	mvns	r1, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800452c:	4313      	orrs	r3, r2
         );
}
 800452e:	4618      	mov	r0, r3
 8004530:	3724      	adds	r7, #36	@ 0x24
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
	...

0800453c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800454c:	d301      	bcc.n	8004552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800454e:	2301      	movs	r3, #1
 8004550:	e00f      	b.n	8004572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004552:	4a0a      	ldr	r2, [pc, #40]	@ (800457c <SysTick_Config+0x40>)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3b01      	subs	r3, #1
 8004558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800455a:	210f      	movs	r1, #15
 800455c:	f04f 30ff 	mov.w	r0, #4294967295
 8004560:	f7ff ff8e 	bl	8004480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004564:	4b05      	ldr	r3, [pc, #20]	@ (800457c <SysTick_Config+0x40>)
 8004566:	2200      	movs	r2, #0
 8004568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800456a:	4b04      	ldr	r3, [pc, #16]	@ (800457c <SysTick_Config+0x40>)
 800456c:	2207      	movs	r2, #7
 800456e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	e000e010 	.word	0xe000e010

08004580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7ff ff29 	bl	80043e0 <__NVIC_SetPriorityGrouping>
}
 800458e:	bf00      	nop
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004596:	b580      	push	{r7, lr}
 8004598:	b086      	sub	sp, #24
 800459a:	af00      	add	r7, sp, #0
 800459c:	4603      	mov	r3, r0
 800459e:	60b9      	str	r1, [r7, #8]
 80045a0:	607a      	str	r2, [r7, #4]
 80045a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045a8:	f7ff ff3e 	bl	8004428 <__NVIC_GetPriorityGrouping>
 80045ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	6978      	ldr	r0, [r7, #20]
 80045b4:	f7ff ff8e 	bl	80044d4 <NVIC_EncodePriority>
 80045b8:	4602      	mov	r2, r0
 80045ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff ff5d 	bl	8004480 <__NVIC_SetPriority>
}
 80045c6:	bf00      	nop
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b082      	sub	sp, #8
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	4603      	mov	r3, r0
 80045d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff ff31 	bl	8004444 <__NVIC_EnableIRQ>
}
 80045e2:	bf00      	nop
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b082      	sub	sp, #8
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7ff ffa2 	bl	800453c <SysTick_Config>
 80045f8:	4603      	mov	r3, r0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3708      	adds	r7, #8
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
	...

08004604 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004610:	f7ff feb6 	bl	8004380 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e099      	b.n	8004754 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0201 	bic.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004640:	e00f      	b.n	8004662 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004642:	f7ff fe9d 	bl	8004380 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b05      	cmp	r3, #5
 800464e:	d908      	bls.n	8004662 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2220      	movs	r2, #32
 8004654:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2203      	movs	r2, #3
 800465a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e078      	b.n	8004754 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1e8      	bne.n	8004642 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4b38      	ldr	r3, [pc, #224]	@ (800475c <HAL_DMA_Init+0x158>)
 800467c:	4013      	ands	r3, r2
 800467e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800468e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800469a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d107      	bne.n	80046cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	4313      	orrs	r3, r2
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	f023 0307 	bic.w	r3, r3, #7
 80046e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d117      	bne.n	8004726 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00e      	beq.n	8004726 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 fb01 	bl	8004d10 <DMA_CheckFifoParam>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d008      	beq.n	8004726 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2240      	movs	r2, #64	@ 0x40
 8004718:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004722:	2301      	movs	r3, #1
 8004724:	e016      	b.n	8004754 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fab8 	bl	8004ca4 <DMA_CalcBaseAndBitshift>
 8004734:	4603      	mov	r3, r0
 8004736:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473c:	223f      	movs	r2, #63	@ 0x3f
 800473e:	409a      	lsls	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	f010803f 	.word	0xf010803f

08004760 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
 800476c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800476e:	2300      	movs	r3, #0
 8004770:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004776:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800477e:	2b01      	cmp	r3, #1
 8004780:	d101      	bne.n	8004786 <HAL_DMA_Start_IT+0x26>
 8004782:	2302      	movs	r3, #2
 8004784:	e040      	b.n	8004808 <HAL_DMA_Start_IT+0xa8>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b01      	cmp	r3, #1
 8004798:	d12f      	bne.n	80047fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2202      	movs	r2, #2
 800479e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fa4a 	bl	8004c48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b8:	223f      	movs	r2, #63	@ 0x3f
 80047ba:	409a      	lsls	r2, r3
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0216 	orr.w	r2, r2, #22
 80047ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0208 	orr.w	r2, r2, #8
 80047e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e005      	b.n	8004806 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004802:	2302      	movs	r3, #2
 8004804:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004806:	7dfb      	ldrb	r3, [r7, #23]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800481e:	f7ff fdaf 	bl	8004380 <HAL_GetTick>
 8004822:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d008      	beq.n	8004842 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2280      	movs	r2, #128	@ 0x80
 8004834:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e052      	b.n	80048e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 0216 	bic.w	r2, r2, #22
 8004850:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695a      	ldr	r2, [r3, #20]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004860:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	2b00      	cmp	r3, #0
 8004868:	d103      	bne.n	8004872 <HAL_DMA_Abort+0x62>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486e:	2b00      	cmp	r3, #0
 8004870:	d007      	beq.n	8004882 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0208 	bic.w	r2, r2, #8
 8004880:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0201 	bic.w	r2, r2, #1
 8004890:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004892:	e013      	b.n	80048bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004894:	f7ff fd74 	bl	8004380 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b05      	cmp	r3, #5
 80048a0:	d90c      	bls.n	80048bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2220      	movs	r2, #32
 80048a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2203      	movs	r2, #3
 80048ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e015      	b.n	80048e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1e4      	bne.n	8004894 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ce:	223f      	movs	r2, #63	@ 0x3f
 80048d0:	409a      	lsls	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d004      	beq.n	800490e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2280      	movs	r2, #128	@ 0x80
 8004908:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e00c      	b.n	8004928 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2205      	movs	r2, #5
 8004912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0201 	bic.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004940:	4b8e      	ldr	r3, [pc, #568]	@ (8004b7c <HAL_DMA_IRQHandler+0x248>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a8e      	ldr	r2, [pc, #568]	@ (8004b80 <HAL_DMA_IRQHandler+0x24c>)
 8004946:	fba2 2303 	umull	r2, r3, r2, r3
 800494a:	0a9b      	lsrs	r3, r3, #10
 800494c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004952:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800495e:	2208      	movs	r2, #8
 8004960:	409a      	lsls	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4013      	ands	r3, r2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d01a      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d013      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f022 0204 	bic.w	r2, r2, #4
 8004986:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800498c:	2208      	movs	r2, #8
 800498e:	409a      	lsls	r2, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004998:	f043 0201 	orr.w	r2, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a4:	2201      	movs	r2, #1
 80049a6:	409a      	lsls	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d012      	beq.n	80049d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00b      	beq.n	80049d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c2:	2201      	movs	r2, #1
 80049c4:	409a      	lsls	r2, r3
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ce:	f043 0202 	orr.w	r2, r3, #2
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049da:	2204      	movs	r2, #4
 80049dc:	409a      	lsls	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4013      	ands	r3, r2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d012      	beq.n	8004a0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00b      	beq.n	8004a0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f8:	2204      	movs	r2, #4
 80049fa:	409a      	lsls	r2, r3
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a04:	f043 0204 	orr.w	r2, r3, #4
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a10:	2210      	movs	r2, #16
 8004a12:	409a      	lsls	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4013      	ands	r3, r2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d043      	beq.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d03c      	beq.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a2e:	2210      	movs	r2, #16
 8004a30:	409a      	lsls	r2, r3
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d018      	beq.n	8004a76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d108      	bne.n	8004a64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d024      	beq.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
 8004a62:	e01f      	b.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d01b      	beq.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	4798      	blx	r3
 8004a74:	e016      	b.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d107      	bne.n	8004a94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 0208 	bic.w	r2, r2, #8
 8004a92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d003      	beq.n	8004aa4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	409a      	lsls	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 808f 	beq.w	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8087 	beq.w	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aca:	2220      	movs	r2, #32
 8004acc:	409a      	lsls	r2, r3
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b05      	cmp	r3, #5
 8004adc:	d136      	bne.n	8004b4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0216 	bic.w	r2, r2, #22
 8004aec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695a      	ldr	r2, [r3, #20]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004afc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d103      	bne.n	8004b0e <HAL_DMA_IRQHandler+0x1da>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f022 0208 	bic.w	r2, r2, #8
 8004b1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b22:	223f      	movs	r2, #63	@ 0x3f
 8004b24:	409a      	lsls	r2, r3
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d07e      	beq.n	8004c40 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	4798      	blx	r3
        }
        return;
 8004b4a:	e079      	b.n	8004c40 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d01d      	beq.n	8004b96 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10d      	bne.n	8004b84 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d031      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	4798      	blx	r3
 8004b78:	e02c      	b.n	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
 8004b7a:	bf00      	nop
 8004b7c:	20000030 	.word	0x20000030
 8004b80:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d023      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	4798      	blx	r3
 8004b94:	e01e      	b.n	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10f      	bne.n	8004bc4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 0210 	bic.w	r2, r2, #16
 8004bb2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d032      	beq.n	8004c42 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d022      	beq.n	8004c2e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2205      	movs	r2, #5
 8004bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0201 	bic.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	3301      	adds	r3, #1
 8004c04:	60bb      	str	r3, [r7, #8]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d307      	bcc.n	8004c1c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1f2      	bne.n	8004c00 <HAL_DMA_IRQHandler+0x2cc>
 8004c1a:	e000      	b.n	8004c1e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c1c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d005      	beq.n	8004c42 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	4798      	blx	r3
 8004c3e:	e000      	b.n	8004c42 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c40:	bf00      	nop
    }
  }
}
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	2b40      	cmp	r3, #64	@ 0x40
 8004c74:	d108      	bne.n	8004c88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c86:	e007      	b.n	8004c98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	60da      	str	r2, [r3, #12]
}
 8004c98:	bf00      	nop
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	3b10      	subs	r3, #16
 8004cb4:	4a14      	ldr	r2, [pc, #80]	@ (8004d08 <DMA_CalcBaseAndBitshift+0x64>)
 8004cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cba:	091b      	lsrs	r3, r3, #4
 8004cbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cbe:	4a13      	ldr	r2, [pc, #76]	@ (8004d0c <DMA_CalcBaseAndBitshift+0x68>)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d909      	bls.n	8004ce6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004cda:	f023 0303 	bic.w	r3, r3, #3
 8004cde:	1d1a      	adds	r2, r3, #4
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ce4:	e007      	b.n	8004cf6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004cee:	f023 0303 	bic.w	r3, r3, #3
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	aaaaaaab 	.word	0xaaaaaaab
 8004d0c:	08012874 	.word	0x08012874

08004d10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d11f      	bne.n	8004d6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d856      	bhi.n	8004dde <DMA_CheckFifoParam+0xce>
 8004d30:	a201      	add	r2, pc, #4	@ (adr r2, 8004d38 <DMA_CheckFifoParam+0x28>)
 8004d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d36:	bf00      	nop
 8004d38:	08004d49 	.word	0x08004d49
 8004d3c:	08004d5b 	.word	0x08004d5b
 8004d40:	08004d49 	.word	0x08004d49
 8004d44:	08004ddf 	.word	0x08004ddf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d046      	beq.n	8004de2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d58:	e043      	b.n	8004de2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d62:	d140      	bne.n	8004de6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d68:	e03d      	b.n	8004de6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d72:	d121      	bne.n	8004db8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b03      	cmp	r3, #3
 8004d78:	d837      	bhi.n	8004dea <DMA_CheckFifoParam+0xda>
 8004d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <DMA_CheckFifoParam+0x70>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004d91 	.word	0x08004d91
 8004d84:	08004d97 	.word	0x08004d97
 8004d88:	08004d91 	.word	0x08004d91
 8004d8c:	08004da9 	.word	0x08004da9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
      break;
 8004d94:	e030      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d025      	beq.n	8004dee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004da6:	e022      	b.n	8004dee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004db0:	d11f      	bne.n	8004df2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004db6:	e01c      	b.n	8004df2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d903      	bls.n	8004dc6 <DMA_CheckFifoParam+0xb6>
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2b03      	cmp	r3, #3
 8004dc2:	d003      	beq.n	8004dcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dc4:	e018      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	73fb      	strb	r3, [r7, #15]
      break;
 8004dca:	e015      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00e      	beq.n	8004df6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	73fb      	strb	r3, [r7, #15]
      break;
 8004ddc:	e00b      	b.n	8004df6 <DMA_CheckFifoParam+0xe6>
      break;
 8004dde:	bf00      	nop
 8004de0:	e00a      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;
 8004de2:	bf00      	nop
 8004de4:	e008      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;
 8004de6:	bf00      	nop
 8004de8:	e006      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dea:	bf00      	nop
 8004dec:	e004      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dee:	bf00      	nop
 8004df0:	e002      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004df2:	bf00      	nop
 8004df4:	e000      	b.n	8004df8 <DMA_CheckFifoParam+0xe8>
      break;
 8004df6:	bf00      	nop
    }
  } 
  
  return status; 
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3714      	adds	r7, #20
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop

08004e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b089      	sub	sp, #36	@ 0x24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e1e:	2300      	movs	r3, #0
 8004e20:	61fb      	str	r3, [r7, #28]
 8004e22:	e16b      	b.n	80050fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e24:	2201      	movs	r2, #1
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4013      	ands	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	f040 815a 	bne.w	80050f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d005      	beq.n	8004e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d130      	bne.n	8004ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	2203      	movs	r2, #3
 8004e66:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e90:	2201      	movs	r2, #1
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	69ba      	ldr	r2, [r7, #24]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	091b      	lsrs	r3, r3, #4
 8004ea6:	f003 0201 	and.w	r2, r3, #1
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f003 0303 	and.w	r3, r3, #3
 8004ec4:	2b03      	cmp	r3, #3
 8004ec6:	d017      	beq.n	8004ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	2203      	movs	r2, #3
 8004ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed8:	43db      	mvns	r3, r3
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	4013      	ands	r3, r2
 8004ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 0303 	and.w	r3, r3, #3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d123      	bne.n	8004f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	08da      	lsrs	r2, r3, #3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3208      	adds	r2, #8
 8004f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	f003 0307 	and.w	r3, r3, #7
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	220f      	movs	r2, #15
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	43db      	mvns	r3, r3
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	4013      	ands	r3, r2
 8004f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	691a      	ldr	r2, [r3, #16]
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	08da      	lsrs	r2, r3, #3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	3208      	adds	r2, #8
 8004f46:	69b9      	ldr	r1, [r7, #24]
 8004f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	005b      	lsls	r3, r3, #1
 8004f56:	2203      	movs	r2, #3
 8004f58:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 0203 	and.w	r2, r3, #3
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f000 80b4 	beq.w	80050f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
 8004f92:	4b60      	ldr	r3, [pc, #384]	@ (8005114 <HAL_GPIO_Init+0x30c>)
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	4a5f      	ldr	r2, [pc, #380]	@ (8005114 <HAL_GPIO_Init+0x30c>)
 8004f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8005114 <HAL_GPIO_Init+0x30c>)
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004faa:	4a5b      	ldr	r2, [pc, #364]	@ (8005118 <HAL_GPIO_Init+0x310>)
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	089b      	lsrs	r3, r3, #2
 8004fb0:	3302      	adds	r3, #2
 8004fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	220f      	movs	r2, #15
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	43db      	mvns	r3, r3
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a52      	ldr	r2, [pc, #328]	@ (800511c <HAL_GPIO_Init+0x314>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d02b      	beq.n	800502e <HAL_GPIO_Init+0x226>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a51      	ldr	r2, [pc, #324]	@ (8005120 <HAL_GPIO_Init+0x318>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d025      	beq.n	800502a <HAL_GPIO_Init+0x222>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a50      	ldr	r2, [pc, #320]	@ (8005124 <HAL_GPIO_Init+0x31c>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d01f      	beq.n	8005026 <HAL_GPIO_Init+0x21e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a4f      	ldr	r2, [pc, #316]	@ (8005128 <HAL_GPIO_Init+0x320>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d019      	beq.n	8005022 <HAL_GPIO_Init+0x21a>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a4e      	ldr	r2, [pc, #312]	@ (800512c <HAL_GPIO_Init+0x324>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d013      	beq.n	800501e <HAL_GPIO_Init+0x216>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a4d      	ldr	r2, [pc, #308]	@ (8005130 <HAL_GPIO_Init+0x328>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00d      	beq.n	800501a <HAL_GPIO_Init+0x212>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4c      	ldr	r2, [pc, #304]	@ (8005134 <HAL_GPIO_Init+0x32c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d007      	beq.n	8005016 <HAL_GPIO_Init+0x20e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4b      	ldr	r2, [pc, #300]	@ (8005138 <HAL_GPIO_Init+0x330>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d101      	bne.n	8005012 <HAL_GPIO_Init+0x20a>
 800500e:	2307      	movs	r3, #7
 8005010:	e00e      	b.n	8005030 <HAL_GPIO_Init+0x228>
 8005012:	2308      	movs	r3, #8
 8005014:	e00c      	b.n	8005030 <HAL_GPIO_Init+0x228>
 8005016:	2306      	movs	r3, #6
 8005018:	e00a      	b.n	8005030 <HAL_GPIO_Init+0x228>
 800501a:	2305      	movs	r3, #5
 800501c:	e008      	b.n	8005030 <HAL_GPIO_Init+0x228>
 800501e:	2304      	movs	r3, #4
 8005020:	e006      	b.n	8005030 <HAL_GPIO_Init+0x228>
 8005022:	2303      	movs	r3, #3
 8005024:	e004      	b.n	8005030 <HAL_GPIO_Init+0x228>
 8005026:	2302      	movs	r3, #2
 8005028:	e002      	b.n	8005030 <HAL_GPIO_Init+0x228>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <HAL_GPIO_Init+0x228>
 800502e:	2300      	movs	r3, #0
 8005030:	69fa      	ldr	r2, [r7, #28]
 8005032:	f002 0203 	and.w	r2, r2, #3
 8005036:	0092      	lsls	r2, r2, #2
 8005038:	4093      	lsls	r3, r2
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4313      	orrs	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005040:	4935      	ldr	r1, [pc, #212]	@ (8005118 <HAL_GPIO_Init+0x310>)
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	089b      	lsrs	r3, r3, #2
 8005046:	3302      	adds	r3, #2
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800504e:	4b3b      	ldr	r3, [pc, #236]	@ (800513c <HAL_GPIO_Init+0x334>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	43db      	mvns	r3, r3
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	4013      	ands	r3, r2
 800505c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	4313      	orrs	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005072:	4a32      	ldr	r2, [pc, #200]	@ (800513c <HAL_GPIO_Init+0x334>)
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005078:	4b30      	ldr	r3, [pc, #192]	@ (800513c <HAL_GPIO_Init+0x334>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	43db      	mvns	r3, r3
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	4013      	ands	r3, r2
 8005086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	4313      	orrs	r3, r2
 800509a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800509c:	4a27      	ldr	r2, [pc, #156]	@ (800513c <HAL_GPIO_Init+0x334>)
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050a2:	4b26      	ldr	r3, [pc, #152]	@ (800513c <HAL_GPIO_Init+0x334>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	43db      	mvns	r3, r3
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	4013      	ands	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050be:	69ba      	ldr	r2, [r7, #24]
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050c6:	4a1d      	ldr	r2, [pc, #116]	@ (800513c <HAL_GPIO_Init+0x334>)
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050cc:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <HAL_GPIO_Init+0x334>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	43db      	mvns	r3, r3
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	4013      	ands	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050f0:	4a12      	ldr	r2, [pc, #72]	@ (800513c <HAL_GPIO_Init+0x334>)
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	3301      	adds	r3, #1
 80050fa:	61fb      	str	r3, [r7, #28]
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	2b0f      	cmp	r3, #15
 8005100:	f67f ae90 	bls.w	8004e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	3724      	adds	r7, #36	@ 0x24
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40023800 	.word	0x40023800
 8005118:	40013800 	.word	0x40013800
 800511c:	40020000 	.word	0x40020000
 8005120:	40020400 	.word	0x40020400
 8005124:	40020800 	.word	0x40020800
 8005128:	40020c00 	.word	0x40020c00
 800512c:	40021000 	.word	0x40021000
 8005130:	40021400 	.word	0x40021400
 8005134:	40021800 	.word	0x40021800
 8005138:	40021c00 	.word	0x40021c00
 800513c:	40013c00 	.word	0x40013c00

08005140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	460b      	mov	r3, r1
 800514a:	807b      	strh	r3, [r7, #2]
 800514c:	4613      	mov	r3, r2
 800514e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005150:	787b      	ldrb	r3, [r7, #1]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005156:	887a      	ldrh	r2, [r7, #2]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800515c:	e003      	b.n	8005166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800515e:	887b      	ldrh	r3, [r7, #2]
 8005160:	041a      	lsls	r2, r3, #16
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	619a      	str	r2, [r3, #24]
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
	...

08005174 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800517e:	4b08      	ldr	r3, [pc, #32]	@ (80051a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005180:	695a      	ldr	r2, [r3, #20]
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	4013      	ands	r3, r2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d006      	beq.n	8005198 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800518a:	4a05      	ldr	r2, [pc, #20]	@ (80051a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800518c:	88fb      	ldrh	r3, [r7, #6]
 800518e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005190:	88fb      	ldrh	r3, [r7, #6]
 8005192:	4618      	mov	r0, r3
 8005194:	f7fd fc42 	bl	8002a1c <HAL_GPIO_EXTI_Callback>
  }
}
 8005198:	bf00      	nop
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40013c00 	.word	0x40013c00

080051a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af02      	add	r7, sp, #8
 80051aa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e101      	b.n	80053ba <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f008 fca5 	bl	800db20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2203      	movs	r2, #3
 80051da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051e4:	d102      	bne.n	80051ec <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f005 f88c 	bl	800a30e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7c1a      	ldrb	r2, [r3, #16]
 80051fe:	f88d 2000 	strb.w	r2, [sp]
 8005202:	3304      	adds	r3, #4
 8005204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005206:	f004 ff6b 	bl	800a0e0 <USB_CoreInit>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d005      	beq.n	800521c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0ce      	b.n	80053ba <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2100      	movs	r1, #0
 8005222:	4618      	mov	r0, r3
 8005224:	f005 f884 	bl	800a330 <USB_SetCurrentMode>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d005      	beq.n	800523a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2202      	movs	r2, #2
 8005232:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e0bf      	b.n	80053ba <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800523a:	2300      	movs	r3, #0
 800523c:	73fb      	strb	r3, [r7, #15]
 800523e:	e04a      	b.n	80052d6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005240:	7bfa      	ldrb	r2, [r7, #15]
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	3315      	adds	r3, #21
 8005250:	2201      	movs	r2, #1
 8005252:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005254:	7bfa      	ldrb	r2, [r7, #15]
 8005256:	6879      	ldr	r1, [r7, #4]
 8005258:	4613      	mov	r3, r2
 800525a:	00db      	lsls	r3, r3, #3
 800525c:	4413      	add	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	440b      	add	r3, r1
 8005262:	3314      	adds	r3, #20
 8005264:	7bfa      	ldrb	r2, [r7, #15]
 8005266:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005268:	7bfa      	ldrb	r2, [r7, #15]
 800526a:	7bfb      	ldrb	r3, [r7, #15]
 800526c:	b298      	uxth	r0, r3
 800526e:	6879      	ldr	r1, [r7, #4]
 8005270:	4613      	mov	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	4413      	add	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	332e      	adds	r3, #46	@ 0x2e
 800527c:	4602      	mov	r2, r0
 800527e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005280:	7bfa      	ldrb	r2, [r7, #15]
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	4613      	mov	r3, r2
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4413      	add	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	440b      	add	r3, r1
 800528e:	3318      	adds	r3, #24
 8005290:	2200      	movs	r2, #0
 8005292:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005294:	7bfa      	ldrb	r2, [r7, #15]
 8005296:	6879      	ldr	r1, [r7, #4]
 8005298:	4613      	mov	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	4413      	add	r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	440b      	add	r3, r1
 80052a2:	331c      	adds	r3, #28
 80052a4:	2200      	movs	r2, #0
 80052a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80052a8:	7bfa      	ldrb	r2, [r7, #15]
 80052aa:	6879      	ldr	r1, [r7, #4]
 80052ac:	4613      	mov	r3, r2
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	4413      	add	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	440b      	add	r3, r1
 80052b6:	3320      	adds	r3, #32
 80052b8:	2200      	movs	r2, #0
 80052ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80052bc:	7bfa      	ldrb	r2, [r7, #15]
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	4613      	mov	r3, r2
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	4413      	add	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	440b      	add	r3, r1
 80052ca:	3324      	adds	r3, #36	@ 0x24
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052d0:	7bfb      	ldrb	r3, [r7, #15]
 80052d2:	3301      	adds	r3, #1
 80052d4:	73fb      	strb	r3, [r7, #15]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	791b      	ldrb	r3, [r3, #4]
 80052da:	7bfa      	ldrb	r2, [r7, #15]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d3af      	bcc.n	8005240 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052e0:	2300      	movs	r3, #0
 80052e2:	73fb      	strb	r3, [r7, #15]
 80052e4:	e044      	b.n	8005370 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052e6:	7bfa      	ldrb	r2, [r7, #15]
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	440b      	add	r3, r1
 80052f4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80052f8:	2200      	movs	r2, #0
 80052fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052fc:	7bfa      	ldrb	r2, [r7, #15]
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	4613      	mov	r3, r2
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	4413      	add	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800530e:	7bfa      	ldrb	r2, [r7, #15]
 8005310:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005312:	7bfa      	ldrb	r2, [r7, #15]
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	4413      	add	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005324:	2200      	movs	r2, #0
 8005326:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005328:	7bfa      	ldrb	r2, [r7, #15]
 800532a:	6879      	ldr	r1, [r7, #4]
 800532c:	4613      	mov	r3, r2
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	4413      	add	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	440b      	add	r3, r1
 8005336:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800533a:	2200      	movs	r2, #0
 800533c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800533e:	7bfa      	ldrb	r2, [r7, #15]
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	4413      	add	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005354:	7bfa      	ldrb	r2, [r7, #15]
 8005356:	6879      	ldr	r1, [r7, #4]
 8005358:	4613      	mov	r3, r2
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	3301      	adds	r3, #1
 800536e:	73fb      	strb	r3, [r7, #15]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	791b      	ldrb	r3, [r3, #4]
 8005374:	7bfa      	ldrb	r2, [r7, #15]
 8005376:	429a      	cmp	r2, r3
 8005378:	d3b5      	bcc.n	80052e6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	7c1a      	ldrb	r2, [r3, #16]
 8005382:	f88d 2000 	strb.w	r2, [sp]
 8005386:	3304      	adds	r3, #4
 8005388:	cb0e      	ldmia	r3, {r1, r2, r3}
 800538a:	f005 f81d 	bl	800a3c8 <USB_DevInit>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e00c      	b.n	80053ba <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f006 f867 	bl	800b486 <USB_DevDisconnect>

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d101      	bne.n	80053de <HAL_PCD_Start+0x1c>
 80053da:	2302      	movs	r3, #2
 80053dc:	e022      	b.n	8005424 <HAL_PCD_Start+0x62>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d105      	bne.n	8005406 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4618      	mov	r0, r3
 800540c:	f004 ff6e 	bl	800a2ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4618      	mov	r0, r3
 8005416:	f006 f815 	bl	800b444 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800542c:	b590      	push	{r4, r7, lr}
 800542e:	b08d      	sub	sp, #52	@ 0x34
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f006 f8d3 	bl	800b5ee <USB_GetMode>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	f040 848c 	bne.w	8005d68 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4618      	mov	r0, r3
 8005456:	f006 f837 	bl	800b4c8 <USB_ReadInterrupts>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8482 	beq.w	8005d66 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	0a1b      	lsrs	r3, r3, #8
 800546c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4618      	mov	r0, r3
 800547c:	f006 f824 	bl	800b4c8 <USB_ReadInterrupts>
 8005480:	4603      	mov	r3, r0
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b02      	cmp	r3, #2
 8005488:	d107      	bne.n	800549a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	695a      	ldr	r2, [r3, #20]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f002 0202 	and.w	r2, r2, #2
 8005498:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4618      	mov	r0, r3
 80054a0:	f006 f812 	bl	800b4c8 <USB_ReadInterrupts>
 80054a4:	4603      	mov	r3, r0
 80054a6:	f003 0310 	and.w	r3, r3, #16
 80054aa:	2b10      	cmp	r3, #16
 80054ac:	d161      	bne.n	8005572 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699a      	ldr	r2, [r3, #24]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0210 	bic.w	r2, r2, #16
 80054bc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80054be:	6a3b      	ldr	r3, [r7, #32]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	f003 020f 	and.w	r2, r3, #15
 80054ca:	4613      	mov	r3, r2
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	4413      	add	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	4413      	add	r3, r2
 80054da:	3304      	adds	r3, #4
 80054dc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	0c5b      	lsrs	r3, r3, #17
 80054e2:	f003 030f 	and.w	r3, r3, #15
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d124      	bne.n	8005534 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80054f0:	4013      	ands	r3, r2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d035      	beq.n	8005562 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	091b      	lsrs	r3, r3, #4
 80054fe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005500:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005504:	b29b      	uxth	r3, r3
 8005506:	461a      	mov	r2, r3
 8005508:	6a38      	ldr	r0, [r7, #32]
 800550a:	f005 fe49 	bl	800b1a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	68da      	ldr	r2, [r3, #12]
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	091b      	lsrs	r3, r3, #4
 8005516:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800551a:	441a      	add	r2, r3
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	695a      	ldr	r2, [r3, #20]
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	091b      	lsrs	r3, r3, #4
 8005528:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800552c:	441a      	add	r2, r3
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	615a      	str	r2, [r3, #20]
 8005532:	e016      	b.n	8005562 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	0c5b      	lsrs	r3, r3, #17
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	2b06      	cmp	r3, #6
 800553e:	d110      	bne.n	8005562 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005546:	2208      	movs	r2, #8
 8005548:	4619      	mov	r1, r3
 800554a:	6a38      	ldr	r0, [r7, #32]
 800554c:	f005 fe28 	bl	800b1a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	695a      	ldr	r2, [r3, #20]
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800555c:	441a      	add	r2, r3
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	699a      	ldr	r2, [r3, #24]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f042 0210 	orr.w	r2, r2, #16
 8005570:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f005 ffa6 	bl	800b4c8 <USB_ReadInterrupts>
 800557c:	4603      	mov	r3, r0
 800557e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005582:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005586:	f040 80a7 	bne.w	80056d8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4618      	mov	r0, r3
 8005594:	f005 ffab 	bl	800b4ee <USB_ReadDevAllOutEpInterrupt>
 8005598:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800559a:	e099      	b.n	80056d0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 808e 	beq.w	80056c4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ae:	b2d2      	uxtb	r2, r2
 80055b0:	4611      	mov	r1, r2
 80055b2:	4618      	mov	r0, r3
 80055b4:	f005 ffcf 	bl	800b556 <USB_ReadDevOutEPInterrupt>
 80055b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00c      	beq.n	80055de <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055d0:	461a      	mov	r2, r3
 80055d2:	2301      	movs	r3, #1
 80055d4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80055d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 fea3 	bl	8006324 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00c      	beq.n	8005602 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f4:	461a      	mov	r2, r3
 80055f6:	2308      	movs	r3, #8
 80055f8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80055fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 ff79 	bl	80064f4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f003 0310 	and.w	r3, r3, #16
 8005608:	2b00      	cmp	r3, #0
 800560a:	d008      	beq.n	800561e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	4413      	add	r3, r2
 8005614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005618:	461a      	mov	r2, r3
 800561a:	2310      	movs	r3, #16
 800561c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d030      	beq.n	800568a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005630:	2b80      	cmp	r3, #128	@ 0x80
 8005632:	d109      	bne.n	8005648 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005642:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005646:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005648:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800564a:	4613      	mov	r3, r2
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	4413      	add	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	4413      	add	r3, r2
 800565a:	3304      	adds	r3, #4
 800565c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	78db      	ldrb	r3, [r3, #3]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d108      	bne.n	8005678 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2200      	movs	r2, #0
 800566a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	b2db      	uxtb	r3, r3
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f008 fb5a 	bl	800dd2c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	015a      	lsls	r2, r3, #5
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	4413      	add	r3, r2
 8005680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005684:	461a      	mov	r2, r3
 8005686:	2302      	movs	r3, #2
 8005688:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	f003 0320 	and.w	r3, r3, #32
 8005690:	2b00      	cmp	r3, #0
 8005692:	d008      	beq.n	80056a6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	015a      	lsls	r2, r3, #5
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	4413      	add	r3, r2
 800569c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a0:	461a      	mov	r2, r3
 80056a2:	2320      	movs	r3, #32
 80056a4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80056b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b2:	015a      	lsls	r2, r3, #5
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	4413      	add	r3, r2
 80056b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056bc:	461a      	mov	r2, r3
 80056be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80056c2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	3301      	adds	r3, #1
 80056c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	085b      	lsrs	r3, r3, #1
 80056ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f47f af62 	bne.w	800559c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4618      	mov	r0, r3
 80056de:	f005 fef3 	bl	800b4c8 <USB_ReadInterrupts>
 80056e2:	4603      	mov	r3, r0
 80056e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056ec:	f040 80db 	bne.w	80058a6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f005 ff14 	bl	800b522 <USB_ReadDevAllInEpInterrupt>
 80056fa:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005700:	e0cd      	b.n	800589e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 80c2 	beq.w	8005892 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	4611      	mov	r1, r2
 8005718:	4618      	mov	r0, r3
 800571a:	f005 ff3a 	bl	800b592 <USB_ReadDevInEPInterrupt>
 800571e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	d057      	beq.n	80057da <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800572a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572c:	f003 030f 	and.w	r3, r3, #15
 8005730:	2201      	movs	r2, #1
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800573e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	43db      	mvns	r3, r3
 8005744:	69f9      	ldr	r1, [r7, #28]
 8005746:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800574a:	4013      	ands	r3, r2
 800574c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	4413      	add	r3, r2
 8005756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800575a:	461a      	mov	r2, r3
 800575c:	2301      	movs	r3, #1
 800575e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	799b      	ldrb	r3, [r3, #6]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d132      	bne.n	80057ce <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005768:	6879      	ldr	r1, [r7, #4]
 800576a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800576c:	4613      	mov	r3, r2
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	3320      	adds	r3, #32
 8005778:	6819      	ldr	r1, [r3, #0]
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800577e:	4613      	mov	r3, r2
 8005780:	00db      	lsls	r3, r3, #3
 8005782:	4413      	add	r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	4403      	add	r3, r0
 8005788:	331c      	adds	r3, #28
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4419      	add	r1, r3
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005792:	4613      	mov	r3, r2
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	4413      	add	r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4403      	add	r3, r0
 800579c:	3320      	adds	r3, #32
 800579e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80057a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d113      	bne.n	80057ce <HAL_PCD_IRQHandler+0x3a2>
 80057a6:	6879      	ldr	r1, [r7, #4]
 80057a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057aa:	4613      	mov	r3, r2
 80057ac:	00db      	lsls	r3, r3, #3
 80057ae:	4413      	add	r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	3324      	adds	r3, #36	@ 0x24
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d108      	bne.n	80057ce <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6818      	ldr	r0, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057c6:	461a      	mov	r2, r3
 80057c8:	2101      	movs	r1, #1
 80057ca:	f005 ff41 	bl	800b650 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	4619      	mov	r1, r3
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f008 fa24 	bl	800dc22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f003 0308 	and.w	r3, r3, #8
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80057e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f0:	461a      	mov	r2, r3
 80057f2:	2308      	movs	r3, #8
 80057f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f003 0310 	and.w	r3, r3, #16
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d008      	beq.n	8005812 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005802:	015a      	lsls	r2, r3, #5
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	4413      	add	r3, r2
 8005808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800580c:	461a      	mov	r2, r3
 800580e:	2310      	movs	r3, #16
 8005810:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800581c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	4413      	add	r3, r2
 8005824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005828:	461a      	mov	r2, r3
 800582a:	2340      	movs	r3, #64	@ 0x40
 800582c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d023      	beq.n	8005880 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005838:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800583a:	6a38      	ldr	r0, [r7, #32]
 800583c:	f004 ff28 	bl	800a690 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005842:	4613      	mov	r3, r2
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	4413      	add	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	3310      	adds	r3, #16
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	4413      	add	r3, r2
 8005850:	3304      	adds	r3, #4
 8005852:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	78db      	ldrb	r3, [r3, #3]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d108      	bne.n	800586e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2200      	movs	r2, #0
 8005860:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	b2db      	uxtb	r3, r3
 8005866:	4619      	mov	r1, r3
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f008 fa71 	bl	800dd50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800586e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587a:	461a      	mov	r2, r3
 800587c:	2302      	movs	r3, #2
 800587e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800588a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fcbd 	bl	800620c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	3301      	adds	r3, #1
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	085b      	lsrs	r3, r3, #1
 800589c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800589e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f47f af2e 	bne.w	8005702 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f005 fe0c 	bl	800b4c8 <USB_ReadInterrupts>
 80058b0:	4603      	mov	r3, r0
 80058b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058ba:	d122      	bne.n	8005902 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058ca:	f023 0301 	bic.w	r3, r3, #1
 80058ce:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d108      	bne.n	80058ec <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80058e2:	2100      	movs	r1, #0
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fea3 	bl	8006630 <HAL_PCDEx_LPM_Callback>
 80058ea:	e002      	b.n	80058f2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f008 fa0f 	bl	800dd10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	695a      	ldr	r2, [r3, #20]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005900:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4618      	mov	r0, r3
 8005908:	f005 fdde 	bl	800b4c8 <USB_ReadInterrupts>
 800590c:	4603      	mov	r3, r0
 800590e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005912:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005916:	d112      	bne.n	800593e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b01      	cmp	r3, #1
 8005926:	d102      	bne.n	800592e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f008 f9cb 	bl	800dcc4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695a      	ldr	r2, [r3, #20]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800593c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f005 fdc0 	bl	800b4c8 <USB_ReadInterrupts>
 8005948:	4603      	mov	r3, r0
 800594a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800594e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005952:	f040 80b7 	bne.w	8005ac4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	69fa      	ldr	r2, [r7, #28]
 8005960:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005964:	f023 0301 	bic.w	r3, r3, #1
 8005968:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2110      	movs	r1, #16
 8005970:	4618      	mov	r0, r3
 8005972:	f004 fe8d 	bl	800a690 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005976:	2300      	movs	r3, #0
 8005978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800597a:	e046      	b.n	8005a0a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800597c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	4413      	add	r3, r2
 8005984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005988:	461a      	mov	r2, r3
 800598a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800598e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005992:	015a      	lsls	r2, r3, #5
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	4413      	add	r3, r2
 8005998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a0:	0151      	lsls	r1, r2, #5
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	440a      	add	r2, r1
 80059a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80059b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b2:	015a      	lsls	r2, r3, #5
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	4413      	add	r3, r2
 80059b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059bc:	461a      	mov	r2, r3
 80059be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059c2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80059c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c6:	015a      	lsls	r2, r3, #5
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	4413      	add	r3, r2
 80059cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059d4:	0151      	lsls	r1, r2, #5
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	440a      	add	r2, r1
 80059da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059e2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80059e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e6:	015a      	lsls	r2, r3, #5
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	4413      	add	r3, r2
 80059ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059f4:	0151      	lsls	r1, r2, #5
 80059f6:	69fa      	ldr	r2, [r7, #28]
 80059f8:	440a      	add	r2, r1
 80059fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005a02:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a06:	3301      	adds	r3, #1
 8005a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	791b      	ldrb	r3, [r3, #4]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d3b2      	bcc.n	800597c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	69fa      	ldr	r2, [r7, #28]
 8005a20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a24:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005a28:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	7bdb      	ldrb	r3, [r3, #15]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d016      	beq.n	8005a60 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a3c:	69fa      	ldr	r2, [r7, #28]
 8005a3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a42:	f043 030b 	orr.w	r3, r3, #11
 8005a46:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a52:	69fa      	ldr	r2, [r7, #28]
 8005a54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a58:	f043 030b 	orr.w	r3, r3, #11
 8005a5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a5e:	e015      	b.n	8005a8c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005a72:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005a76:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	69fa      	ldr	r2, [r7, #28]
 8005a82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a86:	f043 030b 	orr.w	r3, r3, #11
 8005a8a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	69fa      	ldr	r2, [r7, #28]
 8005a96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a9a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005a9e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6818      	ldr	r0, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f005 fdce 	bl	800b650 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005ac2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f005 fcfd 	bl	800b4c8 <USB_ReadInterrupts>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ad4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ad8:	d123      	bne.n	8005b22 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f005 fd93 	bl	800b60a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f004 fe4a 	bl	800a782 <USB_GetDevSpeed>
 8005aee:	4603      	mov	r3, r0
 8005af0:	461a      	mov	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681c      	ldr	r4, [r3, #0]
 8005afa:	f001 fa07 	bl	8006f0c <HAL_RCC_GetHCLKFreq>
 8005afe:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005b04:	461a      	mov	r2, r3
 8005b06:	4620      	mov	r0, r4
 8005b08:	f004 fb4e 	bl	800a1a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f008 f8b0 	bl	800dc72 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f005 fcce 	bl	800b4c8 <USB_ReadInterrupts>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	f003 0308 	and.w	r3, r3, #8
 8005b32:	2b08      	cmp	r3, #8
 8005b34:	d10a      	bne.n	8005b4c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f008 f88d 	bl	800dc56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	695a      	ldr	r2, [r3, #20]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f002 0208 	and.w	r2, r2, #8
 8005b4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f005 fcb9 	bl	800b4c8 <USB_ReadInterrupts>
 8005b56:	4603      	mov	r3, r0
 8005b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b5c:	2b80      	cmp	r3, #128	@ 0x80
 8005b5e:	d123      	bne.n	8005ba8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b70:	e014      	b.n	8005b9c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005b72:	6879      	ldr	r1, [r7, #4]
 8005b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b76:	4613      	mov	r3, r2
 8005b78:	00db      	lsls	r3, r3, #3
 8005b7a:	4413      	add	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	440b      	add	r3, r1
 8005b80:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d105      	bne.n	8005b96 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	4619      	mov	r1, r3
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fb0a 	bl	80061aa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b98:	3301      	adds	r3, #1
 8005b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	791b      	ldrb	r3, [r3, #4]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d3e4      	bcc.n	8005b72 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f005 fc8b 	bl	800b4c8 <USB_ReadInterrupts>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bbc:	d13c      	bne.n	8005c38 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bc2:	e02b      	b.n	8005c1c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bd4:	6879      	ldr	r1, [r7, #4]
 8005bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd8:	4613      	mov	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	4413      	add	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	440b      	add	r3, r1
 8005be2:	3318      	adds	r3, #24
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d115      	bne.n	8005c16 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005bea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	da12      	bge.n	8005c16 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	00db      	lsls	r3, r3, #3
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	3317      	adds	r3, #23
 8005c00:	2201      	movs	r2, #1
 8005c02:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 faca 	bl	80061aa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	3301      	adds	r3, #1
 8005c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	791b      	ldrb	r3, [r3, #4]
 8005c20:	461a      	mov	r2, r3
 8005c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d3cd      	bcc.n	8005bc4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	695a      	ldr	r2, [r3, #20]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005c36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f005 fc43 	bl	800b4c8 <USB_ReadInterrupts>
 8005c42:	4603      	mov	r3, r0
 8005c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c4c:	d156      	bne.n	8005cfc <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c4e:	2301      	movs	r3, #1
 8005c50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c52:	e045      	b.n	8005ce0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c64:	6879      	ldr	r1, [r7, #4]
 8005c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c68:	4613      	mov	r3, r2
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	4413      	add	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	440b      	add	r3, r1
 8005c72:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d12e      	bne.n	8005cda <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c7c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	da2b      	bge.n	8005cda <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005c8e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d121      	bne.n	8005cda <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005c96:	6879      	ldr	r1, [r7, #4]
 8005c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	00db      	lsls	r3, r3, #3
 8005c9e:	4413      	add	r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	440b      	add	r3, r1
 8005ca4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005ca8:	2201      	movs	r2, #1
 8005caa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cb4:	6a3b      	ldr	r3, [r7, #32]
 8005cb6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10a      	bne.n	8005cda <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	69fa      	ldr	r2, [r7, #28]
 8005cce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cd6:	6053      	str	r3, [r2, #4]
            break;
 8005cd8:	e008      	b.n	8005cec <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	3301      	adds	r3, #1
 8005cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	791b      	ldrb	r3, [r3, #4]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d3b3      	bcc.n	8005c54 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695a      	ldr	r2, [r3, #20]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005cfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f005 fbe1 	bl	800b4c8 <USB_ReadInterrupts>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d10:	d10a      	bne.n	8005d28 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f008 f82e 	bl	800dd74 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	695a      	ldr	r2, [r3, #20]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005d26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f005 fbcb 	bl	800b4c8 <USB_ReadInterrupts>
 8005d32:	4603      	mov	r3, r0
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d115      	bne.n	8005d68 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	f003 0304 	and.w	r3, r3, #4
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d002      	beq.n	8005d54 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f008 f81e 	bl	800dd90 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6859      	ldr	r1, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	605a      	str	r2, [r3, #4]
 8005d64:	e000      	b.n	8005d68 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005d66:	bf00      	nop
    }
  }
}
 8005d68:	3734      	adds	r7, #52	@ 0x34
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd90      	pop	{r4, r7, pc}

08005d6e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b082      	sub	sp, #8
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
 8005d76:	460b      	mov	r3, r1
 8005d78:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_PCD_SetAddress+0x1a>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e012      	b.n	8005dae <HAL_PCD_SetAddress+0x40>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	78fa      	ldrb	r2, [r7, #3]
 8005d94:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	78fa      	ldrb	r2, [r7, #3]
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f005 fb2a 	bl	800b3f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b084      	sub	sp, #16
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	4608      	mov	r0, r1
 8005dc0:	4611      	mov	r1, r2
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	70fb      	strb	r3, [r7, #3]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	803b      	strh	r3, [r7, #0]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005dd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da0f      	bge.n	8005dfc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	f003 020f 	and.w	r2, r3, #15
 8005de2:	4613      	mov	r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	3310      	adds	r3, #16
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	4413      	add	r3, r2
 8005df0:	3304      	adds	r3, #4
 8005df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2201      	movs	r2, #1
 8005df8:	705a      	strb	r2, [r3, #1]
 8005dfa:	e00f      	b.n	8005e1c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	f003 020f 	and.w	r2, r3, #15
 8005e02:	4613      	mov	r3, r2
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	4413      	add	r3, r2
 8005e12:	3304      	adds	r3, #4
 8005e14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005e1c:	78fb      	ldrb	r3, [r7, #3]
 8005e1e:	f003 030f 	and.w	r3, r3, #15
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005e28:	883b      	ldrh	r3, [r7, #0]
 8005e2a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	78ba      	ldrb	r2, [r7, #2]
 8005e36:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	785b      	ldrb	r3, [r3, #1]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d004      	beq.n	8005e4a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	461a      	mov	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e4a:	78bb      	ldrb	r3, [r7, #2]
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d102      	bne.n	8005e56 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_PCD_EP_Open+0xae>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e00e      	b.n	8005e82 <HAL_PCD_EP_Open+0xcc>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68f9      	ldr	r1, [r7, #12]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f004 fcaa 	bl	800a7cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005e80:	7afb      	ldrb	r3, [r7, #11]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
 8005e92:	460b      	mov	r3, r1
 8005e94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	da0f      	bge.n	8005ebe <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e9e:	78fb      	ldrb	r3, [r7, #3]
 8005ea0:	f003 020f 	and.w	r2, r3, #15
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	4413      	add	r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	3310      	adds	r3, #16
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	705a      	strb	r2, [r3, #1]
 8005ebc:	e00f      	b.n	8005ede <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	f003 020f 	and.w	r2, r3, #15
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ede:	78fb      	ldrb	r3, [r7, #3]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_PCD_EP_Close+0x6e>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e00e      	b.n	8005f16 <HAL_PCD_EP_Close+0x8c>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68f9      	ldr	r1, [r7, #12]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f004 fce8 	bl	800a8dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	b086      	sub	sp, #24
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	60f8      	str	r0, [r7, #12]
 8005f26:	607a      	str	r2, [r7, #4]
 8005f28:	603b      	str	r3, [r7, #0]
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f2e:	7afb      	ldrb	r3, [r7, #11]
 8005f30:	f003 020f 	and.w	r2, r3, #15
 8005f34:	4613      	mov	r3, r2
 8005f36:	00db      	lsls	r3, r3, #3
 8005f38:	4413      	add	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	4413      	add	r3, r2
 8005f44:	3304      	adds	r3, #4
 8005f46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	2200      	movs	r2, #0
 8005f58:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f60:	7afb      	ldrb	r3, [r7, #11]
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	799b      	ldrb	r3, [r3, #6]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d102      	bne.n	8005f7a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6818      	ldr	r0, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	799b      	ldrb	r3, [r3, #6]
 8005f82:	461a      	mov	r2, r3
 8005f84:	6979      	ldr	r1, [r7, #20]
 8005f86:	f004 fd85 	bl	800aa94 <USB_EPStartXfer>

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3718      	adds	r7, #24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005fa0:	78fb      	ldrb	r3, [r7, #3]
 8005fa2:	f003 020f 	and.w	r2, r3, #15
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	00db      	lsls	r3, r3, #3
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005fb6:	681b      	ldr	r3, [r3, #0]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	603b      	str	r3, [r7, #0]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fd4:	7afb      	ldrb	r3, [r7, #11]
 8005fd6:	f003 020f 	and.w	r2, r3, #15
 8005fda:	4613      	mov	r3, r2
 8005fdc:	00db      	lsls	r3, r3, #3
 8005fde:	4413      	add	r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	3310      	adds	r3, #16
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	3304      	adds	r3, #4
 8005fea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2201      	movs	r2, #1
 8006002:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006004:	7afb      	ldrb	r3, [r7, #11]
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	b2da      	uxtb	r2, r3
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	799b      	ldrb	r3, [r3, #6]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d102      	bne.n	800601e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	799b      	ldrb	r3, [r3, #6]
 8006026:	461a      	mov	r2, r3
 8006028:	6979      	ldr	r1, [r7, #20]
 800602a:	f004 fd33 	bl	800aa94 <USB_EPStartXfer>

  return HAL_OK;
 800602e:	2300      	movs	r3, #0
}
 8006030:	4618      	mov	r0, r3
 8006032:	3718      	adds	r7, #24
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	460b      	mov	r3, r1
 8006042:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	f003 030f 	and.w	r3, r3, #15
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	7912      	ldrb	r2, [r2, #4]
 800604e:	4293      	cmp	r3, r2
 8006050:	d901      	bls.n	8006056 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e04f      	b.n	80060f6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006056:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800605a:	2b00      	cmp	r3, #0
 800605c:	da0f      	bge.n	800607e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800605e:	78fb      	ldrb	r3, [r7, #3]
 8006060:	f003 020f 	and.w	r2, r3, #15
 8006064:	4613      	mov	r3, r2
 8006066:	00db      	lsls	r3, r3, #3
 8006068:	4413      	add	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	3310      	adds	r3, #16
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	4413      	add	r3, r2
 8006072:	3304      	adds	r3, #4
 8006074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	705a      	strb	r2, [r3, #1]
 800607c:	e00d      	b.n	800609a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800607e:	78fa      	ldrb	r2, [r7, #3]
 8006080:	4613      	mov	r3, r2
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	4413      	add	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	4413      	add	r3, r2
 8006090:	3304      	adds	r3, #4
 8006092:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060a0:	78fb      	ldrb	r3, [r7, #3]
 80060a2:	f003 030f 	and.w	r3, r3, #15
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_PCD_EP_SetStall+0x82>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e01d      	b.n	80060f6 <HAL_PCD_EP_SetStall+0xbe>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f005 f8c1 	bl	800b250 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80060ce:	78fb      	ldrb	r3, [r7, #3]
 80060d0:	f003 030f 	and.w	r3, r3, #15
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6818      	ldr	r0, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	7999      	ldrb	r1, [r3, #6]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80060e6:	461a      	mov	r2, r3
 80060e8:	f005 fab2 	bl	800b650 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
 8006106:	460b      	mov	r3, r1
 8006108:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	f003 030f 	and.w	r3, r3, #15
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	7912      	ldrb	r2, [r2, #4]
 8006114:	4293      	cmp	r3, r2
 8006116:	d901      	bls.n	800611c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e042      	b.n	80061a2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800611c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006120:	2b00      	cmp	r3, #0
 8006122:	da0f      	bge.n	8006144 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006124:	78fb      	ldrb	r3, [r7, #3]
 8006126:	f003 020f 	and.w	r2, r3, #15
 800612a:	4613      	mov	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	4413      	add	r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	3310      	adds	r3, #16
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4413      	add	r3, r2
 8006138:	3304      	adds	r3, #4
 800613a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2201      	movs	r2, #1
 8006140:	705a      	strb	r2, [r3, #1]
 8006142:	e00f      	b.n	8006164 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	f003 020f 	and.w	r2, r3, #15
 800614a:	4613      	mov	r3, r2
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	4413      	add	r3, r2
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4413      	add	r3, r2
 800615a:	3304      	adds	r3, #4
 800615c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800616a:	78fb      	ldrb	r3, [r7, #3]
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	b2da      	uxtb	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800617c:	2b01      	cmp	r3, #1
 800617e:	d101      	bne.n	8006184 <HAL_PCD_EP_ClrStall+0x86>
 8006180:	2302      	movs	r3, #2
 8006182:	e00e      	b.n	80061a2 <HAL_PCD_EP_ClrStall+0xa4>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68f9      	ldr	r1, [r7, #12]
 8006192:	4618      	mov	r0, r3
 8006194:	f005 f8ca 	bl	800b32c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b084      	sub	sp, #16
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
 80061b2:	460b      	mov	r3, r1
 80061b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80061b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	da0c      	bge.n	80061d8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061be:	78fb      	ldrb	r3, [r7, #3]
 80061c0:	f003 020f 	and.w	r2, r3, #15
 80061c4:	4613      	mov	r3, r2
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	3310      	adds	r3, #16
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	4413      	add	r3, r2
 80061d2:	3304      	adds	r3, #4
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	e00c      	b.n	80061f2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	f003 020f 	and.w	r2, r3, #15
 80061de:	4613      	mov	r3, r2
 80061e0:	00db      	lsls	r3, r3, #3
 80061e2:	4413      	add	r3, r2
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	4413      	add	r3, r2
 80061ee:	3304      	adds	r3, #4
 80061f0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68f9      	ldr	r1, [r7, #12]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f004 fee9 	bl	800afd0 <USB_EPStopXfer>
 80061fe:	4603      	mov	r3, r0
 8006200:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006202:	7afb      	ldrb	r3, [r7, #11]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b08a      	sub	sp, #40	@ 0x28
 8006210:	af02      	add	r7, sp, #8
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	4613      	mov	r3, r2
 8006224:	00db      	lsls	r3, r3, #3
 8006226:	4413      	add	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	3310      	adds	r3, #16
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4413      	add	r3, r2
 8006230:	3304      	adds	r3, #4
 8006232:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	695a      	ldr	r2, [r3, #20]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	429a      	cmp	r2, r3
 800623e:	d901      	bls.n	8006244 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e06b      	b.n	800631c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	691a      	ldr	r2, [r3, #16]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	69fa      	ldr	r2, [r7, #28]
 8006256:	429a      	cmp	r2, r3
 8006258:	d902      	bls.n	8006260 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	3303      	adds	r3, #3
 8006264:	089b      	lsrs	r3, r3, #2
 8006266:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006268:	e02a      	b.n	80062c0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	691a      	ldr	r2, [r3, #16]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	69fa      	ldr	r2, [r7, #28]
 800627c:	429a      	cmp	r2, r3
 800627e:	d902      	bls.n	8006286 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	3303      	adds	r3, #3
 800628a:	089b      	lsrs	r3, r3, #2
 800628c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	68d9      	ldr	r1, [r3, #12]
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	b2da      	uxtb	r2, r3
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	4603      	mov	r3, r0
 80062a2:	6978      	ldr	r0, [r7, #20]
 80062a4:	f004 ff3e 	bl	800b124 <USB_WritePacket>

    ep->xfer_buff  += len;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	68da      	ldr	r2, [r3, #12]
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	441a      	add	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	695a      	ldr	r2, [r3, #20]
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	441a      	add	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d809      	bhi.n	80062ea <PCD_WriteEmptyTxFifo+0xde>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	695a      	ldr	r2, [r3, #20]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062de:	429a      	cmp	r2, r3
 80062e0:	d203      	bcs.n	80062ea <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1bf      	bne.n	800626a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d811      	bhi.n	800631a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	f003 030f 	and.w	r3, r3, #15
 80062fc:	2201      	movs	r2, #1
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	43db      	mvns	r3, r3
 8006310:	6939      	ldr	r1, [r7, #16]
 8006312:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006316:	4013      	ands	r3, r2
 8006318:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3720      	adds	r7, #32
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b088      	sub	sp, #32
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	333c      	adds	r3, #60	@ 0x3c
 800633c:	3304      	adds	r3, #4
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	799b      	ldrb	r3, [r3, #6]
 8006356:	2b01      	cmp	r3, #1
 8006358:	d17b      	bne.n	8006452 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b00      	cmp	r3, #0
 8006362:	d015      	beq.n	8006390 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	4a61      	ldr	r2, [pc, #388]	@ (80064ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006368:	4293      	cmp	r3, r2
 800636a:	f240 80b9 	bls.w	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 80b3 	beq.w	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006386:	461a      	mov	r2, r3
 8006388:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800638c:	6093      	str	r3, [r2, #8]
 800638e:	e0a7      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d009      	beq.n	80063ae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a6:	461a      	mov	r2, r3
 80063a8:	2320      	movs	r3, #32
 80063aa:	6093      	str	r3, [r2, #8]
 80063ac:	e098      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f040 8093 	bne.w	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	4a4b      	ldr	r2, [pc, #300]	@ (80064ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d90f      	bls.n	80063e2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00a      	beq.n	80063e2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063de:	6093      	str	r3, [r2, #8]
 80063e0:	e07e      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	00db      	lsls	r3, r3, #3
 80063e8:	4413      	add	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	4413      	add	r3, r2
 80063f4:	3304      	adds	r3, #4
 80063f6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a1a      	ldr	r2, [r3, #32]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	0159      	lsls	r1, r3, #5
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	440b      	add	r3, r1
 8006404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800640e:	1ad2      	subs	r2, r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d114      	bne.n	8006444 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d109      	bne.n	8006436 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800642c:	461a      	mov	r2, r3
 800642e:	2101      	movs	r1, #1
 8006430:	f005 f90e 	bl	800b650 <USB_EP0_OutStart>
 8006434:	e006      	b.n	8006444 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	68da      	ldr	r2, [r3, #12]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	441a      	add	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	b2db      	uxtb	r3, r3
 8006448:	4619      	mov	r1, r3
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f007 fbce 	bl	800dbec <HAL_PCD_DataOutStageCallback>
 8006450:	e046      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	4a26      	ldr	r2, [pc, #152]	@ (80064f0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d124      	bne.n	80064a4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00a      	beq.n	800647a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	015a      	lsls	r2, r3, #5
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	4413      	add	r3, r2
 800646c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006470:	461a      	mov	r2, r3
 8006472:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006476:	6093      	str	r3, [r2, #8]
 8006478:	e032      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	f003 0320 	and.w	r3, r3, #32
 8006480:	2b00      	cmp	r3, #0
 8006482:	d008      	beq.n	8006496 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	015a      	lsls	r2, r3, #5
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	4413      	add	r3, r2
 800648c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006490:	461a      	mov	r2, r3
 8006492:	2320      	movs	r3, #32
 8006494:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	b2db      	uxtb	r3, r3
 800649a:	4619      	mov	r1, r3
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f007 fba5 	bl	800dbec <HAL_PCD_DataOutStageCallback>
 80064a2:	e01d      	b.n	80064e0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d114      	bne.n	80064d4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	4613      	mov	r3, r2
 80064b0:	00db      	lsls	r3, r3, #3
 80064b2:	4413      	add	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	440b      	add	r3, r1
 80064b8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d108      	bne.n	80064d4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064cc:	461a      	mov	r2, r3
 80064ce:	2100      	movs	r1, #0
 80064d0:	f005 f8be 	bl	800b650 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	4619      	mov	r1, r3
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f007 fb86 	bl	800dbec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3720      	adds	r7, #32
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	4f54300a 	.word	0x4f54300a
 80064f0:	4f54310a 	.word	0x4f54310a

080064f4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b086      	sub	sp, #24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	333c      	adds	r3, #60	@ 0x3c
 800650c:	3304      	adds	r3, #4
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	015a      	lsls	r2, r3, #5
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	4413      	add	r3, r2
 800651a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	4a15      	ldr	r2, [pc, #84]	@ (800657c <PCD_EP_OutSetupPacket_int+0x88>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d90e      	bls.n	8006548 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006530:	2b00      	cmp	r3, #0
 8006532:	d009      	beq.n	8006548 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	4413      	add	r3, r2
 800653c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006540:	461a      	mov	r2, r3
 8006542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006546:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f007 fb3d 	bl	800dbc8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	4a0a      	ldr	r2, [pc, #40]	@ (800657c <PCD_EP_OutSetupPacket_int+0x88>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d90c      	bls.n	8006570 <PCD_EP_OutSetupPacket_int+0x7c>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	799b      	ldrb	r3, [r3, #6]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d108      	bne.n	8006570 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6818      	ldr	r0, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006568:	461a      	mov	r2, r3
 800656a:	2101      	movs	r1, #1
 800656c:	f005 f870 	bl	800b650 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3718      	adds	r7, #24
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	4f54300a 	.word	0x4f54300a

08006580 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	460b      	mov	r3, r1
 800658a:	70fb      	strb	r3, [r7, #3]
 800658c:	4613      	mov	r3, r2
 800658e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006598:	78fb      	ldrb	r3, [r7, #3]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d107      	bne.n	80065ae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800659e:	883b      	ldrh	r3, [r7, #0]
 80065a0:	0419      	lsls	r1, r3, #16
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80065ac:	e028      	b.n	8006600 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b4:	0c1b      	lsrs	r3, r3, #16
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	4413      	add	r3, r2
 80065ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80065bc:	2300      	movs	r3, #0
 80065be:	73fb      	strb	r3, [r7, #15]
 80065c0:	e00d      	b.n	80065de <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	3340      	adds	r3, #64	@ 0x40
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	4413      	add	r3, r2
 80065d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
 80065da:	3301      	adds	r3, #1
 80065dc:	73fb      	strb	r3, [r7, #15]
 80065de:	7bfa      	ldrb	r2, [r7, #15]
 80065e0:	78fb      	ldrb	r3, [r7, #3]
 80065e2:	3b01      	subs	r3, #1
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d3ec      	bcc.n	80065c2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80065e8:	883b      	ldrh	r3, [r7, #0]
 80065ea:	0418      	lsls	r0, r3, #16
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6819      	ldr	r1, [r3, #0]
 80065f0:	78fb      	ldrb	r3, [r7, #3]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	4302      	orrs	r2, r0
 80065f8:	3340      	adds	r3, #64	@ 0x40
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	440b      	add	r3, r1
 80065fe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
 8006616:	460b      	mov	r3, r1
 8006618:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	887a      	ldrh	r2, [r7, #2]
 8006620:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d101      	bne.n	800665a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e267      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d075      	beq.n	8006752 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006666:	4b88      	ldr	r3, [pc, #544]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 030c 	and.w	r3, r3, #12
 800666e:	2b04      	cmp	r3, #4
 8006670:	d00c      	beq.n	800668c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006672:	4b85      	ldr	r3, [pc, #532]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800667a:	2b08      	cmp	r3, #8
 800667c:	d112      	bne.n	80066a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800667e:	4b82      	ldr	r3, [pc, #520]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006686:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800668a:	d10b      	bne.n	80066a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800668c:	4b7e      	ldr	r3, [pc, #504]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d05b      	beq.n	8006750 <HAL_RCC_OscConfig+0x108>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d157      	bne.n	8006750 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e242      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066ac:	d106      	bne.n	80066bc <HAL_RCC_OscConfig+0x74>
 80066ae:	4b76      	ldr	r3, [pc, #472]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a75      	ldr	r2, [pc, #468]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	e01d      	b.n	80066f8 <HAL_RCC_OscConfig+0xb0>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066c4:	d10c      	bne.n	80066e0 <HAL_RCC_OscConfig+0x98>
 80066c6:	4b70      	ldr	r3, [pc, #448]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a6f      	ldr	r2, [pc, #444]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	4b6d      	ldr	r3, [pc, #436]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a6c      	ldr	r2, [pc, #432]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066dc:	6013      	str	r3, [r2, #0]
 80066de:	e00b      	b.n	80066f8 <HAL_RCC_OscConfig+0xb0>
 80066e0:	4b69      	ldr	r3, [pc, #420]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a68      	ldr	r2, [pc, #416]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066ea:	6013      	str	r3, [r2, #0]
 80066ec:	4b66      	ldr	r3, [pc, #408]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a65      	ldr	r2, [pc, #404]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80066f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d013      	beq.n	8006728 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006700:	f7fd fe3e 	bl	8004380 <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006708:	f7fd fe3a 	bl	8004380 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b64      	cmp	r3, #100	@ 0x64
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e207      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800671a:	4b5b      	ldr	r3, [pc, #364]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d0f0      	beq.n	8006708 <HAL_RCC_OscConfig+0xc0>
 8006726:	e014      	b.n	8006752 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006728:	f7fd fe2a 	bl	8004380 <HAL_GetTick>
 800672c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800672e:	e008      	b.n	8006742 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006730:	f7fd fe26 	bl	8004380 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	2b64      	cmp	r3, #100	@ 0x64
 800673c:	d901      	bls.n	8006742 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e1f3      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006742:	4b51      	ldr	r3, [pc, #324]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f0      	bne.n	8006730 <HAL_RCC_OscConfig+0xe8>
 800674e:	e000      	b.n	8006752 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d063      	beq.n	8006826 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800675e:	4b4a      	ldr	r3, [pc, #296]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 030c 	and.w	r3, r3, #12
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00b      	beq.n	8006782 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800676a:	4b47      	ldr	r3, [pc, #284]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006772:	2b08      	cmp	r3, #8
 8006774:	d11c      	bne.n	80067b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006776:	4b44      	ldr	r3, [pc, #272]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d116      	bne.n	80067b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006782:	4b41      	ldr	r3, [pc, #260]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d005      	beq.n	800679a <HAL_RCC_OscConfig+0x152>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d001      	beq.n	800679a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e1c7      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800679a:	4b3b      	ldr	r3, [pc, #236]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	00db      	lsls	r3, r3, #3
 80067a8:	4937      	ldr	r1, [pc, #220]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80067aa:	4313      	orrs	r3, r2
 80067ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067ae:	e03a      	b.n	8006826 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d020      	beq.n	80067fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067b8:	4b34      	ldr	r3, [pc, #208]	@ (800688c <HAL_RCC_OscConfig+0x244>)
 80067ba:	2201      	movs	r2, #1
 80067bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067be:	f7fd fddf 	bl	8004380 <HAL_GetTick>
 80067c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067c4:	e008      	b.n	80067d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067c6:	f7fd fddb 	bl	8004380 <HAL_GetTick>
 80067ca:	4602      	mov	r2, r0
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d901      	bls.n	80067d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e1a8      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067d8:	4b2b      	ldr	r3, [pc, #172]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0302 	and.w	r3, r3, #2
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d0f0      	beq.n	80067c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067e4:	4b28      	ldr	r3, [pc, #160]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	00db      	lsls	r3, r3, #3
 80067f2:	4925      	ldr	r1, [pc, #148]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	600b      	str	r3, [r1, #0]
 80067f8:	e015      	b.n	8006826 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067fa:	4b24      	ldr	r3, [pc, #144]	@ (800688c <HAL_RCC_OscConfig+0x244>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006800:	f7fd fdbe 	bl	8004380 <HAL_GetTick>
 8006804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006806:	e008      	b.n	800681a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006808:	f7fd fdba 	bl	8004380 <HAL_GetTick>
 800680c:	4602      	mov	r2, r0
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	2b02      	cmp	r3, #2
 8006814:	d901      	bls.n	800681a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e187      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800681a:	4b1b      	ldr	r3, [pc, #108]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1f0      	bne.n	8006808 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b00      	cmp	r3, #0
 8006830:	d036      	beq.n	80068a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d016      	beq.n	8006868 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800683a:	4b15      	ldr	r3, [pc, #84]	@ (8006890 <HAL_RCC_OscConfig+0x248>)
 800683c:	2201      	movs	r2, #1
 800683e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006840:	f7fd fd9e 	bl	8004380 <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006848:	f7fd fd9a 	bl	8004380 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e167      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800685a:	4b0b      	ldr	r3, [pc, #44]	@ (8006888 <HAL_RCC_OscConfig+0x240>)
 800685c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0f0      	beq.n	8006848 <HAL_RCC_OscConfig+0x200>
 8006866:	e01b      	b.n	80068a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006868:	4b09      	ldr	r3, [pc, #36]	@ (8006890 <HAL_RCC_OscConfig+0x248>)
 800686a:	2200      	movs	r2, #0
 800686c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800686e:	f7fd fd87 	bl	8004380 <HAL_GetTick>
 8006872:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006874:	e00e      	b.n	8006894 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006876:	f7fd fd83 	bl	8004380 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	2b02      	cmp	r3, #2
 8006882:	d907      	bls.n	8006894 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e150      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
 8006888:	40023800 	.word	0x40023800
 800688c:	42470000 	.word	0x42470000
 8006890:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006894:	4b88      	ldr	r3, [pc, #544]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006898:	f003 0302 	and.w	r3, r3, #2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1ea      	bne.n	8006876 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 8097 	beq.w	80069dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068ae:	2300      	movs	r3, #0
 80068b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068b2:	4b81      	ldr	r3, [pc, #516]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80068b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d10f      	bne.n	80068de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068be:	2300      	movs	r3, #0
 80068c0:	60bb      	str	r3, [r7, #8]
 80068c2:	4b7d      	ldr	r3, [pc, #500]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80068c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c6:	4a7c      	ldr	r2, [pc, #496]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80068c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80068ce:	4b7a      	ldr	r3, [pc, #488]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80068d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068d6:	60bb      	str	r3, [r7, #8]
 80068d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068da:	2301      	movs	r3, #1
 80068dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068de:	4b77      	ldr	r3, [pc, #476]	@ (8006abc <HAL_RCC_OscConfig+0x474>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d118      	bne.n	800691c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068ea:	4b74      	ldr	r3, [pc, #464]	@ (8006abc <HAL_RCC_OscConfig+0x474>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a73      	ldr	r2, [pc, #460]	@ (8006abc <HAL_RCC_OscConfig+0x474>)
 80068f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068f6:	f7fd fd43 	bl	8004380 <HAL_GetTick>
 80068fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068fc:	e008      	b.n	8006910 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068fe:	f7fd fd3f 	bl	8004380 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e10c      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006910:	4b6a      	ldr	r3, [pc, #424]	@ (8006abc <HAL_RCC_OscConfig+0x474>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0f0      	beq.n	80068fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d106      	bne.n	8006932 <HAL_RCC_OscConfig+0x2ea>
 8006924:	4b64      	ldr	r3, [pc, #400]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006928:	4a63      	ldr	r2, [pc, #396]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 800692a:	f043 0301 	orr.w	r3, r3, #1
 800692e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006930:	e01c      	b.n	800696c <HAL_RCC_OscConfig+0x324>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	2b05      	cmp	r3, #5
 8006938:	d10c      	bne.n	8006954 <HAL_RCC_OscConfig+0x30c>
 800693a:	4b5f      	ldr	r3, [pc, #380]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 800693c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006940:	f043 0304 	orr.w	r3, r3, #4
 8006944:	6713      	str	r3, [r2, #112]	@ 0x70
 8006946:	4b5c      	ldr	r3, [pc, #368]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800694a:	4a5b      	ldr	r2, [pc, #364]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 800694c:	f043 0301 	orr.w	r3, r3, #1
 8006950:	6713      	str	r3, [r2, #112]	@ 0x70
 8006952:	e00b      	b.n	800696c <HAL_RCC_OscConfig+0x324>
 8006954:	4b58      	ldr	r3, [pc, #352]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006958:	4a57      	ldr	r2, [pc, #348]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006960:	4b55      	ldr	r3, [pc, #340]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006964:	4a54      	ldr	r2, [pc, #336]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006966:	f023 0304 	bic.w	r3, r3, #4
 800696a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d015      	beq.n	80069a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006974:	f7fd fd04 	bl	8004380 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800697a:	e00a      	b.n	8006992 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800697c:	f7fd fd00 	bl	8004380 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800698a:	4293      	cmp	r3, r2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e0cb      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006992:	4b49      	ldr	r3, [pc, #292]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d0ee      	beq.n	800697c <HAL_RCC_OscConfig+0x334>
 800699e:	e014      	b.n	80069ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069a0:	f7fd fcee 	bl	8004380 <HAL_GetTick>
 80069a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069a6:	e00a      	b.n	80069be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069a8:	f7fd fcea 	bl	8004380 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d901      	bls.n	80069be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e0b5      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069be:	4b3e      	ldr	r3, [pc, #248]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80069c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c2:	f003 0302 	and.w	r3, r3, #2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1ee      	bne.n	80069a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80069ca:	7dfb      	ldrb	r3, [r7, #23]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d105      	bne.n	80069dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069d0:	4b39      	ldr	r3, [pc, #228]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80069d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d4:	4a38      	ldr	r2, [pc, #224]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80069d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	699b      	ldr	r3, [r3, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 80a1 	beq.w	8006b28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069e6:	4b34      	ldr	r3, [pc, #208]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f003 030c 	and.w	r3, r3, #12
 80069ee:	2b08      	cmp	r3, #8
 80069f0:	d05c      	beq.n	8006aac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d141      	bne.n	8006a7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069fa:	4b31      	ldr	r3, [pc, #196]	@ (8006ac0 <HAL_RCC_OscConfig+0x478>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a00:	f7fd fcbe 	bl	8004380 <HAL_GetTick>
 8006a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a06:	e008      	b.n	8006a1a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a08:	f7fd fcba 	bl	8004380 <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d901      	bls.n	8006a1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e087      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a1a:	4b27      	ldr	r3, [pc, #156]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1f0      	bne.n	8006a08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	69da      	ldr	r2, [r3, #28]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a34:	019b      	lsls	r3, r3, #6
 8006a36:	431a      	orrs	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3c:	085b      	lsrs	r3, r3, #1
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	041b      	lsls	r3, r3, #16
 8006a42:	431a      	orrs	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a48:	061b      	lsls	r3, r3, #24
 8006a4a:	491b      	ldr	r1, [pc, #108]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a50:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac0 <HAL_RCC_OscConfig+0x478>)
 8006a52:	2201      	movs	r2, #1
 8006a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a56:	f7fd fc93 	bl	8004380 <HAL_GetTick>
 8006a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a5e:	f7fd fc8f 	bl	8004380 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e05c      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a70:	4b11      	ldr	r3, [pc, #68]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d0f0      	beq.n	8006a5e <HAL_RCC_OscConfig+0x416>
 8006a7c:	e054      	b.n	8006b28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a7e:	4b10      	ldr	r3, [pc, #64]	@ (8006ac0 <HAL_RCC_OscConfig+0x478>)
 8006a80:	2200      	movs	r2, #0
 8006a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a84:	f7fd fc7c 	bl	8004380 <HAL_GetTick>
 8006a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a8a:	e008      	b.n	8006a9e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a8c:	f7fd fc78 	bl	8004380 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e045      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a9e:	4b06      	ldr	r3, [pc, #24]	@ (8006ab8 <HAL_RCC_OscConfig+0x470>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1f0      	bne.n	8006a8c <HAL_RCC_OscConfig+0x444>
 8006aaa:	e03d      	b.n	8006b28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	699b      	ldr	r3, [r3, #24]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d107      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e038      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
 8006ab8:	40023800 	.word	0x40023800
 8006abc:	40007000 	.word	0x40007000
 8006ac0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b34 <HAL_RCC_OscConfig+0x4ec>)
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d028      	beq.n	8006b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d121      	bne.n	8006b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d11a      	bne.n	8006b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006af4:	4013      	ands	r3, r2
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006afa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d111      	bne.n	8006b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0a:	085b      	lsrs	r3, r3, #1
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d107      	bne.n	8006b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d001      	beq.n	8006b28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	40023800 	.word	0x40023800

08006b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0cc      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b4c:	4b68      	ldr	r3, [pc, #416]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d90c      	bls.n	8006b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b5a:	4b65      	ldr	r3, [pc, #404]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b5c:	683a      	ldr	r2, [r7, #0]
 8006b5e:	b2d2      	uxtb	r2, r2
 8006b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b62:	4b63      	ldr	r3, [pc, #396]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0307 	and.w	r3, r3, #7
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d001      	beq.n	8006b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0b8      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d020      	beq.n	8006bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0304 	and.w	r3, r3, #4
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b8c:	4b59      	ldr	r3, [pc, #356]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	4a58      	ldr	r2, [pc, #352]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0308 	and.w	r3, r3, #8
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d005      	beq.n	8006bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ba4:	4b53      	ldr	r3, [pc, #332]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	4a52      	ldr	r2, [pc, #328]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006baa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bb0:	4b50      	ldr	r3, [pc, #320]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	494d      	ldr	r1, [pc, #308]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d044      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bd6:	4b47      	ldr	r3, [pc, #284]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d119      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e07f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d003      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d107      	bne.n	8006c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d109      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e06f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c06:	4b3b      	ldr	r3, [pc, #236]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e067      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c16:	4b37      	ldr	r3, [pc, #220]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f023 0203 	bic.w	r2, r3, #3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	4934      	ldr	r1, [pc, #208]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c28:	f7fd fbaa 	bl	8004380 <HAL_GetTick>
 8006c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2e:	e00a      	b.n	8006c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c30:	f7fd fba6 	bl	8004380 <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e04f      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c46:	4b2b      	ldr	r3, [pc, #172]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 020c 	and.w	r2, r3, #12
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d1eb      	bne.n	8006c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c58:	4b25      	ldr	r3, [pc, #148]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0307 	and.w	r3, r3, #7
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d20c      	bcs.n	8006c80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c66:	4b22      	ldr	r3, [pc, #136]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	b2d2      	uxtb	r2, r2
 8006c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6e:	4b20      	ldr	r3, [pc, #128]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d001      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e032      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0304 	and.w	r3, r3, #4
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d008      	beq.n	8006c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c8c:	4b19      	ldr	r3, [pc, #100]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	4916      	ldr	r1, [pc, #88]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0308 	and.w	r3, r3, #8
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d009      	beq.n	8006cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006caa:	4b12      	ldr	r3, [pc, #72]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	00db      	lsls	r3, r3, #3
 8006cb8:	490e      	ldr	r1, [pc, #56]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006cbe:	f000 f821 	bl	8006d04 <HAL_RCC_GetSysClockFreq>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	091b      	lsrs	r3, r3, #4
 8006cca:	f003 030f 	and.w	r3, r3, #15
 8006cce:	490a      	ldr	r1, [pc, #40]	@ (8006cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8006cd0:	5ccb      	ldrb	r3, [r1, r3]
 8006cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd6:	4a09      	ldr	r2, [pc, #36]	@ (8006cfc <HAL_RCC_ClockConfig+0x1c4>)
 8006cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006cda:	4b09      	ldr	r3, [pc, #36]	@ (8006d00 <HAL_RCC_ClockConfig+0x1c8>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fd fb0a 	bl	80042f8 <HAL_InitTick>

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	40023c00 	.word	0x40023c00
 8006cf4:	40023800 	.word	0x40023800
 8006cf8:	0801285c 	.word	0x0801285c
 8006cfc:	20000030 	.word	0x20000030
 8006d00:	20000034 	.word	0x20000034

08006d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d08:	b094      	sub	sp, #80	@ 0x50
 8006d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006d10:	2300      	movs	r3, #0
 8006d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006d14:	2300      	movs	r3, #0
 8006d16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d1c:	4b79      	ldr	r3, [pc, #484]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 030c 	and.w	r3, r3, #12
 8006d24:	2b08      	cmp	r3, #8
 8006d26:	d00d      	beq.n	8006d44 <HAL_RCC_GetSysClockFreq+0x40>
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	f200 80e1 	bhi.w	8006ef0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0x34>
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d003      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0x3a>
 8006d36:	e0db      	b.n	8006ef0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d38:	4b73      	ldr	r3, [pc, #460]	@ (8006f08 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d3c:	e0db      	b.n	8006ef6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d3e:	4b72      	ldr	r3, [pc, #456]	@ (8006f08 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d42:	e0d8      	b.n	8006ef6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d44:	4b6f      	ldr	r3, [pc, #444]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d063      	beq.n	8006e22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d5a:	4b6a      	ldr	r3, [pc, #424]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	099b      	lsrs	r3, r3, #6
 8006d60:	2200      	movs	r2, #0
 8006d62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d6e:	2300      	movs	r3, #0
 8006d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006d76:	4622      	mov	r2, r4
 8006d78:	462b      	mov	r3, r5
 8006d7a:	f04f 0000 	mov.w	r0, #0
 8006d7e:	f04f 0100 	mov.w	r1, #0
 8006d82:	0159      	lsls	r1, r3, #5
 8006d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d88:	0150      	lsls	r0, r2, #5
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	4621      	mov	r1, r4
 8006d90:	1a51      	subs	r1, r2, r1
 8006d92:	6139      	str	r1, [r7, #16]
 8006d94:	4629      	mov	r1, r5
 8006d96:	eb63 0301 	sbc.w	r3, r3, r1
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006da8:	4659      	mov	r1, fp
 8006daa:	018b      	lsls	r3, r1, #6
 8006dac:	4651      	mov	r1, sl
 8006dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006db2:	4651      	mov	r1, sl
 8006db4:	018a      	lsls	r2, r1, #6
 8006db6:	4651      	mov	r1, sl
 8006db8:	ebb2 0801 	subs.w	r8, r2, r1
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	eb63 0901 	sbc.w	r9, r3, r1
 8006dc2:	f04f 0200 	mov.w	r2, #0
 8006dc6:	f04f 0300 	mov.w	r3, #0
 8006dca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dd6:	4690      	mov	r8, r2
 8006dd8:	4699      	mov	r9, r3
 8006dda:	4623      	mov	r3, r4
 8006ddc:	eb18 0303 	adds.w	r3, r8, r3
 8006de0:	60bb      	str	r3, [r7, #8]
 8006de2:	462b      	mov	r3, r5
 8006de4:	eb49 0303 	adc.w	r3, r9, r3
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	f04f 0200 	mov.w	r2, #0
 8006dee:	f04f 0300 	mov.w	r3, #0
 8006df2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006df6:	4629      	mov	r1, r5
 8006df8:	028b      	lsls	r3, r1, #10
 8006dfa:	4621      	mov	r1, r4
 8006dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e00:	4621      	mov	r1, r4
 8006e02:	028a      	lsls	r2, r1, #10
 8006e04:	4610      	mov	r0, r2
 8006e06:	4619      	mov	r1, r3
 8006e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e14:	f7f9 ff18 	bl	8000c48 <__aeabi_uldivmod>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e20:	e058      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e22:	4b38      	ldr	r3, [pc, #224]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	099b      	lsrs	r3, r3, #6
 8006e28:	2200      	movs	r2, #0
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e32:	623b      	str	r3, [r7, #32]
 8006e34:	2300      	movs	r3, #0
 8006e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e3c:	4642      	mov	r2, r8
 8006e3e:	464b      	mov	r3, r9
 8006e40:	f04f 0000 	mov.w	r0, #0
 8006e44:	f04f 0100 	mov.w	r1, #0
 8006e48:	0159      	lsls	r1, r3, #5
 8006e4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e4e:	0150      	lsls	r0, r2, #5
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4641      	mov	r1, r8
 8006e56:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e5a:	4649      	mov	r1, r9
 8006e5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e60:	f04f 0200 	mov.w	r2, #0
 8006e64:	f04f 0300 	mov.w	r3, #0
 8006e68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006e74:	ebb2 040a 	subs.w	r4, r2, sl
 8006e78:	eb63 050b 	sbc.w	r5, r3, fp
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	00eb      	lsls	r3, r5, #3
 8006e86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e8a:	00e2      	lsls	r2, r4, #3
 8006e8c:	4614      	mov	r4, r2
 8006e8e:	461d      	mov	r5, r3
 8006e90:	4643      	mov	r3, r8
 8006e92:	18e3      	adds	r3, r4, r3
 8006e94:	603b      	str	r3, [r7, #0]
 8006e96:	464b      	mov	r3, r9
 8006e98:	eb45 0303 	adc.w	r3, r5, r3
 8006e9c:	607b      	str	r3, [r7, #4]
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	f04f 0300 	mov.w	r3, #0
 8006ea6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006eaa:	4629      	mov	r1, r5
 8006eac:	028b      	lsls	r3, r1, #10
 8006eae:	4621      	mov	r1, r4
 8006eb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006eb4:	4621      	mov	r1, r4
 8006eb6:	028a      	lsls	r2, r1, #10
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4619      	mov	r1, r3
 8006ebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	61bb      	str	r3, [r7, #24]
 8006ec2:	61fa      	str	r2, [r7, #28]
 8006ec4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ec8:	f7f9 febe 	bl	8000c48 <__aeabi_uldivmod>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	0c1b      	lsrs	r3, r3, #16
 8006eda:	f003 0303 	and.w	r3, r3, #3
 8006ede:	3301      	adds	r3, #1
 8006ee0:	005b      	lsls	r3, r3, #1
 8006ee2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006ee4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006eee:	e002      	b.n	8006ef6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ef0:	4b05      	ldr	r3, [pc, #20]	@ (8006f08 <HAL_RCC_GetSysClockFreq+0x204>)
 8006ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ef4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3750      	adds	r7, #80	@ 0x50
 8006efc:	46bd      	mov	sp, r7
 8006efe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f02:	bf00      	nop
 8006f04:	40023800 	.word	0x40023800
 8006f08:	00f42400 	.word	0x00f42400

08006f0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f10:	4b03      	ldr	r3, [pc, #12]	@ (8006f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f12:	681b      	ldr	r3, [r3, #0]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20000030 	.word	0x20000030

08006f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f28:	f7ff fff0 	bl	8006f0c <HAL_RCC_GetHCLKFreq>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	4b05      	ldr	r3, [pc, #20]	@ (8006f44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	0a9b      	lsrs	r3, r3, #10
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	4903      	ldr	r1, [pc, #12]	@ (8006f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f3a:	5ccb      	ldrb	r3, [r1, r3]
 8006f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	40023800 	.word	0x40023800
 8006f48:	0801286c 	.word	0x0801286c

08006f4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f50:	f7ff ffdc 	bl	8006f0c <HAL_RCC_GetHCLKFreq>
 8006f54:	4602      	mov	r2, r0
 8006f56:	4b05      	ldr	r3, [pc, #20]	@ (8006f6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	0b5b      	lsrs	r3, r3, #13
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	4903      	ldr	r1, [pc, #12]	@ (8006f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f62:	5ccb      	ldrb	r3, [r1, r3]
 8006f64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	40023800 	.word	0x40023800
 8006f70:	0801286c 	.word	0x0801286c

08006f74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d101      	bne.n	8006f86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e07b      	b.n	800707e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d108      	bne.n	8006fa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f96:	d009      	beq.n	8006fac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	61da      	str	r2, [r3, #28]
 8006f9e:	e005      	b.n	8006fac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d106      	bne.n	8006fcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f7fc fd28 	bl	8003a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2202      	movs	r2, #2
 8006fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fe2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ffe:	431a      	orrs	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	f003 0302 	and.w	r3, r3, #2
 8007008:	431a      	orrs	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800701c:	431a      	orrs	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007026:	431a      	orrs	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007030:	ea42 0103 	orr.w	r1, r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007038:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	430a      	orrs	r2, r1
 8007042:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	0c1b      	lsrs	r3, r3, #16
 800704a:	f003 0104 	and.w	r1, r3, #4
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007052:	f003 0210 	and.w	r2, r3, #16
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	430a      	orrs	r2, r1
 800705c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	69da      	ldr	r2, [r3, #28]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800706c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}

08007086 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007086:	b580      	push	{r7, lr}
 8007088:	b088      	sub	sp, #32
 800708a:	af00      	add	r7, sp, #0
 800708c:	60f8      	str	r0, [r7, #12]
 800708e:	60b9      	str	r1, [r7, #8]
 8007090:	603b      	str	r3, [r7, #0]
 8007092:	4613      	mov	r3, r2
 8007094:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007096:	f7fd f973 	bl	8004380 <HAL_GetTick>
 800709a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800709c:	88fb      	ldrh	r3, [r7, #6]
 800709e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d001      	beq.n	80070b0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80070ac:	2302      	movs	r3, #2
 80070ae:	e12a      	b.n	8007306 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <HAL_SPI_Transmit+0x36>
 80070b6:	88fb      	ldrh	r3, [r7, #6]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d101      	bne.n	80070c0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e122      	b.n	8007306 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_SPI_Transmit+0x48>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e11b      	b.n	8007306 <HAL_SPI_Transmit+0x280>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2203      	movs	r2, #3
 80070da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2200      	movs	r2, #0
 80070e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	88fa      	ldrh	r2, [r7, #6]
 80070ee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	88fa      	ldrh	r2, [r7, #6]
 80070f4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800711c:	d10f      	bne.n	800713e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800712c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800713c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007148:	2b40      	cmp	r3, #64	@ 0x40
 800714a:	d007      	beq.n	800715c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800715a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007164:	d152      	bne.n	800720c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <HAL_SPI_Transmit+0xee>
 800716e:	8b7b      	ldrh	r3, [r7, #26]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d145      	bne.n	8007200 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007178:	881a      	ldrh	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007184:	1c9a      	adds	r2, r3, #2
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800718e:	b29b      	uxth	r3, r3
 8007190:	3b01      	subs	r3, #1
 8007192:	b29a      	uxth	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007198:	e032      	b.n	8007200 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d112      	bne.n	80071ce <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ac:	881a      	ldrh	r2, [r3, #0]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b8:	1c9a      	adds	r2, r3, #2
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	3b01      	subs	r3, #1
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80071cc:	e018      	b.n	8007200 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071ce:	f7fd f8d7 	bl	8004380 <HAL_GetTick>
 80071d2:	4602      	mov	r2, r0
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d803      	bhi.n	80071e6 <HAL_SPI_Transmit+0x160>
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e4:	d102      	bne.n	80071ec <HAL_SPI_Transmit+0x166>
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d109      	bne.n	8007200 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e082      	b.n	8007306 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007204:	b29b      	uxth	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1c7      	bne.n	800719a <HAL_SPI_Transmit+0x114>
 800720a:	e053      	b.n	80072b4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d002      	beq.n	800721a <HAL_SPI_Transmit+0x194>
 8007214:	8b7b      	ldrh	r3, [r7, #26]
 8007216:	2b01      	cmp	r3, #1
 8007218:	d147      	bne.n	80072aa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	330c      	adds	r3, #12
 8007224:	7812      	ldrb	r2, [r2, #0]
 8007226:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722c:	1c5a      	adds	r2, r3, #1
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007236:	b29b      	uxth	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007240:	e033      	b.n	80072aa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f003 0302 	and.w	r3, r3, #2
 800724c:	2b02      	cmp	r3, #2
 800724e:	d113      	bne.n	8007278 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	330c      	adds	r3, #12
 800725a:	7812      	ldrb	r2, [r2, #0]
 800725c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800726c:	b29b      	uxth	r3, r3
 800726e:	3b01      	subs	r3, #1
 8007270:	b29a      	uxth	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007276:	e018      	b.n	80072aa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007278:	f7fd f882 	bl	8004380 <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d803      	bhi.n	8007290 <HAL_SPI_Transmit+0x20a>
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728e:	d102      	bne.n	8007296 <HAL_SPI_Transmit+0x210>
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d109      	bne.n	80072aa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e02d      	b.n	8007306 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1c6      	bne.n	8007242 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072b4:	69fa      	ldr	r2, [r7, #28]
 80072b6:	6839      	ldr	r1, [r7, #0]
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 fdd1 	bl	8007e60 <SPI_EndRxTxTransaction>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2220      	movs	r2, #32
 80072c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d10a      	bne.n	80072e8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072d2:	2300      	movs	r3, #0
 80072d4:	617b      	str	r3, [r7, #20]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	617b      	str	r3, [r7, #20]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	617b      	str	r3, [r7, #20]
 80072e6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d001      	beq.n	8007304 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e000      	b.n	8007306 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007304:	2300      	movs	r3, #0
  }
}
 8007306:	4618      	mov	r0, r3
 8007308:	3720      	adds	r7, #32
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b08a      	sub	sp, #40	@ 0x28
 8007312:	af00      	add	r7, sp, #0
 8007314:	60f8      	str	r0, [r7, #12]
 8007316:	60b9      	str	r1, [r7, #8]
 8007318:	607a      	str	r2, [r7, #4]
 800731a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800731c:	2301      	movs	r3, #1
 800731e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007320:	f7fd f82e 	bl	8004380 <HAL_GetTick>
 8007324:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800732c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007334:	887b      	ldrh	r3, [r7, #2]
 8007336:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007338:	7ffb      	ldrb	r3, [r7, #31]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d00c      	beq.n	8007358 <HAL_SPI_TransmitReceive+0x4a>
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007344:	d106      	bne.n	8007354 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d102      	bne.n	8007354 <HAL_SPI_TransmitReceive+0x46>
 800734e:	7ffb      	ldrb	r3, [r7, #31]
 8007350:	2b04      	cmp	r3, #4
 8007352:	d001      	beq.n	8007358 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007354:	2302      	movs	r3, #2
 8007356:	e17f      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d005      	beq.n	800736a <HAL_SPI_TransmitReceive+0x5c>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d002      	beq.n	800736a <HAL_SPI_TransmitReceive+0x5c>
 8007364:	887b      	ldrh	r3, [r7, #2]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e174      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007374:	2b01      	cmp	r3, #1
 8007376:	d101      	bne.n	800737c <HAL_SPI_TransmitReceive+0x6e>
 8007378:	2302      	movs	r3, #2
 800737a:	e16d      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b04      	cmp	r3, #4
 800738e:	d003      	beq.n	8007398 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2205      	movs	r2, #5
 8007394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2200      	movs	r2, #0
 800739c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	887a      	ldrh	r2, [r7, #2]
 80073a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	887a      	ldrh	r2, [r7, #2]
 80073ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	68ba      	ldr	r2, [r7, #8]
 80073b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	887a      	ldrh	r2, [r7, #2]
 80073ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	887a      	ldrh	r2, [r7, #2]
 80073c0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d8:	2b40      	cmp	r3, #64	@ 0x40
 80073da:	d007      	beq.n	80073ec <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073f4:	d17e      	bne.n	80074f4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d002      	beq.n	8007404 <HAL_SPI_TransmitReceive+0xf6>
 80073fe:	8afb      	ldrh	r3, [r7, #22]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d16c      	bne.n	80074de <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007408:	881a      	ldrh	r2, [r3, #0]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007414:	1c9a      	adds	r2, r3, #2
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007428:	e059      	b.n	80074de <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b02      	cmp	r3, #2
 8007436:	d11b      	bne.n	8007470 <HAL_SPI_TransmitReceive+0x162>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d016      	beq.n	8007470 <HAL_SPI_TransmitReceive+0x162>
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b01      	cmp	r3, #1
 8007446:	d113      	bne.n	8007470 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	881a      	ldrh	r2, [r3, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007458:	1c9a      	adds	r2, r3, #2
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007462:	b29b      	uxth	r3, r3
 8007464:	3b01      	subs	r3, #1
 8007466:	b29a      	uxth	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b01      	cmp	r3, #1
 800747c:	d119      	bne.n	80074b2 <HAL_SPI_TransmitReceive+0x1a4>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007482:	b29b      	uxth	r3, r3
 8007484:	2b00      	cmp	r3, #0
 8007486:	d014      	beq.n	80074b2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68da      	ldr	r2, [r3, #12]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007492:	b292      	uxth	r2, r2
 8007494:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749a:	1c9a      	adds	r2, r3, #2
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074ae:	2301      	movs	r3, #1
 80074b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80074b2:	f7fc ff65 	bl	8004380 <HAL_GetTick>
 80074b6:	4602      	mov	r2, r0
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	1ad3      	subs	r3, r2, r3
 80074bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074be:	429a      	cmp	r2, r3
 80074c0:	d80d      	bhi.n	80074de <HAL_SPI_TransmitReceive+0x1d0>
 80074c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c8:	d009      	beq.n	80074de <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e0bc      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1a0      	bne.n	800742a <HAL_SPI_TransmitReceive+0x11c>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d19b      	bne.n	800742a <HAL_SPI_TransmitReceive+0x11c>
 80074f2:	e082      	b.n	80075fa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d002      	beq.n	8007502 <HAL_SPI_TransmitReceive+0x1f4>
 80074fc:	8afb      	ldrh	r3, [r7, #22]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d171      	bne.n	80075e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	330c      	adds	r3, #12
 800750c:	7812      	ldrb	r2, [r2, #0]
 800750e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007514:	1c5a      	adds	r2, r3, #1
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007528:	e05d      	b.n	80075e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b02      	cmp	r3, #2
 8007536:	d11c      	bne.n	8007572 <HAL_SPI_TransmitReceive+0x264>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800753c:	b29b      	uxth	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	d017      	beq.n	8007572 <HAL_SPI_TransmitReceive+0x264>
 8007542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007544:	2b01      	cmp	r3, #1
 8007546:	d114      	bne.n	8007572 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	330c      	adds	r3, #12
 8007552:	7812      	ldrb	r2, [r2, #0]
 8007554:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755a:	1c5a      	adds	r2, r3, #1
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007564:	b29b      	uxth	r3, r3
 8007566:	3b01      	subs	r3, #1
 8007568:	b29a      	uxth	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800756e:	2300      	movs	r3, #0
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b01      	cmp	r3, #1
 800757e:	d119      	bne.n	80075b4 <HAL_SPI_TransmitReceive+0x2a6>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007584:	b29b      	uxth	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	d014      	beq.n	80075b4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68da      	ldr	r2, [r3, #12]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007594:	b2d2      	uxtb	r2, r2
 8007596:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80075b0:	2301      	movs	r3, #1
 80075b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80075b4:	f7fc fee4 	bl	8004380 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d803      	bhi.n	80075cc <HAL_SPI_TransmitReceive+0x2be>
 80075c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ca:	d102      	bne.n	80075d2 <HAL_SPI_TransmitReceive+0x2c4>
 80075cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d109      	bne.n	80075e6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e038      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d19c      	bne.n	800752a <HAL_SPI_TransmitReceive+0x21c>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d197      	bne.n	800752a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075fa:	6a3a      	ldr	r2, [r7, #32]
 80075fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 fc2e 	bl	8007e60 <SPI_EndRxTxTransaction>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d008      	beq.n	800761c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2220      	movs	r2, #32
 800760e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e01d      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007624:	2300      	movs	r3, #0
 8007626:	613b      	str	r3, [r7, #16]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	613b      	str	r3, [r7, #16]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2201      	movs	r2, #1
 800763e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800764e:	2b00      	cmp	r3, #0
 8007650:	d001      	beq.n	8007656 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e000      	b.n	8007658 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007656:	2300      	movs	r3, #0
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3728      	adds	r7, #40	@ 0x28
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	607a      	str	r2, [r7, #4]
 800766c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007674:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800767c:	7dfb      	ldrb	r3, [r7, #23]
 800767e:	2b01      	cmp	r3, #1
 8007680:	d00c      	beq.n	800769c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007688:	d106      	bne.n	8007698 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <HAL_SPI_TransmitReceive_DMA+0x38>
 8007692:	7dfb      	ldrb	r3, [r7, #23]
 8007694:	2b04      	cmp	r3, #4
 8007696:	d001      	beq.n	800769c <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8007698:	2302      	movs	r3, #2
 800769a:	e0cf      	b.n	800783c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d005      	beq.n	80076ae <HAL_SPI_TransmitReceive_DMA+0x4e>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <HAL_SPI_TransmitReceive_DMA+0x4e>
 80076a8:	887b      	ldrh	r3, [r7, #2]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e0c4      	b.n	800783c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d101      	bne.n	80076c0 <HAL_SPI_TransmitReceive_DMA+0x60>
 80076bc:	2302      	movs	r3, #2
 80076be:	e0bd      	b.n	800783c <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b04      	cmp	r3, #4
 80076d2:	d003      	beq.n	80076dc <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2205      	movs	r2, #5
 80076d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2200      	movs	r2, #0
 80076e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	887a      	ldrh	r2, [r7, #2]
 80076ec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	887a      	ldrh	r2, [r7, #2]
 80076f2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	887a      	ldrh	r2, [r7, #2]
 80076fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	887a      	ldrh	r2, [r7, #2]
 8007704:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2200      	movs	r2, #0
 8007710:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007718:	b2db      	uxtb	r3, r3
 800771a:	2b04      	cmp	r3, #4
 800771c:	d108      	bne.n	8007730 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007722:	4a48      	ldr	r2, [pc, #288]	@ (8007844 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8007724:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800772a:	4a47      	ldr	r2, [pc, #284]	@ (8007848 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 800772c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800772e:	e007      	b.n	8007740 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007734:	4a45      	ldr	r2, [pc, #276]	@ (800784c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8007736:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800773c:	4a44      	ldr	r2, [pc, #272]	@ (8007850 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800773e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007744:	4a43      	ldr	r2, [pc, #268]	@ (8007854 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8007746:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800774c:	2200      	movs	r2, #0
 800774e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	330c      	adds	r3, #12
 800775a:	4619      	mov	r1, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007766:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007768:	f7fc fffa 	bl	8004760 <HAL_DMA_Start_IT>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00b      	beq.n	800778a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007776:	f043 0210 	orr.w	r2, r3, #16
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e058      	b.n	800783c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f042 0201 	orr.w	r2, r2, #1
 8007798:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800779e:	2200      	movs	r2, #0
 80077a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077a6:	2200      	movs	r2, #0
 80077a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077ae:	2200      	movs	r2, #0
 80077b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077b6:	2200      	movs	r2, #0
 80077b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c2:	4619      	mov	r1, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	330c      	adds	r3, #12
 80077ca:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80077d2:	f7fc ffc5 	bl	8004760 <HAL_DMA_Start_IT>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00b      	beq.n	80077f4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077e0:	f043 0210 	orr.w	r2, r3, #16
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e023      	b.n	800783c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077fe:	2b40      	cmp	r3, #64	@ 0x40
 8007800:	d007      	beq.n	8007812 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007810:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0220 	orr.w	r2, r2, #32
 8007828:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	685a      	ldr	r2, [r3, #4]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f042 0202 	orr.w	r2, r2, #2
 8007838:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	08007be5 	.word	0x08007be5
 8007848:	08007aad 	.word	0x08007aad
 800784c:	08007c01 	.word	0x08007c01
 8007850:	08007b55 	.word	0x08007b55
 8007854:	08007c1d 	.word	0x08007c1d

08007858 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007870:	69bb      	ldr	r3, [r7, #24]
 8007872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10e      	bne.n	8007898 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007880:	2b00      	cmp	r3, #0
 8007882:	d009      	beq.n	8007898 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800788a:	2b00      	cmp	r3, #0
 800788c:	d004      	beq.n	8007898 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	4798      	blx	r3
    return;
 8007896:	e0ce      	b.n	8007a36 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d009      	beq.n	80078b6 <HAL_SPI_IRQHandler+0x5e>
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d004      	beq.n	80078b6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	4798      	blx	r3
    return;
 80078b4:	e0bf      	b.n	8007a36 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	f003 0320 	and.w	r3, r3, #32
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10a      	bne.n	80078d6 <HAL_SPI_IRQHandler+0x7e>
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d105      	bne.n	80078d6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 80b0 	beq.w	8007a36 <HAL_SPI_IRQHandler+0x1de>
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	f003 0320 	and.w	r3, r3, #32
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f000 80aa 	beq.w	8007a36 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d023      	beq.n	8007934 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d011      	beq.n	800791c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078fc:	f043 0204 	orr.w	r2, r3, #4
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007904:	2300      	movs	r3, #0
 8007906:	617b      	str	r3, [r7, #20]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	617b      	str	r3, [r7, #20]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	617b      	str	r3, [r7, #20]
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	e00b      	b.n	8007934 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800791c:	2300      	movs	r3, #0
 800791e:	613b      	str	r3, [r7, #16]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	613b      	str	r3, [r7, #16]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	613b      	str	r3, [r7, #16]
 8007930:	693b      	ldr	r3, [r7, #16]
        return;
 8007932:	e080      	b.n	8007a36 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d014      	beq.n	8007968 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007942:	f043 0201 	orr.w	r2, r3, #1
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800794a:	2300      	movs	r3, #0
 800794c:	60fb      	str	r3, [r7, #12]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	60fb      	str	r3, [r7, #12]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00c      	beq.n	800798c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007976:	f043 0208 	orr.w	r2, r3, #8
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	60bb      	str	r3, [r7, #8]
 800798a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007990:	2b00      	cmp	r3, #0
 8007992:	d04f      	beq.n	8007a34 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80079a2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	f003 0302 	and.w	r3, r3, #2
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d104      	bne.n	80079c0 <HAL_SPI_IRQHandler+0x168>
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d034      	beq.n	8007a2a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	685a      	ldr	r2, [r3, #4]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0203 	bic.w	r2, r2, #3
 80079ce:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d011      	beq.n	80079fc <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079dc:	4a17      	ldr	r2, [pc, #92]	@ (8007a3c <HAL_SPI_IRQHandler+0x1e4>)
 80079de:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7fc ff83 	bl	80048f0 <HAL_DMA_Abort_IT>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d005      	beq.n	80079fc <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d016      	beq.n	8007a32 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a08:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <HAL_SPI_IRQHandler+0x1e4>)
 8007a0a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fc ff6d 	bl	80048f0 <HAL_DMA_Abort_IT>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00a      	beq.n	8007a32 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007a28:	e003      	b.n	8007a32 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f826 	bl	8007a7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007a30:	e000      	b.n	8007a34 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007a32:	bf00      	nop
    return;
 8007a34:	bf00      	nop
  }
}
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	08007c5d 	.word	0x08007c5d

08007a40 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a9e:	b2db      	uxtb	r3, r3
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aba:	f7fc fc61 	bl	8004380 <HAL_GetTick>
 8007abe:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ace:	d03b      	beq.n	8007b48 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	685a      	ldr	r2, [r3, #4]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f022 0220 	bic.w	r2, r2, #32
 8007ade:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10d      	bne.n	8007b04 <SPI_DMAReceiveCplt+0x58>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007af0:	d108      	bne.n	8007b04 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0203 	bic.w	r2, r2, #3
 8007b00:	605a      	str	r2, [r3, #4]
 8007b02:	e007      	b.n	8007b14 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f022 0201 	bic.w	r2, r2, #1
 8007b12:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	2164      	movs	r1, #100	@ 0x64
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f000 f93b 	bl	8007d94 <SPI_EndRxTransaction>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2220      	movs	r2, #32
 8007b28:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d003      	beq.n	8007b48 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f7ff ff9b 	bl	8007a7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b46:	e002      	b.n	8007b4e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff ff79 	bl	8007a40 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b4e:	3710      	adds	r7, #16
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b60:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b62:	f7fc fc0d 	bl	8004380 <HAL_GetTick>
 8007b66:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b76:	d02f      	beq.n	8007bd8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f022 0220 	bic.w	r2, r2, #32
 8007b86:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	2164      	movs	r1, #100	@ 0x64
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f967 	bl	8007e60 <SPI_EndRxTxTransaction>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d005      	beq.n	8007ba4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9c:	f043 0220 	orr.w	r2, r3, #32
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	685a      	ldr	r2, [r3, #4]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f022 0203 	bic.w	r2, r2, #3
 8007bb2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d003      	beq.n	8007bd8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f7ff ff53 	bl	8007a7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007bd6:	e002      	b.n	8007bde <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	f7fa ff4f 	bl	8002a7c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f7ff ff2e 	bl	8007a54 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bf8:	bf00      	nop
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c0c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f7ff ff2a 	bl	8007a68 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c14:	bf00      	nop
 8007c16:	3710      	adds	r7, #16
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c28:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	685a      	ldr	r2, [r3, #4]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f022 0203 	bic.w	r2, r2, #3
 8007c38:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3e:	f043 0210 	orr.w	r2, r3, #16
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f7ff ff14 	bl	8007a7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c54:	bf00      	nop
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c68:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f7ff ff00 	bl	8007a7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b088      	sub	sp, #32
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	4613      	mov	r3, r2
 8007c92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c94:	f7fc fb74 	bl	8004380 <HAL_GetTick>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9c:	1a9b      	subs	r3, r3, r2
 8007c9e:	683a      	ldr	r2, [r7, #0]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ca4:	f7fc fb6c 	bl	8004380 <HAL_GetTick>
 8007ca8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007caa:	4b39      	ldr	r3, [pc, #228]	@ (8007d90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	015b      	lsls	r3, r3, #5
 8007cb0:	0d1b      	lsrs	r3, r3, #20
 8007cb2:	69fa      	ldr	r2, [r7, #28]
 8007cb4:	fb02 f303 	mul.w	r3, r2, r3
 8007cb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cba:	e054      	b.n	8007d66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cc2:	d050      	beq.n	8007d66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007cc4:	f7fc fb5c 	bl	8004380 <HAL_GetTick>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	69fa      	ldr	r2, [r7, #28]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d902      	bls.n	8007cda <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d13d      	bne.n	8007d56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685a      	ldr	r2, [r3, #4]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ce8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cf2:	d111      	bne.n	8007d18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cfc:	d004      	beq.n	8007d08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d06:	d107      	bne.n	8007d18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d20:	d10f      	bne.n	8007d42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d30:	601a      	str	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e017      	b.n	8007d86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	3b01      	subs	r3, #1
 8007d64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689a      	ldr	r2, [r3, #8]
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	4013      	ands	r3, r2
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	bf0c      	ite	eq
 8007d76:	2301      	moveq	r3, #1
 8007d78:	2300      	movne	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	79fb      	ldrb	r3, [r7, #7]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d19b      	bne.n	8007cbc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3720      	adds	r7, #32
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	20000030 	.word	0x20000030

08007d94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af02      	add	r7, sp, #8
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007da8:	d111      	bne.n	8007dce <SPI_EndRxTransaction+0x3a>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007db2:	d004      	beq.n	8007dbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dbc:	d107      	bne.n	8007dce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dd6:	d12a      	bne.n	8007e2e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007de0:	d012      	beq.n	8007e08 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	2200      	movs	r2, #0
 8007dea:	2180      	movs	r1, #128	@ 0x80
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f7ff ff49 	bl	8007c84 <SPI_WaitFlagStateUntilTimeout>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d02d      	beq.n	8007e54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfc:	f043 0220 	orr.w	r2, r3, #32
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e026      	b.n	8007e56 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	9300      	str	r3, [sp, #0]
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	2101      	movs	r1, #1
 8007e12:	68f8      	ldr	r0, [r7, #12]
 8007e14:	f7ff ff36 	bl	8007c84 <SPI_WaitFlagStateUntilTimeout>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d01a      	beq.n	8007e54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e22:	f043 0220 	orr.w	r2, r3, #32
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e013      	b.n	8007e56 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	2200      	movs	r2, #0
 8007e36:	2101      	movs	r1, #1
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7ff ff23 	bl	8007c84 <SPI_WaitFlagStateUntilTimeout>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d007      	beq.n	8007e54 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e48:	f043 0220 	orr.w	r2, r3, #32
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007e50:	2303      	movs	r3, #3
 8007e52:	e000      	b.n	8007e56 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e54:	2300      	movs	r3, #0
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
	...

08007e60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b088      	sub	sp, #32
 8007e64:	af02      	add	r7, sp, #8
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	2201      	movs	r2, #1
 8007e74:	2102      	movs	r1, #2
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f7ff ff04 	bl	8007c84 <SPI_WaitFlagStateUntilTimeout>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d007      	beq.n	8007e92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e86:	f043 0220 	orr.w	r2, r3, #32
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e032      	b.n	8007ef8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e92:	4b1b      	ldr	r3, [pc, #108]	@ (8007f00 <SPI_EndRxTxTransaction+0xa0>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a1b      	ldr	r2, [pc, #108]	@ (8007f04 <SPI_EndRxTxTransaction+0xa4>)
 8007e98:	fba2 2303 	umull	r2, r3, r2, r3
 8007e9c:	0d5b      	lsrs	r3, r3, #21
 8007e9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007ea2:	fb02 f303 	mul.w	r3, r2, r3
 8007ea6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eb0:	d112      	bne.n	8007ed8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2180      	movs	r1, #128	@ 0x80
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	f7ff fee1 	bl	8007c84 <SPI_WaitFlagStateUntilTimeout>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d016      	beq.n	8007ef6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ecc:	f043 0220 	orr.w	r2, r3, #32
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e00f      	b.n	8007ef8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eee:	2b80      	cmp	r3, #128	@ 0x80
 8007ef0:	d0f2      	beq.n	8007ed8 <SPI_EndRxTxTransaction+0x78>
 8007ef2:	e000      	b.n	8007ef6 <SPI_EndRxTxTransaction+0x96>
        break;
 8007ef4:	bf00      	nop
  }

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3718      	adds	r7, #24
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	20000030 	.word	0x20000030
 8007f04:	165e9f81 	.word	0x165e9f81

08007f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e041      	b.n	8007f9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d106      	bne.n	8007f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fb fece 	bl	8003cd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3304      	adds	r3, #4
 8007f44:	4619      	mov	r1, r3
 8007f46:	4610      	mov	r0, r2
 8007f48:	f000 fc64 	bl	8008814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d001      	beq.n	8007fc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e046      	b.n	800804e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a23      	ldr	r2, [pc, #140]	@ (800805c <HAL_TIM_Base_Start+0xb4>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d022      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fda:	d01d      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8008060 <HAL_TIM_Base_Start+0xb8>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d018      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a1e      	ldr	r2, [pc, #120]	@ (8008064 <HAL_TIM_Base_Start+0xbc>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d013      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8008068 <HAL_TIM_Base_Start+0xc0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d00e      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800806c <HAL_TIM_Base_Start+0xc4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d009      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a19      	ldr	r2, [pc, #100]	@ (8008070 <HAL_TIM_Base_Start+0xc8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d004      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a18      	ldr	r2, [pc, #96]	@ (8008074 <HAL_TIM_Base_Start+0xcc>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d111      	bne.n	800803c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b06      	cmp	r3, #6
 8008028:	d010      	beq.n	800804c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0201 	orr.w	r2, r2, #1
 8008038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800803a:	e007      	b.n	800804c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f042 0201 	orr.w	r2, r2, #1
 800804a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40010000 	.word	0x40010000
 8008060:	40000400 	.word	0x40000400
 8008064:	40000800 	.word	0x40000800
 8008068:	40000c00 	.word	0x40000c00
 800806c:	40010400 	.word	0x40010400
 8008070:	40014000 	.word	0x40014000
 8008074:	40001800 	.word	0x40001800

08008078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b01      	cmp	r3, #1
 800808a:	d001      	beq.n	8008090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e04e      	b.n	800812e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68da      	ldr	r2, [r3, #12]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f042 0201 	orr.w	r2, r2, #1
 80080a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a23      	ldr	r2, [pc, #140]	@ (800813c <HAL_TIM_Base_Start_IT+0xc4>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d022      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ba:	d01d      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a1f      	ldr	r2, [pc, #124]	@ (8008140 <HAL_TIM_Base_Start_IT+0xc8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d018      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a1e      	ldr	r2, [pc, #120]	@ (8008144 <HAL_TIM_Base_Start_IT+0xcc>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d013      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008148 <HAL_TIM_Base_Start_IT+0xd0>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d00e      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a1b      	ldr	r2, [pc, #108]	@ (800814c <HAL_TIM_Base_Start_IT+0xd4>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d009      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a19      	ldr	r2, [pc, #100]	@ (8008150 <HAL_TIM_Base_Start_IT+0xd8>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d004      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x80>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a18      	ldr	r2, [pc, #96]	@ (8008154 <HAL_TIM_Base_Start_IT+0xdc>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d111      	bne.n	800811c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f003 0307 	and.w	r3, r3, #7
 8008102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2b06      	cmp	r3, #6
 8008108:	d010      	beq.n	800812c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f042 0201 	orr.w	r2, r2, #1
 8008118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800811a:	e007      	b.n	800812c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0201 	orr.w	r2, r2, #1
 800812a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	40010000 	.word	0x40010000
 8008140:	40000400 	.word	0x40000400
 8008144:	40000800 	.word	0x40000800
 8008148:	40000c00 	.word	0x40000c00
 800814c:	40010400 	.word	0x40010400
 8008150:	40014000 	.word	0x40014000
 8008154:	40001800 	.word	0x40001800

08008158 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e041      	b.n	80081ee <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d106      	bne.n	8008184 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f839 	bl	80081f6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2202      	movs	r2, #2
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	3304      	adds	r3, #4
 8008194:	4619      	mov	r1, r3
 8008196:	4610      	mov	r0, r2
 8008198:	f000 fb3c 	bl	8008814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b083      	sub	sp, #12
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80081fe:	bf00      	nop
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
	...

0800820c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d109      	bne.n	8008230 <HAL_TIM_OC_Start+0x24>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008222:	b2db      	uxtb	r3, r3
 8008224:	2b01      	cmp	r3, #1
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	e022      	b.n	8008276 <HAL_TIM_OC_Start+0x6a>
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	2b04      	cmp	r3, #4
 8008234:	d109      	bne.n	800824a <HAL_TIM_OC_Start+0x3e>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800823c:	b2db      	uxtb	r3, r3
 800823e:	2b01      	cmp	r3, #1
 8008240:	bf14      	ite	ne
 8008242:	2301      	movne	r3, #1
 8008244:	2300      	moveq	r3, #0
 8008246:	b2db      	uxtb	r3, r3
 8008248:	e015      	b.n	8008276 <HAL_TIM_OC_Start+0x6a>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b08      	cmp	r3, #8
 800824e:	d109      	bne.n	8008264 <HAL_TIM_OC_Start+0x58>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008256:	b2db      	uxtb	r3, r3
 8008258:	2b01      	cmp	r3, #1
 800825a:	bf14      	ite	ne
 800825c:	2301      	movne	r3, #1
 800825e:	2300      	moveq	r3, #0
 8008260:	b2db      	uxtb	r3, r3
 8008262:	e008      	b.n	8008276 <HAL_TIM_OC_Start+0x6a>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b01      	cmp	r3, #1
 800826e:	bf14      	ite	ne
 8008270:	2301      	movne	r3, #1
 8008272:	2300      	moveq	r3, #0
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e07c      	b.n	8008378 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d104      	bne.n	800828e <HAL_TIM_OC_Start+0x82>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2202      	movs	r2, #2
 8008288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800828c:	e013      	b.n	80082b6 <HAL_TIM_OC_Start+0xaa>
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b04      	cmp	r3, #4
 8008292:	d104      	bne.n	800829e <HAL_TIM_OC_Start+0x92>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800829c:	e00b      	b.n	80082b6 <HAL_TIM_OC_Start+0xaa>
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	2b08      	cmp	r3, #8
 80082a2:	d104      	bne.n	80082ae <HAL_TIM_OC_Start+0xa2>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2202      	movs	r2, #2
 80082a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082ac:	e003      	b.n	80082b6 <HAL_TIM_OC_Start+0xaa>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2202      	movs	r2, #2
 80082b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2201      	movs	r2, #1
 80082bc:	6839      	ldr	r1, [r7, #0]
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 fd9e 	bl	8008e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a2d      	ldr	r2, [pc, #180]	@ (8008380 <HAL_TIM_OC_Start+0x174>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d004      	beq.n	80082d8 <HAL_TIM_OC_Start+0xcc>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a2c      	ldr	r2, [pc, #176]	@ (8008384 <HAL_TIM_OC_Start+0x178>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d101      	bne.n	80082dc <HAL_TIM_OC_Start+0xd0>
 80082d8:	2301      	movs	r3, #1
 80082da:	e000      	b.n	80082de <HAL_TIM_OC_Start+0xd2>
 80082dc:	2300      	movs	r3, #0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d007      	beq.n	80082f2 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a22      	ldr	r2, [pc, #136]	@ (8008380 <HAL_TIM_OC_Start+0x174>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d022      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008304:	d01d      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a1f      	ldr	r2, [pc, #124]	@ (8008388 <HAL_TIM_OC_Start+0x17c>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d018      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a1d      	ldr	r2, [pc, #116]	@ (800838c <HAL_TIM_OC_Start+0x180>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d013      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a1c      	ldr	r2, [pc, #112]	@ (8008390 <HAL_TIM_OC_Start+0x184>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d00e      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a16      	ldr	r2, [pc, #88]	@ (8008384 <HAL_TIM_OC_Start+0x178>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d009      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a18      	ldr	r2, [pc, #96]	@ (8008394 <HAL_TIM_OC_Start+0x188>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d004      	beq.n	8008342 <HAL_TIM_OC_Start+0x136>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a16      	ldr	r2, [pc, #88]	@ (8008398 <HAL_TIM_OC_Start+0x18c>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d111      	bne.n	8008366 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f003 0307 	and.w	r3, r3, #7
 800834c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b06      	cmp	r3, #6
 8008352:	d010      	beq.n	8008376 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0201 	orr.w	r2, r2, #1
 8008362:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008364:	e007      	b.n	8008376 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f042 0201 	orr.w	r2, r2, #1
 8008374:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008376:	2300      	movs	r3, #0
}
 8008378:	4618      	mov	r0, r3
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	40010000 	.word	0x40010000
 8008384:	40010400 	.word	0x40010400
 8008388:	40000400 	.word	0x40000400
 800838c:	40000800 	.word	0x40000800
 8008390:	40000c00 	.word	0x40000c00
 8008394:	40014000 	.word	0x40014000
 8008398:	40001800 	.word	0x40001800

0800839c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d020      	beq.n	8008400 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f003 0302 	and.w	r3, r3, #2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d01b      	beq.n	8008400 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f06f 0202 	mvn.w	r2, #2
 80083d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	699b      	ldr	r3, [r3, #24]
 80083de:	f003 0303 	and.w	r3, r3, #3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d003      	beq.n	80083ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f9f5 	bl	80087d6 <HAL_TIM_IC_CaptureCallback>
 80083ec:	e005      	b.n	80083fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f9e7 	bl	80087c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 f9f8 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	f003 0304 	and.w	r3, r3, #4
 8008406:	2b00      	cmp	r3, #0
 8008408:	d020      	beq.n	800844c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f003 0304 	and.w	r3, r3, #4
 8008410:	2b00      	cmp	r3, #0
 8008412:	d01b      	beq.n	800844c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f06f 0204 	mvn.w	r2, #4
 800841c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2202      	movs	r2, #2
 8008422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	699b      	ldr	r3, [r3, #24]
 800842a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800842e:	2b00      	cmp	r3, #0
 8008430:	d003      	beq.n	800843a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f9cf 	bl	80087d6 <HAL_TIM_IC_CaptureCallback>
 8008438:	e005      	b.n	8008446 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 f9c1 	bl	80087c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f9d2 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	f003 0308 	and.w	r3, r3, #8
 8008452:	2b00      	cmp	r3, #0
 8008454:	d020      	beq.n	8008498 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f003 0308 	and.w	r3, r3, #8
 800845c:	2b00      	cmp	r3, #0
 800845e:	d01b      	beq.n	8008498 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f06f 0208 	mvn.w	r2, #8
 8008468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2204      	movs	r2, #4
 800846e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	f003 0303 	and.w	r3, r3, #3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f9a9 	bl	80087d6 <HAL_TIM_IC_CaptureCallback>
 8008484:	e005      	b.n	8008492 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f99b 	bl	80087c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f9ac 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	f003 0310 	and.w	r3, r3, #16
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d020      	beq.n	80084e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f003 0310 	and.w	r3, r3, #16
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d01b      	beq.n	80084e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f06f 0210 	mvn.w	r2, #16
 80084b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2208      	movs	r2, #8
 80084ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	69db      	ldr	r3, [r3, #28]
 80084c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d003      	beq.n	80084d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f983 	bl	80087d6 <HAL_TIM_IC_CaptureCallback>
 80084d0:	e005      	b.n	80084de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 f975 	bl	80087c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 f986 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	f003 0301 	and.w	r3, r3, #1
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00c      	beq.n	8008508 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d007      	beq.n	8008508 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f06f 0201 	mvn.w	r2, #1
 8008500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7fa faf6 	bl	8002af4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00c      	beq.n	800852c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008518:	2b00      	cmp	r3, #0
 800851a:	d007      	beq.n	800852c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fd16 	bl	8008f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00c      	beq.n	8008550 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853c:	2b00      	cmp	r3, #0
 800853e:	d007      	beq.n	8008550 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f957 	bl	80087fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f003 0320 	and.w	r3, r3, #32
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00c      	beq.n	8008574 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d007      	beq.n	8008574 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f06f 0220 	mvn.w	r2, #32
 800856c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 fce8 	bl	8008f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008574:	bf00      	nop
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008592:	2b01      	cmp	r3, #1
 8008594:	d101      	bne.n	800859a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008596:	2302      	movs	r3, #2
 8008598:	e048      	b.n	800862c <HAL_TIM_OC_ConfigChannel+0xb0>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2201      	movs	r2, #1
 800859e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b0c      	cmp	r3, #12
 80085a6:	d839      	bhi.n	800861c <HAL_TIM_OC_ConfigChannel+0xa0>
 80085a8:	a201      	add	r2, pc, #4	@ (adr r2, 80085b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80085aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ae:	bf00      	nop
 80085b0:	080085e5 	.word	0x080085e5
 80085b4:	0800861d 	.word	0x0800861d
 80085b8:	0800861d 	.word	0x0800861d
 80085bc:	0800861d 	.word	0x0800861d
 80085c0:	080085f3 	.word	0x080085f3
 80085c4:	0800861d 	.word	0x0800861d
 80085c8:	0800861d 	.word	0x0800861d
 80085cc:	0800861d 	.word	0x0800861d
 80085d0:	08008601 	.word	0x08008601
 80085d4:	0800861d 	.word	0x0800861d
 80085d8:	0800861d 	.word	0x0800861d
 80085dc:	0800861d 	.word	0x0800861d
 80085e0:	0800860f 	.word	0x0800860f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68b9      	ldr	r1, [r7, #8]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 f9be 	bl	800896c <TIM_OC1_SetConfig>
      break;
 80085f0:	e017      	b.n	8008622 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68b9      	ldr	r1, [r7, #8]
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 fa27 	bl	8008a4c <TIM_OC2_SetConfig>
      break;
 80085fe:	e010      	b.n	8008622 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68b9      	ldr	r1, [r7, #8]
 8008606:	4618      	mov	r0, r3
 8008608:	f000 fa96 	bl	8008b38 <TIM_OC3_SetConfig>
      break;
 800860c:	e009      	b.n	8008622 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68b9      	ldr	r1, [r7, #8]
 8008614:	4618      	mov	r0, r3
 8008616:	f000 fb03 	bl	8008c20 <TIM_OC4_SetConfig>
      break;
 800861a:	e002      	b.n	8008622 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	75fb      	strb	r3, [r7, #23]
      break;
 8008620:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800862a:	7dfb      	ldrb	r3, [r7, #23]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3718      	adds	r7, #24
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800863e:	2300      	movs	r3, #0
 8008640:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008648:	2b01      	cmp	r3, #1
 800864a:	d101      	bne.n	8008650 <HAL_TIM_ConfigClockSource+0x1c>
 800864c:	2302      	movs	r3, #2
 800864e:	e0b4      	b.n	80087ba <HAL_TIM_ConfigClockSource+0x186>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2202      	movs	r2, #2
 800865c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800866e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008676:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008688:	d03e      	beq.n	8008708 <HAL_TIM_ConfigClockSource+0xd4>
 800868a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800868e:	f200 8087 	bhi.w	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008692:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008696:	f000 8086 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x172>
 800869a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800869e:	d87f      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086a0:	2b70      	cmp	r3, #112	@ 0x70
 80086a2:	d01a      	beq.n	80086da <HAL_TIM_ConfigClockSource+0xa6>
 80086a4:	2b70      	cmp	r3, #112	@ 0x70
 80086a6:	d87b      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086a8:	2b60      	cmp	r3, #96	@ 0x60
 80086aa:	d050      	beq.n	800874e <HAL_TIM_ConfigClockSource+0x11a>
 80086ac:	2b60      	cmp	r3, #96	@ 0x60
 80086ae:	d877      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086b0:	2b50      	cmp	r3, #80	@ 0x50
 80086b2:	d03c      	beq.n	800872e <HAL_TIM_ConfigClockSource+0xfa>
 80086b4:	2b50      	cmp	r3, #80	@ 0x50
 80086b6:	d873      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086b8:	2b40      	cmp	r3, #64	@ 0x40
 80086ba:	d058      	beq.n	800876e <HAL_TIM_ConfigClockSource+0x13a>
 80086bc:	2b40      	cmp	r3, #64	@ 0x40
 80086be:	d86f      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086c0:	2b30      	cmp	r3, #48	@ 0x30
 80086c2:	d064      	beq.n	800878e <HAL_TIM_ConfigClockSource+0x15a>
 80086c4:	2b30      	cmp	r3, #48	@ 0x30
 80086c6:	d86b      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086c8:	2b20      	cmp	r3, #32
 80086ca:	d060      	beq.n	800878e <HAL_TIM_ConfigClockSource+0x15a>
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	d867      	bhi.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d05c      	beq.n	800878e <HAL_TIM_ConfigClockSource+0x15a>
 80086d4:	2b10      	cmp	r3, #16
 80086d6:	d05a      	beq.n	800878e <HAL_TIM_ConfigClockSource+0x15a>
 80086d8:	e062      	b.n	80087a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80086ea:	f000 fb69 	bl	8008dc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80086fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	609a      	str	r2, [r3, #8]
      break;
 8008706:	e04f      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008718:	f000 fb52 	bl	8008dc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800872a:	609a      	str	r2, [r3, #8]
      break;
 800872c:	e03c      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800873a:	461a      	mov	r2, r3
 800873c:	f000 fac6 	bl	8008ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2150      	movs	r1, #80	@ 0x50
 8008746:	4618      	mov	r0, r3
 8008748:	f000 fb1f 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800874c:	e02c      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800875a:	461a      	mov	r2, r3
 800875c:	f000 fae5 	bl	8008d2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2160      	movs	r1, #96	@ 0x60
 8008766:	4618      	mov	r0, r3
 8008768:	f000 fb0f 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800876c:	e01c      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800877a:	461a      	mov	r2, r3
 800877c:	f000 faa6 	bl	8008ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2140      	movs	r1, #64	@ 0x40
 8008786:	4618      	mov	r0, r3
 8008788:	f000 faff 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800878c:	e00c      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4619      	mov	r1, r3
 8008798:	4610      	mov	r0, r2
 800879a:	f000 faf6 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800879e:	e003      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	73fb      	strb	r3, [r7, #15]
      break;
 80087a4:	e000      	b.n	80087a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80087a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80087b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087c2:	b480      	push	{r7}
 80087c4:	b083      	sub	sp, #12
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087ca:	bf00      	nop
 80087cc:	370c      	adds	r7, #12
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr

080087d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087d6:	b480      	push	{r7}
 80087d8:	b083      	sub	sp, #12
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087de:	bf00      	nop
 80087e0:	370c      	adds	r7, #12
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr

080087ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087ea:	b480      	push	{r7}
 80087ec:	b083      	sub	sp, #12
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087f2:	bf00      	nop
 80087f4:	370c      	adds	r7, #12
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr

080087fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80087fe:	b480      	push	{r7}
 8008800:	b083      	sub	sp, #12
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008806:	bf00      	nop
 8008808:	370c      	adds	r7, #12
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
	...

08008814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a46      	ldr	r2, [pc, #280]	@ (8008940 <TIM_Base_SetConfig+0x12c>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d013      	beq.n	8008854 <TIM_Base_SetConfig+0x40>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008832:	d00f      	beq.n	8008854 <TIM_Base_SetConfig+0x40>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a43      	ldr	r2, [pc, #268]	@ (8008944 <TIM_Base_SetConfig+0x130>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00b      	beq.n	8008854 <TIM_Base_SetConfig+0x40>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a42      	ldr	r2, [pc, #264]	@ (8008948 <TIM_Base_SetConfig+0x134>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d007      	beq.n	8008854 <TIM_Base_SetConfig+0x40>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a41      	ldr	r2, [pc, #260]	@ (800894c <TIM_Base_SetConfig+0x138>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d003      	beq.n	8008854 <TIM_Base_SetConfig+0x40>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a40      	ldr	r2, [pc, #256]	@ (8008950 <TIM_Base_SetConfig+0x13c>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d108      	bne.n	8008866 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800885a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	4313      	orrs	r3, r2
 8008864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a35      	ldr	r2, [pc, #212]	@ (8008940 <TIM_Base_SetConfig+0x12c>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d02b      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008874:	d027      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	4a32      	ldr	r2, [pc, #200]	@ (8008944 <TIM_Base_SetConfig+0x130>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d023      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a31      	ldr	r2, [pc, #196]	@ (8008948 <TIM_Base_SetConfig+0x134>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d01f      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	4a30      	ldr	r2, [pc, #192]	@ (800894c <TIM_Base_SetConfig+0x138>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d01b      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	4a2f      	ldr	r2, [pc, #188]	@ (8008950 <TIM_Base_SetConfig+0x13c>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d017      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4a2e      	ldr	r2, [pc, #184]	@ (8008954 <TIM_Base_SetConfig+0x140>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d013      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a2d      	ldr	r2, [pc, #180]	@ (8008958 <TIM_Base_SetConfig+0x144>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d00f      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a2c      	ldr	r2, [pc, #176]	@ (800895c <TIM_Base_SetConfig+0x148>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d00b      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a2b      	ldr	r2, [pc, #172]	@ (8008960 <TIM_Base_SetConfig+0x14c>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d007      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008964 <TIM_Base_SetConfig+0x150>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d003      	beq.n	80088c6 <TIM_Base_SetConfig+0xb2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a29      	ldr	r2, [pc, #164]	@ (8008968 <TIM_Base_SetConfig+0x154>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d108      	bne.n	80088d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	68fa      	ldr	r2, [r7, #12]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	68fa      	ldr	r2, [r7, #12]
 80088ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	689a      	ldr	r2, [r3, #8]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a10      	ldr	r2, [pc, #64]	@ (8008940 <TIM_Base_SetConfig+0x12c>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d003      	beq.n	800890c <TIM_Base_SetConfig+0xf8>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a12      	ldr	r2, [pc, #72]	@ (8008950 <TIM_Base_SetConfig+0x13c>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d103      	bne.n	8008914 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	691a      	ldr	r2, [r3, #16]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	f003 0301 	and.w	r3, r3, #1
 8008922:	2b01      	cmp	r3, #1
 8008924:	d105      	bne.n	8008932 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	f023 0201 	bic.w	r2, r3, #1
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	611a      	str	r2, [r3, #16]
  }
}
 8008932:	bf00      	nop
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	40010000 	.word	0x40010000
 8008944:	40000400 	.word	0x40000400
 8008948:	40000800 	.word	0x40000800
 800894c:	40000c00 	.word	0x40000c00
 8008950:	40010400 	.word	0x40010400
 8008954:	40014000 	.word	0x40014000
 8008958:	40014400 	.word	0x40014400
 800895c:	40014800 	.word	0x40014800
 8008960:	40001800 	.word	0x40001800
 8008964:	40001c00 	.word	0x40001c00
 8008968:	40002000 	.word	0x40002000

0800896c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800896c:	b480      	push	{r7}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a1b      	ldr	r3, [r3, #32]
 8008980:	f023 0201 	bic.w	r2, r3, #1
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	699b      	ldr	r3, [r3, #24]
 8008992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800899a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f023 0303 	bic.w	r3, r3, #3
 80089a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	f023 0302 	bic.w	r3, r3, #2
 80089b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	697a      	ldr	r2, [r7, #20]
 80089bc:	4313      	orrs	r3, r2
 80089be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a20      	ldr	r2, [pc, #128]	@ (8008a44 <TIM_OC1_SetConfig+0xd8>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d003      	beq.n	80089d0 <TIM_OC1_SetConfig+0x64>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a1f      	ldr	r2, [pc, #124]	@ (8008a48 <TIM_OC1_SetConfig+0xdc>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d10c      	bne.n	80089ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f023 0308 	bic.w	r3, r3, #8
 80089d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	4313      	orrs	r3, r2
 80089e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f023 0304 	bic.w	r3, r3, #4
 80089e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a15      	ldr	r2, [pc, #84]	@ (8008a44 <TIM_OC1_SetConfig+0xd8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_OC1_SetConfig+0x8e>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a14      	ldr	r2, [pc, #80]	@ (8008a48 <TIM_OC1_SetConfig+0xdc>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d111      	bne.n	8008a1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	621a      	str	r2, [r3, #32]
}
 8008a38:	bf00      	nop
 8008a3a:	371c      	adds	r7, #28
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr
 8008a44:	40010000 	.word	0x40010000
 8008a48:	40010400 	.word	0x40010400

08008a4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a1b      	ldr	r3, [r3, #32]
 8008a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6a1b      	ldr	r3, [r3, #32]
 8008a60:	f023 0210 	bic.w	r2, r3, #16
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	021b      	lsls	r3, r3, #8
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	f023 0320 	bic.w	r3, r3, #32
 8008a96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	011b      	lsls	r3, r3, #4
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a22      	ldr	r2, [pc, #136]	@ (8008b30 <TIM_OC2_SetConfig+0xe4>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_OC2_SetConfig+0x68>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a21      	ldr	r2, [pc, #132]	@ (8008b34 <TIM_OC2_SetConfig+0xe8>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d10d      	bne.n	8008ad0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	011b      	lsls	r3, r3, #4
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ace:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a17      	ldr	r2, [pc, #92]	@ (8008b30 <TIM_OC2_SetConfig+0xe4>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d003      	beq.n	8008ae0 <TIM_OC2_SetConfig+0x94>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a16      	ldr	r2, [pc, #88]	@ (8008b34 <TIM_OC2_SetConfig+0xe8>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d113      	bne.n	8008b08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ae6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008aee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	699b      	ldr	r3, [r3, #24]
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	685a      	ldr	r2, [r3, #4]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	621a      	str	r2, [r3, #32]
}
 8008b22:	bf00      	nop
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	40010000 	.word	0x40010000
 8008b34:	40010400 	.word	0x40010400

08008b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b087      	sub	sp, #28
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6a1b      	ldr	r3, [r3, #32]
 8008b4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	69db      	ldr	r3, [r3, #28]
 8008b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f023 0303 	bic.w	r3, r3, #3
 8008b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	021b      	lsls	r3, r3, #8
 8008b88:	697a      	ldr	r2, [r7, #20]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a21      	ldr	r2, [pc, #132]	@ (8008c18 <TIM_OC3_SetConfig+0xe0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d003      	beq.n	8008b9e <TIM_OC3_SetConfig+0x66>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a20      	ldr	r2, [pc, #128]	@ (8008c1c <TIM_OC3_SetConfig+0xe4>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d10d      	bne.n	8008bba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ba4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	021b      	lsls	r3, r3, #8
 8008bac:	697a      	ldr	r2, [r7, #20]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008bb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a16      	ldr	r2, [pc, #88]	@ (8008c18 <TIM_OC3_SetConfig+0xe0>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d003      	beq.n	8008bca <TIM_OC3_SetConfig+0x92>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a15      	ldr	r2, [pc, #84]	@ (8008c1c <TIM_OC3_SetConfig+0xe4>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d113      	bne.n	8008bf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	011b      	lsls	r3, r3, #4
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	011b      	lsls	r3, r3, #4
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	685a      	ldr	r2, [r3, #4]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	621a      	str	r2, [r3, #32]
}
 8008c0c:	bf00      	nop
 8008c0e:	371c      	adds	r7, #28
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	40010000 	.word	0x40010000
 8008c1c:	40010400 	.word	0x40010400

08008c20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008c6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	031b      	lsls	r3, r3, #12
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a12      	ldr	r2, [pc, #72]	@ (8008cc4 <TIM_OC4_SetConfig+0xa4>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d003      	beq.n	8008c88 <TIM_OC4_SetConfig+0x68>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a11      	ldr	r2, [pc, #68]	@ (8008cc8 <TIM_OC4_SetConfig+0xa8>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d109      	bne.n	8008c9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	695b      	ldr	r3, [r3, #20]
 8008c94:	019b      	lsls	r3, r3, #6
 8008c96:	697a      	ldr	r2, [r7, #20]
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685a      	ldr	r2, [r3, #4]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	693a      	ldr	r2, [r7, #16]
 8008cb4:	621a      	str	r2, [r3, #32]
}
 8008cb6:	bf00      	nop
 8008cb8:	371c      	adds	r7, #28
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40010000 	.word	0x40010000
 8008cc8:	40010400 	.word	0x40010400

08008ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6a1b      	ldr	r3, [r3, #32]
 8008cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	f023 0201 	bic.w	r2, r3, #1
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	011b      	lsls	r3, r3, #4
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f023 030a 	bic.w	r3, r3, #10
 8008d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	621a      	str	r2, [r3, #32]
}
 8008d1e:	bf00      	nop
 8008d20:	371c      	adds	r7, #28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b087      	sub	sp, #28
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
 8008d32:	60b9      	str	r1, [r7, #8]
 8008d34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	f023 0210 	bic.w	r2, r3, #16
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	031b      	lsls	r3, r3, #12
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	011b      	lsls	r3, r3, #4
 8008d6c:	697a      	ldr	r2, [r7, #20]
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	693a      	ldr	r2, [r7, #16]
 8008d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	697a      	ldr	r2, [r7, #20]
 8008d7c:	621a      	str	r2, [r3, #32]
}
 8008d7e:	bf00      	nop
 8008d80:	371c      	adds	r7, #28
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b085      	sub	sp, #20
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	f043 0307 	orr.w	r3, r3, #7
 8008dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	609a      	str	r2, [r3, #8]
}
 8008db4:	bf00      	nop
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	021a      	lsls	r2, r3, #8
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	431a      	orrs	r2, r3
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	697a      	ldr	r2, [r7, #20]
 8008df2:	609a      	str	r2, [r3, #8]
}
 8008df4:	bf00      	nop
 8008df6:	371c      	adds	r7, #28
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b087      	sub	sp, #28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	f003 031f 	and.w	r3, r3, #31
 8008e12:	2201      	movs	r2, #1
 8008e14:	fa02 f303 	lsl.w	r3, r2, r3
 8008e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6a1a      	ldr	r2, [r3, #32]
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	43db      	mvns	r3, r3
 8008e22:	401a      	ands	r2, r3
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6a1a      	ldr	r2, [r3, #32]
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f003 031f 	and.w	r3, r3, #31
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	fa01 f303 	lsl.w	r3, r1, r3
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	621a      	str	r2, [r3, #32]
}
 8008e3e:	bf00      	nop
 8008e40:	371c      	adds	r7, #28
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
	...

08008e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d101      	bne.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e60:	2302      	movs	r3, #2
 8008e62:	e05a      	b.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a21      	ldr	r2, [pc, #132]	@ (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d022      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eb0:	d01d      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a1d      	ldr	r2, [pc, #116]	@ (8008f2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d018      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d013      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a1a      	ldr	r2, [pc, #104]	@ (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d00e      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a18      	ldr	r2, [pc, #96]	@ (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d009      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a17      	ldr	r2, [pc, #92]	@ (8008f3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d004      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a15      	ldr	r2, [pc, #84]	@ (8008f40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d10c      	bne.n	8008f08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	68ba      	ldr	r2, [r7, #8]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40010400 	.word	0x40010400
 8008f3c:	40014000 	.word	0x40014000
 8008f40:	40001800 	.word	0x40001800

08008f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f60:	bf00      	nop
 8008f62:	370c      	adds	r7, #12
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b082      	sub	sp, #8
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d101      	bne.n	8008f7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e042      	b.n	8009004 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d106      	bne.n	8008f98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f7fa ff4e 	bl	8003e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2224      	movs	r2, #36	@ 0x24
 8008f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	68da      	ldr	r2, [r3, #12]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fe21 	bl	8009bf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	691a      	ldr	r2, [r3, #16]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	695a      	ldr	r2, [r3, #20]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008fd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68da      	ldr	r2, [r3, #12]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fe4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2220      	movs	r2, #32
 8008ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009002:	2300      	movs	r3, #0
}
 8009004:	4618      	mov	r0, r3
 8009006:	3708      	adds	r7, #8
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009020:	b2db      	uxtb	r3, r3
 8009022:	2b20      	cmp	r3, #32
 8009024:	d112      	bne.n	800904c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d002      	beq.n	8009032 <HAL_UART_Receive_IT+0x26>
 800902c:	88fb      	ldrh	r3, [r7, #6]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d101      	bne.n	8009036 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	e00b      	b.n	800904e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800903c:	88fb      	ldrh	r3, [r7, #6]
 800903e:	461a      	mov	r2, r3
 8009040:	68b9      	ldr	r1, [r7, #8]
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f000 fbd9 	bl	80097fa <UART_Start_Receive_IT>
 8009048:	4603      	mov	r3, r0
 800904a:	e000      	b.n	800904e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800904c:	2302      	movs	r3, #2
  }
}
 800904e:	4618      	mov	r0, r3
 8009050:	3710      	adds	r7, #16
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08c      	sub	sp, #48	@ 0x30
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b20      	cmp	r3, #32
 8009070:	d156      	bne.n	8009120 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <HAL_UART_Transmit_DMA+0x26>
 8009078:	88fb      	ldrh	r3, [r7, #6]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d101      	bne.n	8009082 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	e04f      	b.n	8009122 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	88fa      	ldrh	r2, [r7, #6]
 800908c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	88fa      	ldrh	r2, [r7, #6]
 8009092:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2221      	movs	r2, #33	@ 0x21
 800909e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a6:	4a21      	ldr	r2, [pc, #132]	@ (800912c <HAL_UART_Transmit_DMA+0xd4>)
 80090a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ae:	4a20      	ldr	r2, [pc, #128]	@ (8009130 <HAL_UART_Transmit_DMA+0xd8>)
 80090b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b6:	4a1f      	ldr	r2, [pc, #124]	@ (8009134 <HAL_UART_Transmit_DMA+0xdc>)
 80090b8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090be:	2200      	movs	r2, #0
 80090c0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80090c2:	f107 0308 	add.w	r3, r7, #8
 80090c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80090cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ce:	6819      	ldr	r1, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	3304      	adds	r3, #4
 80090d6:	461a      	mov	r2, r3
 80090d8:	88fb      	ldrh	r3, [r7, #6]
 80090da:	f7fb fb41 	bl	8004760 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80090e6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3314      	adds	r3, #20
 80090ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	e853 3f00 	ldrex	r3, [r3]
 80090f6:	617b      	str	r3, [r7, #20]
   return(result);
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	3314      	adds	r3, #20
 8009106:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009108:	627a      	str	r2, [r7, #36]	@ 0x24
 800910a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910c:	6a39      	ldr	r1, [r7, #32]
 800910e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009110:	e841 2300 	strex	r3, r2, [r1]
 8009114:	61fb      	str	r3, [r7, #28]
   return(result);
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d1e5      	bne.n	80090e8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800911c:	2300      	movs	r3, #0
 800911e:	e000      	b.n	8009122 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009120:	2302      	movs	r3, #2
  }
}
 8009122:	4618      	mov	r0, r3
 8009124:	3730      	adds	r7, #48	@ 0x30
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	080096b1 	.word	0x080096b1
 8009130:	0800974b 	.word	0x0800974b
 8009134:	08009767 	.word	0x08009767

08009138 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b0ba      	sub	sp, #232	@ 0xe8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800915e:	2300      	movs	r3, #0
 8009160:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009164:	2300      	movs	r3, #0
 8009166:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800916a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800916e:	f003 030f 	and.w	r3, r3, #15
 8009172:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009176:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10f      	bne.n	800919e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800917e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009182:	f003 0320 	and.w	r3, r3, #32
 8009186:	2b00      	cmp	r3, #0
 8009188:	d009      	beq.n	800919e <HAL_UART_IRQHandler+0x66>
 800918a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800918e:	f003 0320 	and.w	r3, r3, #32
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fc70 	bl	8009a7c <UART_Receive_IT>
      return;
 800919c:	e25b      	b.n	8009656 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800919e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f000 80de 	beq.w	8009364 <HAL_UART_IRQHandler+0x22c>
 80091a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d106      	bne.n	80091c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80091b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 80d1 	beq.w	8009364 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00b      	beq.n	80091e6 <HAL_UART_IRQHandler+0xae>
 80091ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d005      	beq.n	80091e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091de:	f043 0201 	orr.w	r2, r3, #1
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ea:	f003 0304 	and.w	r3, r3, #4
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00b      	beq.n	800920a <HAL_UART_IRQHandler+0xd2>
 80091f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091f6:	f003 0301 	and.w	r3, r3, #1
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d005      	beq.n	800920a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009202:	f043 0202 	orr.w	r2, r3, #2
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800920a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800920e:	f003 0302 	and.w	r3, r3, #2
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00b      	beq.n	800922e <HAL_UART_IRQHandler+0xf6>
 8009216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b00      	cmp	r3, #0
 8009220:	d005      	beq.n	800922e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009226:	f043 0204 	orr.w	r2, r3, #4
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800922e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009232:	f003 0308 	and.w	r3, r3, #8
 8009236:	2b00      	cmp	r3, #0
 8009238:	d011      	beq.n	800925e <HAL_UART_IRQHandler+0x126>
 800923a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800923e:	f003 0320 	and.w	r3, r3, #32
 8009242:	2b00      	cmp	r3, #0
 8009244:	d105      	bne.n	8009252 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	2b00      	cmp	r3, #0
 8009250:	d005      	beq.n	800925e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009256:	f043 0208 	orr.w	r2, r3, #8
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009262:	2b00      	cmp	r3, #0
 8009264:	f000 81f2 	beq.w	800964c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800926c:	f003 0320 	and.w	r3, r3, #32
 8009270:	2b00      	cmp	r3, #0
 8009272:	d008      	beq.n	8009286 <HAL_UART_IRQHandler+0x14e>
 8009274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009278:	f003 0320 	and.w	r3, r3, #32
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fbfb 	bl	8009a7c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	695b      	ldr	r3, [r3, #20]
 800928c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009290:	2b40      	cmp	r3, #64	@ 0x40
 8009292:	bf0c      	ite	eq
 8009294:	2301      	moveq	r3, #1
 8009296:	2300      	movne	r3, #0
 8009298:	b2db      	uxtb	r3, r3
 800929a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092a2:	f003 0308 	and.w	r3, r3, #8
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d103      	bne.n	80092b2 <HAL_UART_IRQHandler+0x17a>
 80092aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d04f      	beq.n	8009352 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 fb03 	bl	80098be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092c2:	2b40      	cmp	r3, #64	@ 0x40
 80092c4:	d141      	bne.n	800934a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3314      	adds	r3, #20
 80092cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092d4:	e853 3f00 	ldrex	r3, [r3]
 80092d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80092dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	3314      	adds	r3, #20
 80092ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80092f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80092f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80092fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009302:	e841 2300 	strex	r3, r2, [r1]
 8009306:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800930a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1d9      	bne.n	80092c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009316:	2b00      	cmp	r3, #0
 8009318:	d013      	beq.n	8009342 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800931e:	4a7e      	ldr	r2, [pc, #504]	@ (8009518 <HAL_UART_IRQHandler+0x3e0>)
 8009320:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009326:	4618      	mov	r0, r3
 8009328:	f7fb fae2 	bl	80048f0 <HAL_DMA_Abort_IT>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d016      	beq.n	8009360 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009336:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800933c:	4610      	mov	r0, r2
 800933e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009340:	e00e      	b.n	8009360 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f99e 	bl	8009684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009348:	e00a      	b.n	8009360 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 f99a 	bl	8009684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009350:	e006      	b.n	8009360 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f996 	bl	8009684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800935e:	e175      	b.n	800964c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009360:	bf00      	nop
    return;
 8009362:	e173      	b.n	800964c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009368:	2b01      	cmp	r3, #1
 800936a:	f040 814f 	bne.w	800960c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800936e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009372:	f003 0310 	and.w	r3, r3, #16
 8009376:	2b00      	cmp	r3, #0
 8009378:	f000 8148 	beq.w	800960c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800937c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009380:	f003 0310 	and.w	r3, r3, #16
 8009384:	2b00      	cmp	r3, #0
 8009386:	f000 8141 	beq.w	800960c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800938a:	2300      	movs	r3, #0
 800938c:	60bb      	str	r3, [r7, #8]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	60bb      	str	r3, [r7, #8]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	60bb      	str	r3, [r7, #8]
 800939e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	695b      	ldr	r3, [r3, #20]
 80093a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093aa:	2b40      	cmp	r3, #64	@ 0x40
 80093ac:	f040 80b6 	bne.w	800951c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 8145 	beq.w	8009650 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093ce:	429a      	cmp	r2, r3
 80093d0:	f080 813e 	bcs.w	8009650 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093da:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e0:	69db      	ldr	r3, [r3, #28]
 80093e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093e6:	f000 8088 	beq.w	80094fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	330c      	adds	r3, #12
 80093f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093f8:	e853 3f00 	ldrex	r3, [r3]
 80093fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	330c      	adds	r3, #12
 8009412:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009416:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800941a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009422:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009426:	e841 2300 	strex	r3, r2, [r1]
 800942a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800942e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009432:	2b00      	cmp	r3, #0
 8009434:	d1d9      	bne.n	80093ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	3314      	adds	r3, #20
 800943c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009440:	e853 3f00 	ldrex	r3, [r3]
 8009444:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009446:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009448:	f023 0301 	bic.w	r3, r3, #1
 800944c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	3314      	adds	r3, #20
 8009456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800945a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800945e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009460:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009462:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009466:	e841 2300 	strex	r3, r2, [r1]
 800946a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800946c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800946e:	2b00      	cmp	r3, #0
 8009470:	d1e1      	bne.n	8009436 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	3314      	adds	r3, #20
 8009478:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800947c:	e853 3f00 	ldrex	r3, [r3]
 8009480:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009484:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009488:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3314      	adds	r3, #20
 8009492:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009496:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009498:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800949c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800949e:	e841 2300 	strex	r3, r2, [r1]
 80094a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80094a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1e3      	bne.n	8009472 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2220      	movs	r2, #32
 80094ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	330c      	adds	r3, #12
 80094be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094c2:	e853 3f00 	ldrex	r3, [r3]
 80094c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094ca:	f023 0310 	bic.w	r3, r3, #16
 80094ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	330c      	adds	r3, #12
 80094d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80094dc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80094de:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094e4:	e841 2300 	strex	r3, r2, [r1]
 80094e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1e3      	bne.n	80094b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f4:	4618      	mov	r0, r3
 80094f6:	f7fb f98b 	bl	8004810 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2202      	movs	r2, #2
 80094fe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009508:	b29b      	uxth	r3, r3
 800950a:	1ad3      	subs	r3, r2, r3
 800950c:	b29b      	uxth	r3, r3
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 f8c1 	bl	8009698 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009516:	e09b      	b.n	8009650 <HAL_UART_IRQHandler+0x518>
 8009518:	08009985 	.word	0x08009985
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009524:	b29b      	uxth	r3, r3
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009530:	b29b      	uxth	r3, r3
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 808e 	beq.w	8009654 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009538:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800953c:	2b00      	cmp	r3, #0
 800953e:	f000 8089 	beq.w	8009654 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	330c      	adds	r3, #12
 8009548:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	e853 3f00 	ldrex	r3, [r3]
 8009550:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009554:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009558:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	330c      	adds	r3, #12
 8009562:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009566:	647a      	str	r2, [r7, #68]	@ 0x44
 8009568:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800956c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800956e:	e841 2300 	strex	r3, r2, [r1]
 8009572:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1e3      	bne.n	8009542 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3314      	adds	r3, #20
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009584:	e853 3f00 	ldrex	r3, [r3]
 8009588:	623b      	str	r3, [r7, #32]
   return(result);
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	f023 0301 	bic.w	r3, r3, #1
 8009590:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	3314      	adds	r3, #20
 800959a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800959e:	633a      	str	r2, [r7, #48]	@ 0x30
 80095a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e3      	bne.n	800957a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2220      	movs	r2, #32
 80095b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	330c      	adds	r3, #12
 80095c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f023 0310 	bic.w	r3, r3, #16
 80095d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	330c      	adds	r3, #12
 80095e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80095e4:	61fa      	str	r2, [r7, #28]
 80095e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	69b9      	ldr	r1, [r7, #24]
 80095ea:	69fa      	ldr	r2, [r7, #28]
 80095ec:	e841 2300 	strex	r3, r2, [r1]
 80095f0:	617b      	str	r3, [r7, #20]
   return(result);
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1e3      	bne.n	80095c0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2202      	movs	r2, #2
 80095fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80095fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009602:	4619      	mov	r1, r3
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 f847 	bl	8009698 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800960a:	e023      	b.n	8009654 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800960c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009614:	2b00      	cmp	r3, #0
 8009616:	d009      	beq.n	800962c <HAL_UART_IRQHandler+0x4f4>
 8009618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800961c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009620:	2b00      	cmp	r3, #0
 8009622:	d003      	beq.n	800962c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 f9c1 	bl	80099ac <UART_Transmit_IT>
    return;
 800962a:	e014      	b.n	8009656 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800962c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00e      	beq.n	8009656 <HAL_UART_IRQHandler+0x51e>
 8009638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800963c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 fa01 	bl	8009a4c <UART_EndTransmit_IT>
    return;
 800964a:	e004      	b.n	8009656 <HAL_UART_IRQHandler+0x51e>
    return;
 800964c:	bf00      	nop
 800964e:	e002      	b.n	8009656 <HAL_UART_IRQHandler+0x51e>
      return;
 8009650:	bf00      	nop
 8009652:	e000      	b.n	8009656 <HAL_UART_IRQHandler+0x51e>
      return;
 8009654:	bf00      	nop
  }
}
 8009656:	37e8      	adds	r7, #232	@ 0xe8
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009678:	bf00      	nop
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800968c:	bf00      	nop
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	460b      	mov	r3, r1
 80096a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096a4:	bf00      	nop
 80096a6:	370c      	adds	r7, #12
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b090      	sub	sp, #64	@ 0x40
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d137      	bne.n	800973c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80096cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ce:	2200      	movs	r2, #0
 80096d0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3314      	adds	r3, #20
 80096d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096dc:	e853 3f00 	ldrex	r3, [r3]
 80096e0:	623b      	str	r3, [r7, #32]
   return(result);
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	3314      	adds	r3, #20
 80096f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80096f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80096f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096fa:	e841 2300 	strex	r3, r2, [r1]
 80096fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009702:	2b00      	cmp	r3, #0
 8009704:	d1e5      	bne.n	80096d2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	330c      	adds	r3, #12
 800970c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	e853 3f00 	ldrex	r3, [r3]
 8009714:	60fb      	str	r3, [r7, #12]
   return(result);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800971c:	637b      	str	r3, [r7, #52]	@ 0x34
 800971e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	330c      	adds	r3, #12
 8009724:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009726:	61fa      	str	r2, [r7, #28]
 8009728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972a:	69b9      	ldr	r1, [r7, #24]
 800972c:	69fa      	ldr	r2, [r7, #28]
 800972e:	e841 2300 	strex	r3, r2, [r1]
 8009732:	617b      	str	r3, [r7, #20]
   return(result);
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1e5      	bne.n	8009706 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800973a:	e002      	b.n	8009742 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800973c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800973e:	f7ff ff8d 	bl	800965c <HAL_UART_TxCpltCallback>
}
 8009742:	bf00      	nop
 8009744:	3740      	adds	r7, #64	@ 0x40
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}

0800974a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b084      	sub	sp, #16
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009756:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009758:	68f8      	ldr	r0, [r7, #12]
 800975a:	f7ff ff89 	bl	8009670 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800975e:	bf00      	nop
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009776:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	695b      	ldr	r3, [r3, #20]
 800977e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009782:	2b80      	cmp	r3, #128	@ 0x80
 8009784:	bf0c      	ite	eq
 8009786:	2301      	moveq	r3, #1
 8009788:	2300      	movne	r3, #0
 800978a:	b2db      	uxtb	r3, r3
 800978c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b21      	cmp	r3, #33	@ 0x21
 8009798:	d108      	bne.n	80097ac <UART_DMAError+0x46>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d005      	beq.n	80097ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2200      	movs	r2, #0
 80097a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80097a6:	68b8      	ldr	r0, [r7, #8]
 80097a8:	f000 f861 	bl	800986e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	695b      	ldr	r3, [r3, #20]
 80097b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097b6:	2b40      	cmp	r3, #64	@ 0x40
 80097b8:	bf0c      	ite	eq
 80097ba:	2301      	moveq	r3, #1
 80097bc:	2300      	movne	r3, #0
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	2b22      	cmp	r3, #34	@ 0x22
 80097cc:	d108      	bne.n	80097e0 <UART_DMAError+0x7a>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d005      	beq.n	80097e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2200      	movs	r2, #0
 80097d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80097da:	68b8      	ldr	r0, [r7, #8]
 80097dc:	f000 f86f 	bl	80098be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097e4:	f043 0210 	orr.w	r2, r3, #16
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097ec:	68b8      	ldr	r0, [r7, #8]
 80097ee:	f7ff ff49 	bl	8009684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097f2:	bf00      	nop
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b085      	sub	sp, #20
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
 8009802:	60b9      	str	r1, [r7, #8]
 8009804:	4613      	mov	r3, r2
 8009806:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	88fa      	ldrh	r2, [r7, #6]
 8009812:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	88fa      	ldrh	r2, [r7, #6]
 8009818:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2200      	movs	r2, #0
 800981e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2222      	movs	r2, #34	@ 0x22
 8009824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	691b      	ldr	r3, [r3, #16]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d007      	beq.n	8009840 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800983e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	695a      	ldr	r2, [r3, #20]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f042 0201 	orr.w	r2, r2, #1
 800984e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	68da      	ldr	r2, [r3, #12]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f042 0220 	orr.w	r2, r2, #32
 800985e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3714      	adds	r7, #20
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr

0800986e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800986e:	b480      	push	{r7}
 8009870:	b089      	sub	sp, #36	@ 0x24
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	330c      	adds	r3, #12
 800987c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	e853 3f00 	ldrex	r3, [r3]
 8009884:	60bb      	str	r3, [r7, #8]
   return(result);
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800988c:	61fb      	str	r3, [r7, #28]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	330c      	adds	r3, #12
 8009894:	69fa      	ldr	r2, [r7, #28]
 8009896:	61ba      	str	r2, [r7, #24]
 8009898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989a:	6979      	ldr	r1, [r7, #20]
 800989c:	69ba      	ldr	r2, [r7, #24]
 800989e:	e841 2300 	strex	r3, r2, [r1]
 80098a2:	613b      	str	r3, [r7, #16]
   return(result);
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1e5      	bne.n	8009876 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2220      	movs	r2, #32
 80098ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80098b2:	bf00      	nop
 80098b4:	3724      	adds	r7, #36	@ 0x24
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr

080098be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098be:	b480      	push	{r7}
 80098c0:	b095      	sub	sp, #84	@ 0x54
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	330c      	adds	r3, #12
 80098cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098d0:	e853 3f00 	ldrex	r3, [r3]
 80098d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80098d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	330c      	adds	r3, #12
 80098e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80098e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098ee:	e841 2300 	strex	r3, r2, [r1]
 80098f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1e5      	bne.n	80098c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	3314      	adds	r3, #20
 8009900:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009902:	6a3b      	ldr	r3, [r7, #32]
 8009904:	e853 3f00 	ldrex	r3, [r3]
 8009908:	61fb      	str	r3, [r7, #28]
   return(result);
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	f023 0301 	bic.w	r3, r3, #1
 8009910:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	3314      	adds	r3, #20
 8009918:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800991a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800991c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009920:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009922:	e841 2300 	strex	r3, r2, [r1]
 8009926:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992a:	2b00      	cmp	r3, #0
 800992c:	d1e5      	bne.n	80098fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009932:	2b01      	cmp	r3, #1
 8009934:	d119      	bne.n	800996a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	330c      	adds	r3, #12
 800993c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	e853 3f00 	ldrex	r3, [r3]
 8009944:	60bb      	str	r3, [r7, #8]
   return(result);
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f023 0310 	bic.w	r3, r3, #16
 800994c:	647b      	str	r3, [r7, #68]	@ 0x44
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	330c      	adds	r3, #12
 8009954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009956:	61ba      	str	r2, [r7, #24]
 8009958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800995a:	6979      	ldr	r1, [r7, #20]
 800995c:	69ba      	ldr	r2, [r7, #24]
 800995e:	e841 2300 	strex	r3, r2, [r1]
 8009962:	613b      	str	r3, [r7, #16]
   return(result);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1e5      	bne.n	8009936 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2220      	movs	r2, #32
 800996e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009978:	bf00      	nop
 800997a:	3754      	adds	r7, #84	@ 0x54
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009990:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2200      	movs	r2, #0
 8009996:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f7ff fe70 	bl	8009684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a4:	bf00      	nop
 80099a6:	3710      	adds	r7, #16
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}

080099ac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b21      	cmp	r3, #33	@ 0x21
 80099be:	d13e      	bne.n	8009a3e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	689b      	ldr	r3, [r3, #8]
 80099c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099c8:	d114      	bne.n	80099f4 <UART_Transmit_IT+0x48>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d110      	bne.n	80099f4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	881b      	ldrh	r3, [r3, #0]
 80099dc:	461a      	mov	r2, r3
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099e6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6a1b      	ldr	r3, [r3, #32]
 80099ec:	1c9a      	adds	r2, r3, #2
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	621a      	str	r2, [r3, #32]
 80099f2:	e008      	b.n	8009a06 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a1b      	ldr	r3, [r3, #32]
 80099f8:	1c59      	adds	r1, r3, #1
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	6211      	str	r1, [r2, #32]
 80099fe:	781a      	ldrb	r2, [r3, #0]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	3b01      	subs	r3, #1
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	4619      	mov	r1, r3
 8009a14:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10f      	bne.n	8009a3a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	68da      	ldr	r2, [r3, #12]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009a28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	68da      	ldr	r2, [r3, #12]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	e000      	b.n	8009a40 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009a3e:	2302      	movs	r3, #2
  }
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68da      	ldr	r2, [r3, #12]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a62:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2220      	movs	r2, #32
 8009a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f7ff fdf5 	bl	800965c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b08c      	sub	sp, #48	@ 0x30
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	2b22      	cmp	r3, #34	@ 0x22
 8009a8e:	f040 80ae 	bne.w	8009bee <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a9a:	d117      	bne.n	8009acc <UART_Receive_IT+0x50>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d113      	bne.n	8009acc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aac:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aba:	b29a      	uxth	r2, r3
 8009abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009abe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac4:	1c9a      	adds	r2, r3, #2
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	629a      	str	r2, [r3, #40]	@ 0x28
 8009aca:	e026      	b.n	8009b1a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ade:	d007      	beq.n	8009af0 <UART_Receive_IT+0x74>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d10a      	bne.n	8009afe <UART_Receive_IT+0x82>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	691b      	ldr	r3, [r3, #16]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d106      	bne.n	8009afe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afa:	701a      	strb	r2, [r3, #0]
 8009afc:	e008      	b.n	8009b10 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b0a:	b2da      	uxtb	r2, r3
 8009b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b0e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b14:	1c5a      	adds	r2, r3, #1
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009b1e:	b29b      	uxth	r3, r3
 8009b20:	3b01      	subs	r3, #1
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	4619      	mov	r1, r3
 8009b28:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d15d      	bne.n	8009bea <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	68da      	ldr	r2, [r3, #12]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f022 0220 	bic.w	r2, r2, #32
 8009b3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	68da      	ldr	r2, [r3, #12]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	695a      	ldr	r2, [r3, #20]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f022 0201 	bic.w	r2, r2, #1
 8009b5c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2220      	movs	r2, #32
 8009b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d135      	bne.n	8009be0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	330c      	adds	r3, #12
 8009b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	e853 3f00 	ldrex	r3, [r3]
 8009b88:	613b      	str	r3, [r7, #16]
   return(result);
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	f023 0310 	bic.w	r3, r3, #16
 8009b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	330c      	adds	r3, #12
 8009b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b9a:	623a      	str	r2, [r7, #32]
 8009b9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9e:	69f9      	ldr	r1, [r7, #28]
 8009ba0:	6a3a      	ldr	r2, [r7, #32]
 8009ba2:	e841 2300 	strex	r3, r2, [r1]
 8009ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1e5      	bne.n	8009b7a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 0310 	and.w	r3, r3, #16
 8009bb8:	2b10      	cmp	r3, #16
 8009bba:	d10a      	bne.n	8009bd2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	60fb      	str	r3, [r7, #12]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	60fb      	str	r3, [r7, #12]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7ff fd5d 	bl	8009698 <HAL_UARTEx_RxEventCallback>
 8009bde:	e002      	b.n	8009be6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f7f8 fed7 	bl	8002994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e002      	b.n	8009bf0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009bea:	2300      	movs	r3, #0
 8009bec:	e000      	b.n	8009bf0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009bee:	2302      	movs	r3, #2
  }
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3730      	adds	r7, #48	@ 0x30
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009bfc:	b0c0      	sub	sp, #256	@ 0x100
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	691b      	ldr	r3, [r3, #16]
 8009c0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c14:	68d9      	ldr	r1, [r3, #12]
 8009c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	ea40 0301 	orr.w	r3, r0, r1
 8009c20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c26:	689a      	ldr	r2, [r3, #8]
 8009c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c2c:	691b      	ldr	r3, [r3, #16]
 8009c2e:	431a      	orrs	r2, r3
 8009c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	431a      	orrs	r2, r3
 8009c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c3c:	69db      	ldr	r3, [r3, #28]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	68db      	ldr	r3, [r3, #12]
 8009c4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009c50:	f021 010c 	bic.w	r1, r1, #12
 8009c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009c5e:	430b      	orrs	r3, r1
 8009c60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	695b      	ldr	r3, [r3, #20]
 8009c6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c72:	6999      	ldr	r1, [r3, #24]
 8009c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	ea40 0301 	orr.w	r3, r0, r1
 8009c7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	4b8f      	ldr	r3, [pc, #572]	@ (8009ec4 <UART_SetConfig+0x2cc>)
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d005      	beq.n	8009c98 <UART_SetConfig+0xa0>
 8009c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	4b8d      	ldr	r3, [pc, #564]	@ (8009ec8 <UART_SetConfig+0x2d0>)
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d104      	bne.n	8009ca2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c98:	f7fd f958 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8009c9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009ca0:	e003      	b.n	8009caa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009ca2:	f7fd f93f 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8009ca6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cae:	69db      	ldr	r3, [r3, #28]
 8009cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cb4:	f040 810c 	bne.w	8009ed0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009cb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009cc2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009cc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009cca:	4622      	mov	r2, r4
 8009ccc:	462b      	mov	r3, r5
 8009cce:	1891      	adds	r1, r2, r2
 8009cd0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009cd2:	415b      	adcs	r3, r3
 8009cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009cda:	4621      	mov	r1, r4
 8009cdc:	eb12 0801 	adds.w	r8, r2, r1
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	eb43 0901 	adc.w	r9, r3, r1
 8009ce6:	f04f 0200 	mov.w	r2, #0
 8009cea:	f04f 0300 	mov.w	r3, #0
 8009cee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009cf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009cf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009cfa:	4690      	mov	r8, r2
 8009cfc:	4699      	mov	r9, r3
 8009cfe:	4623      	mov	r3, r4
 8009d00:	eb18 0303 	adds.w	r3, r8, r3
 8009d04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009d08:	462b      	mov	r3, r5
 8009d0a:	eb49 0303 	adc.w	r3, r9, r3
 8009d0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009d1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009d22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009d26:	460b      	mov	r3, r1
 8009d28:	18db      	adds	r3, r3, r3
 8009d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	eb42 0303 	adc.w	r3, r2, r3
 8009d32:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009d38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009d3c:	f7f6 ff84 	bl	8000c48 <__aeabi_uldivmod>
 8009d40:	4602      	mov	r2, r0
 8009d42:	460b      	mov	r3, r1
 8009d44:	4b61      	ldr	r3, [pc, #388]	@ (8009ecc <UART_SetConfig+0x2d4>)
 8009d46:	fba3 2302 	umull	r2, r3, r3, r2
 8009d4a:	095b      	lsrs	r3, r3, #5
 8009d4c:	011c      	lsls	r4, r3, #4
 8009d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d52:	2200      	movs	r2, #0
 8009d54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009d58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009d5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009d60:	4642      	mov	r2, r8
 8009d62:	464b      	mov	r3, r9
 8009d64:	1891      	adds	r1, r2, r2
 8009d66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009d68:	415b      	adcs	r3, r3
 8009d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009d70:	4641      	mov	r1, r8
 8009d72:	eb12 0a01 	adds.w	sl, r2, r1
 8009d76:	4649      	mov	r1, r9
 8009d78:	eb43 0b01 	adc.w	fp, r3, r1
 8009d7c:	f04f 0200 	mov.w	r2, #0
 8009d80:	f04f 0300 	mov.w	r3, #0
 8009d84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009d88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009d8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d90:	4692      	mov	sl, r2
 8009d92:	469b      	mov	fp, r3
 8009d94:	4643      	mov	r3, r8
 8009d96:	eb1a 0303 	adds.w	r3, sl, r3
 8009d9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d9e:	464b      	mov	r3, r9
 8009da0:	eb4b 0303 	adc.w	r3, fp, r3
 8009da4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009db4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009db8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	18db      	adds	r3, r3, r3
 8009dc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	eb42 0303 	adc.w	r3, r2, r3
 8009dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009dce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009dd2:	f7f6 ff39 	bl	8000c48 <__aeabi_uldivmod>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4611      	mov	r1, r2
 8009ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8009ecc <UART_SetConfig+0x2d4>)
 8009dde:	fba3 2301 	umull	r2, r3, r3, r1
 8009de2:	095b      	lsrs	r3, r3, #5
 8009de4:	2264      	movs	r2, #100	@ 0x64
 8009de6:	fb02 f303 	mul.w	r3, r2, r3
 8009dea:	1acb      	subs	r3, r1, r3
 8009dec:	00db      	lsls	r3, r3, #3
 8009dee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009df2:	4b36      	ldr	r3, [pc, #216]	@ (8009ecc <UART_SetConfig+0x2d4>)
 8009df4:	fba3 2302 	umull	r2, r3, r3, r2
 8009df8:	095b      	lsrs	r3, r3, #5
 8009dfa:	005b      	lsls	r3, r3, #1
 8009dfc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009e00:	441c      	add	r4, r3
 8009e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e06:	2200      	movs	r2, #0
 8009e08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009e10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009e14:	4642      	mov	r2, r8
 8009e16:	464b      	mov	r3, r9
 8009e18:	1891      	adds	r1, r2, r2
 8009e1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009e1c:	415b      	adcs	r3, r3
 8009e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009e24:	4641      	mov	r1, r8
 8009e26:	1851      	adds	r1, r2, r1
 8009e28:	6339      	str	r1, [r7, #48]	@ 0x30
 8009e2a:	4649      	mov	r1, r9
 8009e2c:	414b      	adcs	r3, r1
 8009e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e30:	f04f 0200 	mov.w	r2, #0
 8009e34:	f04f 0300 	mov.w	r3, #0
 8009e38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009e3c:	4659      	mov	r1, fp
 8009e3e:	00cb      	lsls	r3, r1, #3
 8009e40:	4651      	mov	r1, sl
 8009e42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e46:	4651      	mov	r1, sl
 8009e48:	00ca      	lsls	r2, r1, #3
 8009e4a:	4610      	mov	r0, r2
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4603      	mov	r3, r0
 8009e50:	4642      	mov	r2, r8
 8009e52:	189b      	adds	r3, r3, r2
 8009e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e58:	464b      	mov	r3, r9
 8009e5a:	460a      	mov	r2, r1
 8009e5c:	eb42 0303 	adc.w	r3, r2, r3
 8009e60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009e70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009e74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009e78:	460b      	mov	r3, r1
 8009e7a:	18db      	adds	r3, r3, r3
 8009e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e7e:	4613      	mov	r3, r2
 8009e80:	eb42 0303 	adc.w	r3, r2, r3
 8009e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009e8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009e8e:	f7f6 fedb 	bl	8000c48 <__aeabi_uldivmod>
 8009e92:	4602      	mov	r2, r0
 8009e94:	460b      	mov	r3, r1
 8009e96:	4b0d      	ldr	r3, [pc, #52]	@ (8009ecc <UART_SetConfig+0x2d4>)
 8009e98:	fba3 1302 	umull	r1, r3, r3, r2
 8009e9c:	095b      	lsrs	r3, r3, #5
 8009e9e:	2164      	movs	r1, #100	@ 0x64
 8009ea0:	fb01 f303 	mul.w	r3, r1, r3
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	00db      	lsls	r3, r3, #3
 8009ea8:	3332      	adds	r3, #50	@ 0x32
 8009eaa:	4a08      	ldr	r2, [pc, #32]	@ (8009ecc <UART_SetConfig+0x2d4>)
 8009eac:	fba2 2303 	umull	r2, r3, r2, r3
 8009eb0:	095b      	lsrs	r3, r3, #5
 8009eb2:	f003 0207 	and.w	r2, r3, #7
 8009eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4422      	add	r2, r4
 8009ebe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009ec0:	e106      	b.n	800a0d0 <UART_SetConfig+0x4d8>
 8009ec2:	bf00      	nop
 8009ec4:	40011000 	.word	0x40011000
 8009ec8:	40011400 	.word	0x40011400
 8009ecc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ed0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009eda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009ede:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009ee2:	4642      	mov	r2, r8
 8009ee4:	464b      	mov	r3, r9
 8009ee6:	1891      	adds	r1, r2, r2
 8009ee8:	6239      	str	r1, [r7, #32]
 8009eea:	415b      	adcs	r3, r3
 8009eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8009eee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009ef2:	4641      	mov	r1, r8
 8009ef4:	1854      	adds	r4, r2, r1
 8009ef6:	4649      	mov	r1, r9
 8009ef8:	eb43 0501 	adc.w	r5, r3, r1
 8009efc:	f04f 0200 	mov.w	r2, #0
 8009f00:	f04f 0300 	mov.w	r3, #0
 8009f04:	00eb      	lsls	r3, r5, #3
 8009f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f0a:	00e2      	lsls	r2, r4, #3
 8009f0c:	4614      	mov	r4, r2
 8009f0e:	461d      	mov	r5, r3
 8009f10:	4643      	mov	r3, r8
 8009f12:	18e3      	adds	r3, r4, r3
 8009f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009f18:	464b      	mov	r3, r9
 8009f1a:	eb45 0303 	adc.w	r3, r5, r3
 8009f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009f32:	f04f 0200 	mov.w	r2, #0
 8009f36:	f04f 0300 	mov.w	r3, #0
 8009f3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009f3e:	4629      	mov	r1, r5
 8009f40:	008b      	lsls	r3, r1, #2
 8009f42:	4621      	mov	r1, r4
 8009f44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f48:	4621      	mov	r1, r4
 8009f4a:	008a      	lsls	r2, r1, #2
 8009f4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009f50:	f7f6 fe7a 	bl	8000c48 <__aeabi_uldivmod>
 8009f54:	4602      	mov	r2, r0
 8009f56:	460b      	mov	r3, r1
 8009f58:	4b60      	ldr	r3, [pc, #384]	@ (800a0dc <UART_SetConfig+0x4e4>)
 8009f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8009f5e:	095b      	lsrs	r3, r3, #5
 8009f60:	011c      	lsls	r4, r3, #4
 8009f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f66:	2200      	movs	r2, #0
 8009f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009f70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009f74:	4642      	mov	r2, r8
 8009f76:	464b      	mov	r3, r9
 8009f78:	1891      	adds	r1, r2, r2
 8009f7a:	61b9      	str	r1, [r7, #24]
 8009f7c:	415b      	adcs	r3, r3
 8009f7e:	61fb      	str	r3, [r7, #28]
 8009f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009f84:	4641      	mov	r1, r8
 8009f86:	1851      	adds	r1, r2, r1
 8009f88:	6139      	str	r1, [r7, #16]
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	414b      	adcs	r3, r1
 8009f8e:	617b      	str	r3, [r7, #20]
 8009f90:	f04f 0200 	mov.w	r2, #0
 8009f94:	f04f 0300 	mov.w	r3, #0
 8009f98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009f9c:	4659      	mov	r1, fp
 8009f9e:	00cb      	lsls	r3, r1, #3
 8009fa0:	4651      	mov	r1, sl
 8009fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fa6:	4651      	mov	r1, sl
 8009fa8:	00ca      	lsls	r2, r1, #3
 8009faa:	4610      	mov	r0, r2
 8009fac:	4619      	mov	r1, r3
 8009fae:	4603      	mov	r3, r0
 8009fb0:	4642      	mov	r2, r8
 8009fb2:	189b      	adds	r3, r3, r2
 8009fb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009fb8:	464b      	mov	r3, r9
 8009fba:	460a      	mov	r2, r1
 8009fbc:	eb42 0303 	adc.w	r3, r2, r3
 8009fc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009fce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009fd0:	f04f 0200 	mov.w	r2, #0
 8009fd4:	f04f 0300 	mov.w	r3, #0
 8009fd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009fdc:	4649      	mov	r1, r9
 8009fde:	008b      	lsls	r3, r1, #2
 8009fe0:	4641      	mov	r1, r8
 8009fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009fe6:	4641      	mov	r1, r8
 8009fe8:	008a      	lsls	r2, r1, #2
 8009fea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009fee:	f7f6 fe2b 	bl	8000c48 <__aeabi_uldivmod>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	4b38      	ldr	r3, [pc, #224]	@ (800a0dc <UART_SetConfig+0x4e4>)
 8009ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8009ffe:	095b      	lsrs	r3, r3, #5
 800a000:	2264      	movs	r2, #100	@ 0x64
 800a002:	fb02 f303 	mul.w	r3, r2, r3
 800a006:	1acb      	subs	r3, r1, r3
 800a008:	011b      	lsls	r3, r3, #4
 800a00a:	3332      	adds	r3, #50	@ 0x32
 800a00c:	4a33      	ldr	r2, [pc, #204]	@ (800a0dc <UART_SetConfig+0x4e4>)
 800a00e:	fba2 2303 	umull	r2, r3, r2, r3
 800a012:	095b      	lsrs	r3, r3, #5
 800a014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a018:	441c      	add	r4, r3
 800a01a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a01e:	2200      	movs	r2, #0
 800a020:	673b      	str	r3, [r7, #112]	@ 0x70
 800a022:	677a      	str	r2, [r7, #116]	@ 0x74
 800a024:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a028:	4642      	mov	r2, r8
 800a02a:	464b      	mov	r3, r9
 800a02c:	1891      	adds	r1, r2, r2
 800a02e:	60b9      	str	r1, [r7, #8]
 800a030:	415b      	adcs	r3, r3
 800a032:	60fb      	str	r3, [r7, #12]
 800a034:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a038:	4641      	mov	r1, r8
 800a03a:	1851      	adds	r1, r2, r1
 800a03c:	6039      	str	r1, [r7, #0]
 800a03e:	4649      	mov	r1, r9
 800a040:	414b      	adcs	r3, r1
 800a042:	607b      	str	r3, [r7, #4]
 800a044:	f04f 0200 	mov.w	r2, #0
 800a048:	f04f 0300 	mov.w	r3, #0
 800a04c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a050:	4659      	mov	r1, fp
 800a052:	00cb      	lsls	r3, r1, #3
 800a054:	4651      	mov	r1, sl
 800a056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a05a:	4651      	mov	r1, sl
 800a05c:	00ca      	lsls	r2, r1, #3
 800a05e:	4610      	mov	r0, r2
 800a060:	4619      	mov	r1, r3
 800a062:	4603      	mov	r3, r0
 800a064:	4642      	mov	r2, r8
 800a066:	189b      	adds	r3, r3, r2
 800a068:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a06a:	464b      	mov	r3, r9
 800a06c:	460a      	mov	r2, r1
 800a06e:	eb42 0303 	adc.w	r3, r2, r3
 800a072:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a07e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a080:	f04f 0200 	mov.w	r2, #0
 800a084:	f04f 0300 	mov.w	r3, #0
 800a088:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a08c:	4649      	mov	r1, r9
 800a08e:	008b      	lsls	r3, r1, #2
 800a090:	4641      	mov	r1, r8
 800a092:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a096:	4641      	mov	r1, r8
 800a098:	008a      	lsls	r2, r1, #2
 800a09a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a09e:	f7f6 fdd3 	bl	8000c48 <__aeabi_uldivmod>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a0dc <UART_SetConfig+0x4e4>)
 800a0a8:	fba3 1302 	umull	r1, r3, r3, r2
 800a0ac:	095b      	lsrs	r3, r3, #5
 800a0ae:	2164      	movs	r1, #100	@ 0x64
 800a0b0:	fb01 f303 	mul.w	r3, r1, r3
 800a0b4:	1ad3      	subs	r3, r2, r3
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	3332      	adds	r3, #50	@ 0x32
 800a0ba:	4a08      	ldr	r2, [pc, #32]	@ (800a0dc <UART_SetConfig+0x4e4>)
 800a0bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c0:	095b      	lsrs	r3, r3, #5
 800a0c2:	f003 020f 	and.w	r2, r3, #15
 800a0c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	4422      	add	r2, r4
 800a0ce:	609a      	str	r2, [r3, #8]
}
 800a0d0:	bf00      	nop
 800a0d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0dc:	51eb851f 	.word	0x51eb851f

0800a0e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0e0:	b084      	sub	sp, #16
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b084      	sub	sp, #16
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
 800a0ea:	f107 001c 	add.w	r0, r7, #28
 800a0ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a0f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d123      	bne.n	800a142 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68db      	ldr	r3, [r3, #12]
 800a10a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a10e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	68db      	ldr	r3, [r3, #12]
 800a11a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a122:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a126:	2b01      	cmp	r3, #1
 800a128:	d105      	bne.n	800a136 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f001 fae8 	bl	800b70c <USB_CoreReset>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73fb      	strb	r3, [r7, #15]
 800a140:	e01b      	b.n	800a17a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	68db      	ldr	r3, [r3, #12]
 800a146:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f001 fadc 	bl	800b70c <USB_CoreReset>
 800a154:	4603      	mov	r3, r0
 800a156:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a158:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d106      	bne.n	800a16e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a164:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a16c:	e005      	b.n	800a17a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a172:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a17a:	7fbb      	ldrb	r3, [r7, #30]
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d10b      	bne.n	800a198 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	f043 0206 	orr.w	r2, r3, #6
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	f043 0220 	orr.w	r2, r3, #32
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a198:	7bfb      	ldrb	r3, [r7, #15]
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3710      	adds	r7, #16
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1a4:	b004      	add	sp, #16
 800a1a6:	4770      	bx	lr

0800a1a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b087      	sub	sp, #28
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	60b9      	str	r1, [r7, #8]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a1b6:	79fb      	ldrb	r3, [r7, #7]
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d165      	bne.n	800a288 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	4a41      	ldr	r2, [pc, #260]	@ (800a2c4 <USB_SetTurnaroundTime+0x11c>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d906      	bls.n	800a1d2 <USB_SetTurnaroundTime+0x2a>
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	4a40      	ldr	r2, [pc, #256]	@ (800a2c8 <USB_SetTurnaroundTime+0x120>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d202      	bcs.n	800a1d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a1cc:	230f      	movs	r3, #15
 800a1ce:	617b      	str	r3, [r7, #20]
 800a1d0:	e062      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	4a3c      	ldr	r2, [pc, #240]	@ (800a2c8 <USB_SetTurnaroundTime+0x120>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d306      	bcc.n	800a1e8 <USB_SetTurnaroundTime+0x40>
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	4a3b      	ldr	r2, [pc, #236]	@ (800a2cc <USB_SetTurnaroundTime+0x124>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d202      	bcs.n	800a1e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a1e2:	230e      	movs	r3, #14
 800a1e4:	617b      	str	r3, [r7, #20]
 800a1e6:	e057      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	4a38      	ldr	r2, [pc, #224]	@ (800a2cc <USB_SetTurnaroundTime+0x124>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d306      	bcc.n	800a1fe <USB_SetTurnaroundTime+0x56>
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	4a37      	ldr	r2, [pc, #220]	@ (800a2d0 <USB_SetTurnaroundTime+0x128>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d202      	bcs.n	800a1fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a1f8:	230d      	movs	r3, #13
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	e04c      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	4a33      	ldr	r2, [pc, #204]	@ (800a2d0 <USB_SetTurnaroundTime+0x128>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d306      	bcc.n	800a214 <USB_SetTurnaroundTime+0x6c>
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	4a32      	ldr	r2, [pc, #200]	@ (800a2d4 <USB_SetTurnaroundTime+0x12c>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d802      	bhi.n	800a214 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a20e:	230c      	movs	r3, #12
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	e041      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	4a2f      	ldr	r2, [pc, #188]	@ (800a2d4 <USB_SetTurnaroundTime+0x12c>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d906      	bls.n	800a22a <USB_SetTurnaroundTime+0x82>
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	4a2e      	ldr	r2, [pc, #184]	@ (800a2d8 <USB_SetTurnaroundTime+0x130>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d802      	bhi.n	800a22a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a224:	230b      	movs	r3, #11
 800a226:	617b      	str	r3, [r7, #20]
 800a228:	e036      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	4a2a      	ldr	r2, [pc, #168]	@ (800a2d8 <USB_SetTurnaroundTime+0x130>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d906      	bls.n	800a240 <USB_SetTurnaroundTime+0x98>
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	4a29      	ldr	r2, [pc, #164]	@ (800a2dc <USB_SetTurnaroundTime+0x134>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d802      	bhi.n	800a240 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a23a:	230a      	movs	r3, #10
 800a23c:	617b      	str	r3, [r7, #20]
 800a23e:	e02b      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	4a26      	ldr	r2, [pc, #152]	@ (800a2dc <USB_SetTurnaroundTime+0x134>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d906      	bls.n	800a256 <USB_SetTurnaroundTime+0xae>
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	4a25      	ldr	r2, [pc, #148]	@ (800a2e0 <USB_SetTurnaroundTime+0x138>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d202      	bcs.n	800a256 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a250:	2309      	movs	r3, #9
 800a252:	617b      	str	r3, [r7, #20]
 800a254:	e020      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	4a21      	ldr	r2, [pc, #132]	@ (800a2e0 <USB_SetTurnaroundTime+0x138>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d306      	bcc.n	800a26c <USB_SetTurnaroundTime+0xc4>
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	4a20      	ldr	r2, [pc, #128]	@ (800a2e4 <USB_SetTurnaroundTime+0x13c>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d802      	bhi.n	800a26c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a266:	2308      	movs	r3, #8
 800a268:	617b      	str	r3, [r7, #20]
 800a26a:	e015      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	4a1d      	ldr	r2, [pc, #116]	@ (800a2e4 <USB_SetTurnaroundTime+0x13c>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d906      	bls.n	800a282 <USB_SetTurnaroundTime+0xda>
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	4a1c      	ldr	r2, [pc, #112]	@ (800a2e8 <USB_SetTurnaroundTime+0x140>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d202      	bcs.n	800a282 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a27c:	2307      	movs	r3, #7
 800a27e:	617b      	str	r3, [r7, #20]
 800a280:	e00a      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a282:	2306      	movs	r3, #6
 800a284:	617b      	str	r3, [r7, #20]
 800a286:	e007      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a288:	79fb      	ldrb	r3, [r7, #7]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d102      	bne.n	800a294 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a28e:	2309      	movs	r3, #9
 800a290:	617b      	str	r3, [r7, #20]
 800a292:	e001      	b.n	800a298 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a294:	2309      	movs	r3, #9
 800a296:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	68da      	ldr	r2, [r3, #12]
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	029b      	lsls	r3, r3, #10
 800a2ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a2b0:	431a      	orrs	r2, r3
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	371c      	adds	r7, #28
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr
 800a2c4:	00d8acbf 	.word	0x00d8acbf
 800a2c8:	00e4e1c0 	.word	0x00e4e1c0
 800a2cc:	00f42400 	.word	0x00f42400
 800a2d0:	01067380 	.word	0x01067380
 800a2d4:	011a499f 	.word	0x011a499f
 800a2d8:	01312cff 	.word	0x01312cff
 800a2dc:	014ca43f 	.word	0x014ca43f
 800a2e0:	016e3600 	.word	0x016e3600
 800a2e4:	01a6ab1f 	.word	0x01a6ab1f
 800a2e8:	01e84800 	.word	0x01e84800

0800a2ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b083      	sub	sp, #12
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	689b      	ldr	r3, [r3, #8]
 800a2f8:	f043 0201 	orr.w	r2, r3, #1
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	370c      	adds	r7, #12
 800a306:	46bd      	mov	sp, r7
 800a308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30c:	4770      	bx	lr

0800a30e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a30e:	b480      	push	{r7}
 800a310:	b083      	sub	sp, #12
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f023 0201 	bic.w	r2, r3, #1
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a322:	2300      	movs	r3, #0
}
 800a324:	4618      	mov	r0, r3
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	460b      	mov	r3, r1
 800a33a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a33c:	2300      	movs	r3, #0
 800a33e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	68db      	ldr	r3, [r3, #12]
 800a344:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a34c:	78fb      	ldrb	r3, [r7, #3]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d115      	bne.n	800a37e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a35e:	200a      	movs	r0, #10
 800a360:	f7fa f81a 	bl	8004398 <HAL_Delay>
      ms += 10U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	330a      	adds	r3, #10
 800a368:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f001 f93f 	bl	800b5ee <USB_GetMode>
 800a370:	4603      	mov	r3, r0
 800a372:	2b01      	cmp	r3, #1
 800a374:	d01e      	beq.n	800a3b4 <USB_SetCurrentMode+0x84>
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2bc7      	cmp	r3, #199	@ 0xc7
 800a37a:	d9f0      	bls.n	800a35e <USB_SetCurrentMode+0x2e>
 800a37c:	e01a      	b.n	800a3b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a37e:	78fb      	ldrb	r3, [r7, #3]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d115      	bne.n	800a3b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a390:	200a      	movs	r0, #10
 800a392:	f7fa f801 	bl	8004398 <HAL_Delay>
      ms += 10U;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	330a      	adds	r3, #10
 800a39a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f001 f926 	bl	800b5ee <USB_GetMode>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d005      	beq.n	800a3b4 <USB_SetCurrentMode+0x84>
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2bc7      	cmp	r3, #199	@ 0xc7
 800a3ac:	d9f0      	bls.n	800a390 <USB_SetCurrentMode+0x60>
 800a3ae:	e001      	b.n	800a3b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e005      	b.n	800a3c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2bc8      	cmp	r3, #200	@ 0xc8
 800a3b8:	d101      	bne.n	800a3be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e000      	b.n	800a3c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a3c8:	b084      	sub	sp, #16
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b086      	sub	sp, #24
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a3d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	613b      	str	r3, [r7, #16]
 800a3e6:	e009      	b.n	800a3fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	3340      	adds	r3, #64	@ 0x40
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	4413      	add	r3, r2
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	613b      	str	r3, [r7, #16]
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	2b0e      	cmp	r3, #14
 800a400:	d9f2      	bls.n	800a3e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a402:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a406:	2b00      	cmp	r3, #0
 800a408:	d11c      	bne.n	800a444 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	68fa      	ldr	r2, [r7, #12]
 800a414:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a418:	f043 0302 	orr.w	r3, r3, #2
 800a41c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a422:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a42e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a43a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	639a      	str	r2, [r3, #56]	@ 0x38
 800a442:	e00b      	b.n	800a45c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a448:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a454:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a462:	461a      	mov	r2, r3
 800a464:	2300      	movs	r3, #0
 800a466:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a468:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d10d      	bne.n	800a48c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a470:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a474:	2b00      	cmp	r3, #0
 800a476:	d104      	bne.n	800a482 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a478:	2100      	movs	r1, #0
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f968 	bl	800a750 <USB_SetDevSpeed>
 800a480:	e008      	b.n	800a494 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a482:	2101      	movs	r1, #1
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f963 	bl	800a750 <USB_SetDevSpeed>
 800a48a:	e003      	b.n	800a494 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a48c:	2103      	movs	r1, #3
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f000 f95e 	bl	800a750 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a494:	2110      	movs	r1, #16
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 f8fa 	bl	800a690 <USB_FlushTxFifo>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f924 	bl	800a6f4 <USB_FlushRxFifo>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d001      	beq.n	800a4b6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4bc:	461a      	mov	r2, r3
 800a4be:	2300      	movs	r3, #0
 800a4c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4da:	2300      	movs	r3, #0
 800a4dc:	613b      	str	r3, [r7, #16]
 800a4de:	e043      	b.n	800a568 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	015a      	lsls	r2, r3, #5
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4f6:	d118      	bne.n	800a52a <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d10a      	bne.n	800a514 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	015a      	lsls	r2, r3, #5
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	4413      	add	r3, r2
 800a506:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a50a:	461a      	mov	r2, r3
 800a50c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a510:	6013      	str	r3, [r2, #0]
 800a512:	e013      	b.n	800a53c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	015a      	lsls	r2, r3, #5
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	4413      	add	r3, r2
 800a51c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a520:	461a      	mov	r2, r3
 800a522:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	e008      	b.n	800a53c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	015a      	lsls	r2, r3, #5
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	4413      	add	r3, r2
 800a532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a536:	461a      	mov	r2, r3
 800a538:	2300      	movs	r3, #0
 800a53a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	015a      	lsls	r2, r3, #5
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	4413      	add	r3, r2
 800a544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a548:	461a      	mov	r2, r3
 800a54a:	2300      	movs	r3, #0
 800a54c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	015a      	lsls	r2, r3, #5
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	4413      	add	r3, r2
 800a556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a55a:	461a      	mov	r2, r3
 800a55c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a560:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	3301      	adds	r3, #1
 800a566:	613b      	str	r3, [r7, #16]
 800a568:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a56c:	461a      	mov	r2, r3
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	4293      	cmp	r3, r2
 800a572:	d3b5      	bcc.n	800a4e0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a574:	2300      	movs	r3, #0
 800a576:	613b      	str	r3, [r7, #16]
 800a578:	e043      	b.n	800a602 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	4413      	add	r3, r2
 800a582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a58c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a590:	d118      	bne.n	800a5c4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10a      	bne.n	800a5ae <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	015a      	lsls	r2, r3, #5
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	4413      	add	r3, r2
 800a5a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a5aa:	6013      	str	r3, [r2, #0]
 800a5ac:	e013      	b.n	800a5d6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	015a      	lsls	r2, r3, #5
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a5c0:	6013      	str	r3, [r2, #0]
 800a5c2:	e008      	b.n	800a5d6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	015a      	lsls	r2, r3, #5
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a5d6:	693b      	ldr	r3, [r7, #16]
 800a5d8:	015a      	lsls	r2, r3, #5
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	4413      	add	r3, r2
 800a5de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	015a      	lsls	r2, r3, #5
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a5fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	3301      	adds	r3, #1
 800a600:	613b      	str	r3, [r7, #16]
 800a602:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a606:	461a      	mov	r2, r3
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d3b5      	bcc.n	800a57a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	68fa      	ldr	r2, [r7, #12]
 800a618:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a61c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a620:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2200      	movs	r2, #0
 800a626:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a62e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a630:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a634:	2b00      	cmp	r3, #0
 800a636:	d105      	bne.n	800a644 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	699b      	ldr	r3, [r3, #24]
 800a63c:	f043 0210 	orr.w	r2, r3, #16
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	699a      	ldr	r2, [r3, #24]
 800a648:	4b10      	ldr	r3, [pc, #64]	@ (800a68c <USB_DevInit+0x2c4>)
 800a64a:	4313      	orrs	r3, r2
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a650:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a654:	2b00      	cmp	r3, #0
 800a656:	d005      	beq.n	800a664 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	699b      	ldr	r3, [r3, #24]
 800a65c:	f043 0208 	orr.w	r2, r3, #8
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a664:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d107      	bne.n	800a67c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	699b      	ldr	r3, [r3, #24]
 800a670:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a674:	f043 0304 	orr.w	r3, r3, #4
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a67c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3718      	adds	r7, #24
 800a682:	46bd      	mov	sp, r7
 800a684:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a688:	b004      	add	sp, #16
 800a68a:	4770      	bx	lr
 800a68c:	803c3800 	.word	0x803c3800

0800a690 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a69a:	2300      	movs	r3, #0
 800a69c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6aa:	d901      	bls.n	800a6b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e01b      	b.n	800a6e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	daf2      	bge.n	800a69e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	019b      	lsls	r3, r3, #6
 800a6c0:	f043 0220 	orr.w	r2, r3, #32
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6d4:	d901      	bls.n	800a6da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e006      	b.n	800a6e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	691b      	ldr	r3, [r3, #16]
 800a6de:	f003 0320 	and.w	r3, r3, #32
 800a6e2:	2b20      	cmp	r3, #32
 800a6e4:	d0f0      	beq.n	800a6c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a6e6:	2300      	movs	r3, #0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3714      	adds	r7, #20
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	3301      	adds	r3, #1
 800a704:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a70c:	d901      	bls.n	800a712 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a70e:	2303      	movs	r3, #3
 800a710:	e018      	b.n	800a744 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	2b00      	cmp	r3, #0
 800a718:	daf2      	bge.n	800a700 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a71a:	2300      	movs	r3, #0
 800a71c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2210      	movs	r2, #16
 800a722:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3301      	adds	r3, #1
 800a728:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a730:	d901      	bls.n	800a736 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a732:	2303      	movs	r3, #3
 800a734:	e006      	b.n	800a744 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	691b      	ldr	r3, [r3, #16]
 800a73a:	f003 0310 	and.w	r3, r3, #16
 800a73e:	2b10      	cmp	r3, #16
 800a740:	d0f0      	beq.n	800a724 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3714      	adds	r7, #20
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	68f9      	ldr	r1, [r7, #12]
 800a76c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a770:	4313      	orrs	r3, r2
 800a772:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a774:	2300      	movs	r3, #0
}
 800a776:	4618      	mov	r0, r3
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a782:	b480      	push	{r7}
 800a784:	b087      	sub	sp, #28
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	f003 0306 	and.w	r3, r3, #6
 800a79a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d102      	bne.n	800a7a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	75fb      	strb	r3, [r7, #23]
 800a7a6:	e00a      	b.n	800a7be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d002      	beq.n	800a7b4 <USB_GetDevSpeed+0x32>
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2b06      	cmp	r3, #6
 800a7b2:	d102      	bne.n	800a7ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	75fb      	strb	r3, [r7, #23]
 800a7b8:	e001      	b.n	800a7be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a7ba:	230f      	movs	r3, #15
 800a7bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a7be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	371c      	adds	r7, #28
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b085      	sub	sp, #20
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	785b      	ldrb	r3, [r3, #1]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d13a      	bne.n	800a85e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7ee:	69da      	ldr	r2, [r3, #28]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	f003 030f 	and.w	r3, r3, #15
 800a7f8:	2101      	movs	r1, #1
 800a7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	68f9      	ldr	r1, [r7, #12]
 800a802:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a806:	4313      	orrs	r3, r2
 800a808:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	015a      	lsls	r2, r3, #5
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	4413      	add	r3, r2
 800a812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d155      	bne.n	800a8cc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	015a      	lsls	r2, r3, #5
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	4413      	add	r3, r2
 800a828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	791b      	ldrb	r3, [r3, #4]
 800a83a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a83c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	059b      	lsls	r3, r3, #22
 800a842:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a844:	4313      	orrs	r3, r2
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	0151      	lsls	r1, r2, #5
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	440a      	add	r2, r1
 800a84e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a856:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a85a:	6013      	str	r3, [r2, #0]
 800a85c:	e036      	b.n	800a8cc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a864:	69da      	ldr	r2, [r3, #28]
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	f003 030f 	and.w	r3, r3, #15
 800a86e:	2101      	movs	r1, #1
 800a870:	fa01 f303 	lsl.w	r3, r1, r3
 800a874:	041b      	lsls	r3, r3, #16
 800a876:	68f9      	ldr	r1, [r7, #12]
 800a878:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a87c:	4313      	orrs	r3, r2
 800a87e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	015a      	lsls	r2, r3, #5
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	4413      	add	r3, r2
 800a888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a892:	2b00      	cmp	r3, #0
 800a894:	d11a      	bne.n	800a8cc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	015a      	lsls	r2, r3, #5
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	4413      	add	r3, r2
 800a89e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8a2:	681a      	ldr	r2, [r3, #0]
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	689b      	ldr	r3, [r3, #8]
 800a8a8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	791b      	ldrb	r3, [r3, #4]
 800a8b0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8b2:	430b      	orrs	r3, r1
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	68ba      	ldr	r2, [r7, #8]
 800a8b8:	0151      	lsls	r1, r2, #5
 800a8ba:	68fa      	ldr	r2, [r7, #12]
 800a8bc:	440a      	add	r2, r1
 800a8be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8ca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a8cc:	2300      	movs	r3, #0
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3714      	adds	r7, #20
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
	...

0800a8dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	781b      	ldrb	r3, [r3, #0]
 800a8ee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	785b      	ldrb	r3, [r3, #1]
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d161      	bne.n	800a9bc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a90a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a90e:	d11f      	bne.n	800a950 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	015a      	lsls	r2, r3, #5
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	4413      	add	r3, r2
 800a918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	0151      	lsls	r1, r2, #5
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	440a      	add	r2, r1
 800a926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a92a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a92e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	015a      	lsls	r2, r3, #5
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	4413      	add	r3, r2
 800a938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68ba      	ldr	r2, [r7, #8]
 800a940:	0151      	lsls	r1, r2, #5
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	440a      	add	r2, r1
 800a946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a94a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a94e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a956:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	f003 030f 	and.w	r3, r3, #15
 800a960:	2101      	movs	r1, #1
 800a962:	fa01 f303 	lsl.w	r3, r1, r3
 800a966:	b29b      	uxth	r3, r3
 800a968:	43db      	mvns	r3, r3
 800a96a:	68f9      	ldr	r1, [r7, #12]
 800a96c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a970:	4013      	ands	r3, r2
 800a972:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a97a:	69da      	ldr	r2, [r3, #28]
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	f003 030f 	and.w	r3, r3, #15
 800a984:	2101      	movs	r1, #1
 800a986:	fa01 f303 	lsl.w	r3, r1, r3
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	43db      	mvns	r3, r3
 800a98e:	68f9      	ldr	r1, [r7, #12]
 800a990:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a994:	4013      	ands	r3, r2
 800a996:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	015a      	lsls	r2, r3, #5
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	4413      	add	r3, r2
 800a9a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	0159      	lsls	r1, r3, #5
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	440b      	add	r3, r1
 800a9ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	4b35      	ldr	r3, [pc, #212]	@ (800aa8c <USB_DeactivateEndpoint+0x1b0>)
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	600b      	str	r3, [r1, #0]
 800a9ba:	e060      	b.n	800aa7e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	015a      	lsls	r2, r3, #5
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a9ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9d2:	d11f      	bne.n	800aa14 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	015a      	lsls	r2, r3, #5
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	68ba      	ldr	r2, [r7, #8]
 800a9e4:	0151      	lsls	r1, r2, #5
 800a9e6:	68fa      	ldr	r2, [r7, #12]
 800a9e8:	440a      	add	r2, r1
 800a9ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a9f2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	015a      	lsls	r2, r3, #5
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	4413      	add	r3, r2
 800a9fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	0151      	lsls	r1, r2, #5
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	440a      	add	r2, r1
 800aa0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa12:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	f003 030f 	and.w	r3, r3, #15
 800aa24:	2101      	movs	r1, #1
 800aa26:	fa01 f303 	lsl.w	r3, r1, r3
 800aa2a:	041b      	lsls	r3, r3, #16
 800aa2c:	43db      	mvns	r3, r3
 800aa2e:	68f9      	ldr	r1, [r7, #12]
 800aa30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa34:	4013      	ands	r3, r2
 800aa36:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa3e:	69da      	ldr	r2, [r3, #28]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	f003 030f 	and.w	r3, r3, #15
 800aa48:	2101      	movs	r1, #1
 800aa4a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa4e:	041b      	lsls	r3, r3, #16
 800aa50:	43db      	mvns	r3, r3
 800aa52:	68f9      	ldr	r1, [r7, #12]
 800aa54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa58:	4013      	ands	r3, r2
 800aa5a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	015a      	lsls	r2, r3, #5
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	4413      	add	r3, r2
 800aa64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	0159      	lsls	r1, r3, #5
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	440b      	add	r3, r1
 800aa72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa76:	4619      	mov	r1, r3
 800aa78:	4b05      	ldr	r3, [pc, #20]	@ (800aa90 <USB_DeactivateEndpoint+0x1b4>)
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800aa7e:	2300      	movs	r3, #0
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3714      	adds	r7, #20
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr
 800aa8c:	ec337800 	.word	0xec337800
 800aa90:	eff37800 	.word	0xeff37800

0800aa94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b08a      	sub	sp, #40	@ 0x28
 800aa98:	af02      	add	r7, sp, #8
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	4613      	mov	r3, r2
 800aaa0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	785b      	ldrb	r3, [r3, #1]
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	f040 817f 	bne.w	800adb4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	691b      	ldr	r3, [r3, #16]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d132      	bne.n	800ab24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aabe:	69bb      	ldr	r3, [r7, #24]
 800aac0:	015a      	lsls	r2, r3, #5
 800aac2:	69fb      	ldr	r3, [r7, #28]
 800aac4:	4413      	add	r3, r2
 800aac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	69ba      	ldr	r2, [r7, #24]
 800aace:	0151      	lsls	r1, r2, #5
 800aad0:	69fa      	ldr	r2, [r7, #28]
 800aad2:	440a      	add	r2, r1
 800aad4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aad8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800aadc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800aae0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aae2:	69bb      	ldr	r3, [r7, #24]
 800aae4:	015a      	lsls	r2, r3, #5
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	4413      	add	r3, r2
 800aaea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	69ba      	ldr	r2, [r7, #24]
 800aaf2:	0151      	lsls	r1, r2, #5
 800aaf4:	69fa      	ldr	r2, [r7, #28]
 800aaf6:	440a      	add	r2, r1
 800aaf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aafc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	015a      	lsls	r2, r3, #5
 800ab06:	69fb      	ldr	r3, [r7, #28]
 800ab08:	4413      	add	r3, r2
 800ab0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	69ba      	ldr	r2, [r7, #24]
 800ab12:	0151      	lsls	r1, r2, #5
 800ab14:	69fa      	ldr	r2, [r7, #28]
 800ab16:	440a      	add	r2, r1
 800ab18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab1c:	0cdb      	lsrs	r3, r3, #19
 800ab1e:	04db      	lsls	r3, r3, #19
 800ab20:	6113      	str	r3, [r2, #16]
 800ab22:	e097      	b.n	800ac54 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab24:	69bb      	ldr	r3, [r7, #24]
 800ab26:	015a      	lsls	r2, r3, #5
 800ab28:	69fb      	ldr	r3, [r7, #28]
 800ab2a:	4413      	add	r3, r2
 800ab2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab30:	691b      	ldr	r3, [r3, #16]
 800ab32:	69ba      	ldr	r2, [r7, #24]
 800ab34:	0151      	lsls	r1, r2, #5
 800ab36:	69fa      	ldr	r2, [r7, #28]
 800ab38:	440a      	add	r2, r1
 800ab3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab3e:	0cdb      	lsrs	r3, r3, #19
 800ab40:	04db      	lsls	r3, r3, #19
 800ab42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	015a      	lsls	r2, r3, #5
 800ab48:	69fb      	ldr	r3, [r7, #28]
 800ab4a:	4413      	add	r3, r2
 800ab4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	69ba      	ldr	r2, [r7, #24]
 800ab54:	0151      	lsls	r1, r2, #5
 800ab56:	69fa      	ldr	r2, [r7, #28]
 800ab58:	440a      	add	r2, r1
 800ab5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab5e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ab62:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ab66:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d11a      	bne.n	800aba4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	691a      	ldr	r2, [r3, #16]
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d903      	bls.n	800ab82 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	689a      	ldr	r2, [r3, #8]
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	015a      	lsls	r2, r3, #5
 800ab86:	69fb      	ldr	r3, [r7, #28]
 800ab88:	4413      	add	r3, r2
 800ab8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab8e:	691b      	ldr	r3, [r3, #16]
 800ab90:	69ba      	ldr	r2, [r7, #24]
 800ab92:	0151      	lsls	r1, r2, #5
 800ab94:	69fa      	ldr	r2, [r7, #28]
 800ab96:	440a      	add	r2, r1
 800ab98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aba0:	6113      	str	r3, [r2, #16]
 800aba2:	e044      	b.n	800ac2e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	691a      	ldr	r2, [r3, #16]
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	4413      	add	r3, r2
 800abae:	1e5a      	subs	r2, r3, #1
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800abb8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	015a      	lsls	r2, r3, #5
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	4413      	add	r3, r2
 800abc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abc6:	691a      	ldr	r2, [r3, #16]
 800abc8:	8afb      	ldrh	r3, [r7, #22]
 800abca:	04d9      	lsls	r1, r3, #19
 800abcc:	4ba4      	ldr	r3, [pc, #656]	@ (800ae60 <USB_EPStartXfer+0x3cc>)
 800abce:	400b      	ands	r3, r1
 800abd0:	69b9      	ldr	r1, [r7, #24]
 800abd2:	0148      	lsls	r0, r1, #5
 800abd4:	69f9      	ldr	r1, [r7, #28]
 800abd6:	4401      	add	r1, r0
 800abd8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800abdc:	4313      	orrs	r3, r2
 800abde:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	791b      	ldrb	r3, [r3, #4]
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d122      	bne.n	800ac2e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abf4:	691b      	ldr	r3, [r3, #16]
 800abf6:	69ba      	ldr	r2, [r7, #24]
 800abf8:	0151      	lsls	r1, r2, #5
 800abfa:	69fa      	ldr	r2, [r7, #28]
 800abfc:	440a      	add	r2, r1
 800abfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac02:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ac06:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac14:	691a      	ldr	r2, [r3, #16]
 800ac16:	8afb      	ldrh	r3, [r7, #22]
 800ac18:	075b      	lsls	r3, r3, #29
 800ac1a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800ac1e:	69b9      	ldr	r1, [r7, #24]
 800ac20:	0148      	lsls	r0, r1, #5
 800ac22:	69f9      	ldr	r1, [r7, #28]
 800ac24:	4401      	add	r1, r0
 800ac26:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	015a      	lsls	r2, r3, #5
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	4413      	add	r3, r2
 800ac36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac3a:	691a      	ldr	r2, [r3, #16]
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	691b      	ldr	r3, [r3, #16]
 800ac40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac44:	69b9      	ldr	r1, [r7, #24]
 800ac46:	0148      	lsls	r0, r1, #5
 800ac48:	69f9      	ldr	r1, [r7, #28]
 800ac4a:	4401      	add	r1, r0
 800ac4c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ac50:	4313      	orrs	r3, r2
 800ac52:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ac54:	79fb      	ldrb	r3, [r7, #7]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d14b      	bne.n	800acf2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	69db      	ldr	r3, [r3, #28]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d009      	beq.n	800ac76 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ac62:	69bb      	ldr	r3, [r7, #24]
 800ac64:	015a      	lsls	r2, r3, #5
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	4413      	add	r3, r2
 800ac6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac6e:	461a      	mov	r2, r3
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	69db      	ldr	r3, [r3, #28]
 800ac74:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	791b      	ldrb	r3, [r3, #4]
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d128      	bne.n	800acd0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d110      	bne.n	800acb0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	015a      	lsls	r2, r3, #5
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	4413      	add	r3, r2
 800ac96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	0151      	lsls	r1, r2, #5
 800aca0:	69fa      	ldr	r2, [r7, #28]
 800aca2:	440a      	add	r2, r1
 800aca4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aca8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800acac:	6013      	str	r3, [r2, #0]
 800acae:	e00f      	b.n	800acd0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	015a      	lsls	r2, r3, #5
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	4413      	add	r3, r2
 800acb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	69ba      	ldr	r2, [r7, #24]
 800acc0:	0151      	lsls	r1, r2, #5
 800acc2:	69fa      	ldr	r2, [r7, #28]
 800acc4:	440a      	add	r2, r1
 800acc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acce:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800acd0:	69bb      	ldr	r3, [r7, #24]
 800acd2:	015a      	lsls	r2, r3, #5
 800acd4:	69fb      	ldr	r3, [r7, #28]
 800acd6:	4413      	add	r3, r2
 800acd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	69ba      	ldr	r2, [r7, #24]
 800ace0:	0151      	lsls	r1, r2, #5
 800ace2:	69fa      	ldr	r2, [r7, #28]
 800ace4:	440a      	add	r2, r1
 800ace6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800acee:	6013      	str	r3, [r2, #0]
 800acf0:	e166      	b.n	800afc0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	015a      	lsls	r2, r3, #5
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	4413      	add	r3, r2
 800acfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	69ba      	ldr	r2, [r7, #24]
 800ad02:	0151      	lsls	r1, r2, #5
 800ad04:	69fa      	ldr	r2, [r7, #28]
 800ad06:	440a      	add	r2, r1
 800ad08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad0c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ad10:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	791b      	ldrb	r3, [r3, #4]
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d015      	beq.n	800ad46 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	691b      	ldr	r3, [r3, #16]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f000 814e 	beq.w	800afc0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	f003 030f 	and.w	r3, r3, #15
 800ad34:	2101      	movs	r1, #1
 800ad36:	fa01 f303 	lsl.w	r3, r1, r3
 800ad3a:	69f9      	ldr	r1, [r7, #28]
 800ad3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad40:	4313      	orrs	r3, r2
 800ad42:	634b      	str	r3, [r1, #52]	@ 0x34
 800ad44:	e13c      	b.n	800afc0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad46:	69fb      	ldr	r3, [r7, #28]
 800ad48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d110      	bne.n	800ad78 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ad56:	69bb      	ldr	r3, [r7, #24]
 800ad58:	015a      	lsls	r2, r3, #5
 800ad5a:	69fb      	ldr	r3, [r7, #28]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	69ba      	ldr	r2, [r7, #24]
 800ad66:	0151      	lsls	r1, r2, #5
 800ad68:	69fa      	ldr	r2, [r7, #28]
 800ad6a:	440a      	add	r2, r1
 800ad6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ad74:	6013      	str	r3, [r2, #0]
 800ad76:	e00f      	b.n	800ad98 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad78:	69bb      	ldr	r3, [r7, #24]
 800ad7a:	015a      	lsls	r2, r3, #5
 800ad7c:	69fb      	ldr	r3, [r7, #28]
 800ad7e:	4413      	add	r3, r2
 800ad80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	69ba      	ldr	r2, [r7, #24]
 800ad88:	0151      	lsls	r1, r2, #5
 800ad8a:	69fa      	ldr	r2, [r7, #28]
 800ad8c:	440a      	add	r2, r1
 800ad8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad96:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	68d9      	ldr	r1, [r3, #12]
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	781a      	ldrb	r2, [r3, #0]
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	691b      	ldr	r3, [r3, #16]
 800ada4:	b298      	uxth	r0, r3
 800ada6:	79fb      	ldrb	r3, [r7, #7]
 800ada8:	9300      	str	r3, [sp, #0]
 800adaa:	4603      	mov	r3, r0
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f000 f9b9 	bl	800b124 <USB_WritePacket>
 800adb2:	e105      	b.n	800afc0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	69ba      	ldr	r2, [r7, #24]
 800adc4:	0151      	lsls	r1, r2, #5
 800adc6:	69fa      	ldr	r2, [r7, #28]
 800adc8:	440a      	add	r2, r1
 800adca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adce:	0cdb      	lsrs	r3, r3, #19
 800add0:	04db      	lsls	r3, r3, #19
 800add2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800add4:	69bb      	ldr	r3, [r7, #24]
 800add6:	015a      	lsls	r2, r3, #5
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	4413      	add	r3, r2
 800addc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	69ba      	ldr	r2, [r7, #24]
 800ade4:	0151      	lsls	r1, r2, #5
 800ade6:	69fa      	ldr	r2, [r7, #28]
 800ade8:	440a      	add	r2, r1
 800adea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800adf2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800adf6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d132      	bne.n	800ae64 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	691b      	ldr	r3, [r3, #16]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d003      	beq.n	800ae0e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	689a      	ldr	r2, [r3, #8]
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	689a      	ldr	r2, [r3, #8]
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	015a      	lsls	r2, r3, #5
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	4413      	add	r3, r2
 800ae1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae22:	691a      	ldr	r2, [r3, #16]
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	6a1b      	ldr	r3, [r3, #32]
 800ae28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae2c:	69b9      	ldr	r1, [r7, #24]
 800ae2e:	0148      	lsls	r0, r1, #5
 800ae30:	69f9      	ldr	r1, [r7, #28]
 800ae32:	4401      	add	r1, r0
 800ae34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	015a      	lsls	r2, r3, #5
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	4413      	add	r3, r2
 800ae44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae48:	691b      	ldr	r3, [r3, #16]
 800ae4a:	69ba      	ldr	r2, [r7, #24]
 800ae4c:	0151      	lsls	r1, r2, #5
 800ae4e:	69fa      	ldr	r2, [r7, #28]
 800ae50:	440a      	add	r2, r1
 800ae52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ae5a:	6113      	str	r3, [r2, #16]
 800ae5c:	e062      	b.n	800af24 <USB_EPStartXfer+0x490>
 800ae5e:	bf00      	nop
 800ae60:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	691b      	ldr	r3, [r3, #16]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d123      	bne.n	800aeb4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	015a      	lsls	r2, r3, #5
 800ae70:	69fb      	ldr	r3, [r7, #28]
 800ae72:	4413      	add	r3, r2
 800ae74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae78:	691a      	ldr	r2, [r3, #16]
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	689b      	ldr	r3, [r3, #8]
 800ae7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae82:	69b9      	ldr	r1, [r7, #24]
 800ae84:	0148      	lsls	r0, r1, #5
 800ae86:	69f9      	ldr	r1, [r7, #28]
 800ae88:	4401      	add	r1, r0
 800ae8a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae92:	69bb      	ldr	r3, [r7, #24]
 800ae94:	015a      	lsls	r2, r3, #5
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	4413      	add	r3, r2
 800ae9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	69ba      	ldr	r2, [r7, #24]
 800aea2:	0151      	lsls	r1, r2, #5
 800aea4:	69fa      	ldr	r2, [r7, #28]
 800aea6:	440a      	add	r2, r1
 800aea8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aeac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aeb0:	6113      	str	r3, [r2, #16]
 800aeb2:	e037      	b.n	800af24 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	691a      	ldr	r2, [r3, #16]
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	4413      	add	r3, r2
 800aebe:	1e5a      	subs	r2, r3, #1
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	fbb2 f3f3 	udiv	r3, r2, r3
 800aec8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	8afa      	ldrh	r2, [r7, #22]
 800aed0:	fb03 f202 	mul.w	r2, r3, r2
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	015a      	lsls	r2, r3, #5
 800aedc:	69fb      	ldr	r3, [r7, #28]
 800aede:	4413      	add	r3, r2
 800aee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aee4:	691a      	ldr	r2, [r3, #16]
 800aee6:	8afb      	ldrh	r3, [r7, #22]
 800aee8:	04d9      	lsls	r1, r3, #19
 800aeea:	4b38      	ldr	r3, [pc, #224]	@ (800afcc <USB_EPStartXfer+0x538>)
 800aeec:	400b      	ands	r3, r1
 800aeee:	69b9      	ldr	r1, [r7, #24]
 800aef0:	0148      	lsls	r0, r1, #5
 800aef2:	69f9      	ldr	r1, [r7, #28]
 800aef4:	4401      	add	r1, r0
 800aef6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aefa:	4313      	orrs	r3, r2
 800aefc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af0a:	691a      	ldr	r2, [r3, #16]
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	6a1b      	ldr	r3, [r3, #32]
 800af10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af14:	69b9      	ldr	r1, [r7, #24]
 800af16:	0148      	lsls	r0, r1, #5
 800af18:	69f9      	ldr	r1, [r7, #28]
 800af1a:	4401      	add	r1, r0
 800af1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800af20:	4313      	orrs	r3, r2
 800af22:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800af24:	79fb      	ldrb	r3, [r7, #7]
 800af26:	2b01      	cmp	r3, #1
 800af28:	d10d      	bne.n	800af46 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d009      	beq.n	800af46 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	68d9      	ldr	r1, [r3, #12]
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	015a      	lsls	r2, r3, #5
 800af3a:	69fb      	ldr	r3, [r7, #28]
 800af3c:	4413      	add	r3, r2
 800af3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af42:	460a      	mov	r2, r1
 800af44:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	791b      	ldrb	r3, [r3, #4]
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d128      	bne.n	800afa0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af54:	689b      	ldr	r3, [r3, #8]
 800af56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d110      	bne.n	800af80 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	015a      	lsls	r2, r3, #5
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	4413      	add	r3, r2
 800af66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	69ba      	ldr	r2, [r7, #24]
 800af6e:	0151      	lsls	r1, r2, #5
 800af70:	69fa      	ldr	r2, [r7, #28]
 800af72:	440a      	add	r2, r1
 800af74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800af7c:	6013      	str	r3, [r2, #0]
 800af7e:	e00f      	b.n	800afa0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	015a      	lsls	r2, r3, #5
 800af84:	69fb      	ldr	r3, [r7, #28]
 800af86:	4413      	add	r3, r2
 800af88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	69ba      	ldr	r2, [r7, #24]
 800af90:	0151      	lsls	r1, r2, #5
 800af92:	69fa      	ldr	r2, [r7, #28]
 800af94:	440a      	add	r2, r1
 800af96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	015a      	lsls	r2, r3, #5
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	4413      	add	r3, r2
 800afa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	69ba      	ldr	r2, [r7, #24]
 800afb0:	0151      	lsls	r1, r2, #5
 800afb2:	69fa      	ldr	r2, [r7, #28]
 800afb4:	440a      	add	r2, r1
 800afb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800afba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800afbe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afc0:	2300      	movs	r3, #0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3720      	adds	r7, #32
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	1ff80000 	.word	0x1ff80000

0800afd0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b087      	sub	sp, #28
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800afda:	2300      	movs	r3, #0
 800afdc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	785b      	ldrb	r3, [r3, #1]
 800afea:	2b01      	cmp	r3, #1
 800afec:	d14a      	bne.n	800b084 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	781b      	ldrb	r3, [r3, #0]
 800aff2:	015a      	lsls	r2, r3, #5
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	4413      	add	r3, r2
 800aff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b002:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b006:	f040 8086 	bne.w	800b116 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	015a      	lsls	r2, r3, #5
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	4413      	add	r3, r2
 800b014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	683a      	ldr	r2, [r7, #0]
 800b01c:	7812      	ldrb	r2, [r2, #0]
 800b01e:	0151      	lsls	r1, r2, #5
 800b020:	693a      	ldr	r2, [r7, #16]
 800b022:	440a      	add	r2, r1
 800b024:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b028:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b02c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	015a      	lsls	r2, r3, #5
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	4413      	add	r3, r2
 800b038:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	683a      	ldr	r2, [r7, #0]
 800b040:	7812      	ldrb	r2, [r2, #0]
 800b042:	0151      	lsls	r1, r2, #5
 800b044:	693a      	ldr	r2, [r7, #16]
 800b046:	440a      	add	r2, r1
 800b048:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b04c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b050:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	3301      	adds	r3, #1
 800b056:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b05e:	4293      	cmp	r3, r2
 800b060:	d902      	bls.n	800b068 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b062:	2301      	movs	r3, #1
 800b064:	75fb      	strb	r3, [r7, #23]
          break;
 800b066:	e056      	b.n	800b116 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	015a      	lsls	r2, r3, #5
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	4413      	add	r3, r2
 800b072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b07c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b080:	d0e7      	beq.n	800b052 <USB_EPStopXfer+0x82>
 800b082:	e048      	b.n	800b116 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	015a      	lsls	r2, r3, #5
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	4413      	add	r3, r2
 800b08e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b098:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b09c:	d13b      	bne.n	800b116 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	015a      	lsls	r2, r3, #5
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	7812      	ldrb	r2, [r2, #0]
 800b0b2:	0151      	lsls	r1, r2, #5
 800b0b4:	693a      	ldr	r2, [r7, #16]
 800b0b6:	440a      	add	r2, r1
 800b0b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b0c0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	015a      	lsls	r2, r3, #5
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	4413      	add	r3, r2
 800b0cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	7812      	ldrb	r2, [r2, #0]
 800b0d6:	0151      	lsls	r1, r2, #5
 800b0d8:	693a      	ldr	r2, [r7, #16]
 800b0da:	440a      	add	r2, r1
 800b0dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b0e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d902      	bls.n	800b0fc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	75fb      	strb	r3, [r7, #23]
          break;
 800b0fa:	e00c      	b.n	800b116 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	015a      	lsls	r2, r3, #5
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	4413      	add	r3, r2
 800b106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b114:	d0e7      	beq.n	800b0e6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b116:	7dfb      	ldrb	r3, [r7, #23]
}
 800b118:	4618      	mov	r0, r3
 800b11a:	371c      	adds	r7, #28
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b124:	b480      	push	{r7}
 800b126:	b089      	sub	sp, #36	@ 0x24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	4611      	mov	r1, r2
 800b130:	461a      	mov	r2, r3
 800b132:	460b      	mov	r3, r1
 800b134:	71fb      	strb	r3, [r7, #7]
 800b136:	4613      	mov	r3, r2
 800b138:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b142:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b146:	2b00      	cmp	r3, #0
 800b148:	d123      	bne.n	800b192 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b14a:	88bb      	ldrh	r3, [r7, #4]
 800b14c:	3303      	adds	r3, #3
 800b14e:	089b      	lsrs	r3, r3, #2
 800b150:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b152:	2300      	movs	r3, #0
 800b154:	61bb      	str	r3, [r7, #24]
 800b156:	e018      	b.n	800b18a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b158:	79fb      	ldrb	r3, [r7, #7]
 800b15a:	031a      	lsls	r2, r3, #12
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	4413      	add	r3, r2
 800b160:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b164:	461a      	mov	r2, r3
 800b166:	69fb      	ldr	r3, [r7, #28]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b16c:	69fb      	ldr	r3, [r7, #28]
 800b16e:	3301      	adds	r3, #1
 800b170:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b172:	69fb      	ldr	r3, [r7, #28]
 800b174:	3301      	adds	r3, #1
 800b176:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	3301      	adds	r3, #1
 800b17c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b17e:	69fb      	ldr	r3, [r7, #28]
 800b180:	3301      	adds	r3, #1
 800b182:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b184:	69bb      	ldr	r3, [r7, #24]
 800b186:	3301      	adds	r3, #1
 800b188:	61bb      	str	r3, [r7, #24]
 800b18a:	69ba      	ldr	r2, [r7, #24]
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	429a      	cmp	r2, r3
 800b190:	d3e2      	bcc.n	800b158 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b192:	2300      	movs	r3, #0
}
 800b194:	4618      	mov	r0, r3
 800b196:	3724      	adds	r7, #36	@ 0x24
 800b198:	46bd      	mov	sp, r7
 800b19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19e:	4770      	bx	lr

0800b1a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b08b      	sub	sp, #44	@ 0x2c
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	4613      	mov	r3, r2
 800b1ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b1b6:	88fb      	ldrh	r3, [r7, #6]
 800b1b8:	089b      	lsrs	r3, r3, #2
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b1be:	88fb      	ldrh	r3, [r7, #6]
 800b1c0:	f003 0303 	and.w	r3, r3, #3
 800b1c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	623b      	str	r3, [r7, #32]
 800b1ca:	e014      	b.n	800b1f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b1cc:	69bb      	ldr	r3, [r7, #24]
 800b1ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1da:	3301      	adds	r3, #1
 800b1dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b1f0:	6a3b      	ldr	r3, [r7, #32]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	623b      	str	r3, [r7, #32]
 800b1f6:	6a3a      	ldr	r2, [r7, #32]
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d3e6      	bcc.n	800b1cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b1fe:	8bfb      	ldrh	r3, [r7, #30]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01e      	beq.n	800b242 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b204:	2300      	movs	r3, #0
 800b206:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b208:	69bb      	ldr	r3, [r7, #24]
 800b20a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b20e:	461a      	mov	r2, r3
 800b210:	f107 0310 	add.w	r3, r7, #16
 800b214:	6812      	ldr	r2, [r2, #0]
 800b216:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b218:	693a      	ldr	r2, [r7, #16]
 800b21a:	6a3b      	ldr	r3, [r7, #32]
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	00db      	lsls	r3, r3, #3
 800b220:	fa22 f303 	lsr.w	r3, r2, r3
 800b224:	b2da      	uxtb	r2, r3
 800b226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b228:	701a      	strb	r2, [r3, #0]
      i++;
 800b22a:	6a3b      	ldr	r3, [r7, #32]
 800b22c:	3301      	adds	r3, #1
 800b22e:	623b      	str	r3, [r7, #32]
      pDest++;
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	3301      	adds	r3, #1
 800b234:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b236:	8bfb      	ldrh	r3, [r7, #30]
 800b238:	3b01      	subs	r3, #1
 800b23a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b23c:	8bfb      	ldrh	r3, [r7, #30]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1ea      	bne.n	800b218 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b244:	4618      	mov	r0, r3
 800b246:	372c      	adds	r7, #44	@ 0x2c
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b250:	b480      	push	{r7}
 800b252:	b085      	sub	sp, #20
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	785b      	ldrb	r3, [r3, #1]
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d12c      	bne.n	800b2c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	015a      	lsls	r2, r3, #5
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	4413      	add	r3, r2
 800b274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	db12      	blt.n	800b2a4 <USB_EPSetStall+0x54>
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d00f      	beq.n	800b2a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	015a      	lsls	r2, r3, #5
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	4413      	add	r3, r2
 800b28c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	68ba      	ldr	r2, [r7, #8]
 800b294:	0151      	lsls	r1, r2, #5
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	440a      	add	r2, r1
 800b29a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b29e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b2a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	015a      	lsls	r2, r3, #5
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	4413      	add	r3, r2
 800b2ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	68ba      	ldr	r2, [r7, #8]
 800b2b4:	0151      	lsls	r1, r2, #5
 800b2b6:	68fa      	ldr	r2, [r7, #12]
 800b2b8:	440a      	add	r2, r1
 800b2ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b2c2:	6013      	str	r3, [r2, #0]
 800b2c4:	e02b      	b.n	800b31e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	015a      	lsls	r2, r3, #5
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	4413      	add	r3, r2
 800b2ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	db12      	blt.n	800b2fe <USB_EPSetStall+0xae>
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00f      	beq.n	800b2fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	015a      	lsls	r2, r3, #5
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	68ba      	ldr	r2, [r7, #8]
 800b2ee:	0151      	lsls	r1, r2, #5
 800b2f0:	68fa      	ldr	r2, [r7, #12]
 800b2f2:	440a      	add	r2, r1
 800b2f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b2fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	015a      	lsls	r2, r3, #5
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	4413      	add	r3, r2
 800b306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	68ba      	ldr	r2, [r7, #8]
 800b30e:	0151      	lsls	r1, r2, #5
 800b310:	68fa      	ldr	r2, [r7, #12]
 800b312:	440a      	add	r2, r1
 800b314:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b318:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b31c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b085      	sub	sp, #20
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	785b      	ldrb	r3, [r3, #1]
 800b344:	2b01      	cmp	r3, #1
 800b346:	d128      	bne.n	800b39a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	015a      	lsls	r2, r3, #5
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	4413      	add	r3, r2
 800b350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	0151      	lsls	r1, r2, #5
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	440a      	add	r2, r1
 800b35e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b362:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b366:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	791b      	ldrb	r3, [r3, #4]
 800b36c:	2b03      	cmp	r3, #3
 800b36e:	d003      	beq.n	800b378 <USB_EPClearStall+0x4c>
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	791b      	ldrb	r3, [r3, #4]
 800b374:	2b02      	cmp	r3, #2
 800b376:	d138      	bne.n	800b3ea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	0151      	lsls	r1, r2, #5
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	440a      	add	r2, r1
 800b38e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b396:	6013      	str	r3, [r2, #0]
 800b398:	e027      	b.n	800b3ea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	015a      	lsls	r2, r3, #5
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	68ba      	ldr	r2, [r7, #8]
 800b3aa:	0151      	lsls	r1, r2, #5
 800b3ac:	68fa      	ldr	r2, [r7, #12]
 800b3ae:	440a      	add	r2, r1
 800b3b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b3b8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	791b      	ldrb	r3, [r3, #4]
 800b3be:	2b03      	cmp	r3, #3
 800b3c0:	d003      	beq.n	800b3ca <USB_EPClearStall+0x9e>
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	791b      	ldrb	r3, [r3, #4]
 800b3c6:	2b02      	cmp	r3, #2
 800b3c8:	d10f      	bne.n	800b3ea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	015a      	lsls	r2, r3, #5
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	4413      	add	r3, r2
 800b3d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	0151      	lsls	r1, r2, #5
 800b3dc:	68fa      	ldr	r2, [r7, #12]
 800b3de:	440a      	add	r2, r1
 800b3e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b3e8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b3ea:	2300      	movs	r3, #0
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3714      	adds	r7, #20
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr

0800b3f8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	460b      	mov	r3, r1
 800b402:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68fa      	ldr	r2, [r7, #12]
 800b412:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b416:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b41a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	78fb      	ldrb	r3, [r7, #3]
 800b426:	011b      	lsls	r3, r3, #4
 800b428:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b42c:	68f9      	ldr	r1, [r7, #12]
 800b42e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b432:	4313      	orrs	r3, r2
 800b434:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3714      	adds	r7, #20
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b45e:	f023 0303 	bic.w	r3, r3, #3
 800b462:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	68fa      	ldr	r2, [r7, #12]
 800b46e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b472:	f023 0302 	bic.w	r3, r3, #2
 800b476:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b478:	2300      	movs	r3, #0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3714      	adds	r7, #20
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b486:	b480      	push	{r7}
 800b488:	b085      	sub	sp, #20
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	68fa      	ldr	r2, [r7, #12]
 800b49c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b4a0:	f023 0303 	bic.w	r3, r3, #3
 800b4a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4b4:	f043 0302 	orr.w	r3, r3, #2
 800b4b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4ba:	2300      	movs	r3, #0
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	695b      	ldr	r3, [r3, #20]
 800b4d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	699b      	ldr	r3, [r3, #24]
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	4013      	ands	r3, r2
 800b4de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3714      	adds	r7, #20
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr

0800b4ee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	b085      	sub	sp, #20
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b500:	699b      	ldr	r3, [r3, #24]
 800b502:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b50a:	69db      	ldr	r3, [r3, #28]
 800b50c:	68ba      	ldr	r2, [r7, #8]
 800b50e:	4013      	ands	r3, r2
 800b510:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	0c1b      	lsrs	r3, r3, #16
}
 800b516:	4618      	mov	r0, r3
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b522:	b480      	push	{r7}
 800b524:	b085      	sub	sp, #20
 800b526:	af00      	add	r7, sp, #0
 800b528:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b534:	699b      	ldr	r3, [r3, #24]
 800b536:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b53e:	69db      	ldr	r3, [r3, #28]
 800b540:	68ba      	ldr	r2, [r7, #8]
 800b542:	4013      	ands	r3, r2
 800b544:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	b29b      	uxth	r3, r3
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3714      	adds	r7, #20
 800b54e:	46bd      	mov	sp, r7
 800b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b554:	4770      	bx	lr

0800b556 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b556:	b480      	push	{r7}
 800b558:	b085      	sub	sp, #20
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
 800b55e:	460b      	mov	r3, r1
 800b560:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b566:	78fb      	ldrb	r3, [r7, #3]
 800b568:	015a      	lsls	r2, r3, #5
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	4413      	add	r3, r2
 800b56e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b57c:	695b      	ldr	r3, [r3, #20]
 800b57e:	68ba      	ldr	r2, [r7, #8]
 800b580:	4013      	ands	r3, r2
 800b582:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b584:	68bb      	ldr	r3, [r7, #8]
}
 800b586:	4618      	mov	r0, r3
 800b588:	3714      	adds	r7, #20
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b592:	b480      	push	{r7}
 800b594:	b087      	sub	sp, #28
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
 800b59a:	460b      	mov	r3, r1
 800b59c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b5b6:	78fb      	ldrb	r3, [r7, #3]
 800b5b8:	f003 030f 	and.w	r3, r3, #15
 800b5bc:	68fa      	ldr	r2, [r7, #12]
 800b5be:	fa22 f303 	lsr.w	r3, r2, r3
 800b5c2:	01db      	lsls	r3, r3, #7
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	693a      	ldr	r2, [r7, #16]
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b5cc:	78fb      	ldrb	r3, [r7, #3]
 800b5ce:	015a      	lsls	r2, r3, #5
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	693a      	ldr	r2, [r7, #16]
 800b5dc:	4013      	ands	r3, r2
 800b5de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b5e0:	68bb      	ldr	r3, [r7, #8]
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	371c      	adds	r7, #28
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ec:	4770      	bx	lr

0800b5ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	b083      	sub	sp, #12
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	695b      	ldr	r3, [r3, #20]
 800b5fa:	f003 0301 	and.w	r3, r3, #1
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	370c      	adds	r7, #12
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr

0800b60a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b60a:	b480      	push	{r7}
 800b60c:	b085      	sub	sp, #20
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b624:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b628:	f023 0307 	bic.w	r3, r3, #7
 800b62c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	68fa      	ldr	r2, [r7, #12]
 800b638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b63c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b640:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b642:	2300      	movs	r3, #0
}
 800b644:	4618      	mov	r0, r3
 800b646:	3714      	adds	r7, #20
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr

0800b650 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b650:	b480      	push	{r7}
 800b652:	b087      	sub	sp, #28
 800b654:	af00      	add	r7, sp, #0
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	460b      	mov	r3, r1
 800b65a:	607a      	str	r2, [r7, #4]
 800b65c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	333c      	adds	r3, #60	@ 0x3c
 800b666:	3304      	adds	r3, #4
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b66c:	693b      	ldr	r3, [r7, #16]
 800b66e:	4a26      	ldr	r2, [pc, #152]	@ (800b708 <USB_EP0_OutStart+0xb8>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d90a      	bls.n	800b68a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b680:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b684:	d101      	bne.n	800b68a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b686:	2300      	movs	r3, #0
 800b688:	e037      	b.n	800b6fa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b690:	461a      	mov	r2, r3
 800b692:	2300      	movs	r3, #0
 800b694:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b69c:	691b      	ldr	r3, [r3, #16]
 800b69e:	697a      	ldr	r2, [r7, #20]
 800b6a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b6a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6b8:	f043 0318 	orr.w	r3, r3, #24
 800b6bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	697a      	ldr	r2, [r7, #20]
 800b6c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6cc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b6d0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b6d2:	7afb      	ldrb	r3, [r7, #11]
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d10f      	bne.n	800b6f8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6de:	461a      	mov	r2, r3
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	697a      	ldr	r2, [r7, #20]
 800b6ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6f2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b6f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	371c      	adds	r7, #28
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr
 800b706:	bf00      	nop
 800b708:	4f54300a 	.word	0x4f54300a

0800b70c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b085      	sub	sp, #20
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b714:	2300      	movs	r3, #0
 800b716:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	3301      	adds	r3, #1
 800b71c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b724:	d901      	bls.n	800b72a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	e01b      	b.n	800b762 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	691b      	ldr	r3, [r3, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	daf2      	bge.n	800b718 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b732:	2300      	movs	r3, #0
 800b734:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	f043 0201 	orr.w	r2, r3, #1
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	3301      	adds	r3, #1
 800b746:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b74e:	d901      	bls.n	800b754 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b750:	2303      	movs	r3, #3
 800b752:	e006      	b.n	800b762 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	691b      	ldr	r3, [r3, #16]
 800b758:	f003 0301 	and.w	r3, r3, #1
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d0f0      	beq.n	800b742 <USB_CoreReset+0x36>

  return HAL_OK;
 800b760:	2300      	movs	r3, #0
}
 800b762:	4618      	mov	r0, r3
 800b764:	3714      	adds	r7, #20
 800b766:	46bd      	mov	sp, r7
 800b768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76c:	4770      	bx	lr
	...

0800b770 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
 800b778:	460b      	mov	r3, r1
 800b77a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b77c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b780:	f002 fc9e 	bl	800e0c0 <USBD_static_malloc>
 800b784:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d109      	bne.n	800b7a0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	32b0      	adds	r2, #176	@ 0xb0
 800b796:	2100      	movs	r1, #0
 800b798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b79c:	2302      	movs	r3, #2
 800b79e:	e0d4      	b.n	800b94a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b7a0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	68f8      	ldr	r0, [r7, #12]
 800b7a8:	f003 fad5 	bl	800ed56 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	32b0      	adds	r2, #176	@ 0xb0
 800b7b6:	68f9      	ldr	r1, [r7, #12]
 800b7b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	32b0      	adds	r2, #176	@ 0xb0
 800b7c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	7c1b      	ldrb	r3, [r3, #16]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d138      	bne.n	800b84a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b7d8:	4b5e      	ldr	r3, [pc, #376]	@ (800b954 <USBD_CDC_Init+0x1e4>)
 800b7da:	7819      	ldrb	r1, [r3, #0]
 800b7dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b7e0:	2202      	movs	r2, #2
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f002 fb49 	bl	800de7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b7e8:	4b5a      	ldr	r3, [pc, #360]	@ (800b954 <USBD_CDC_Init+0x1e4>)
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	f003 020f 	and.w	r2, r3, #15
 800b7f0:	6879      	ldr	r1, [r7, #4]
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4413      	add	r3, r2
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	440b      	add	r3, r1
 800b7fc:	3324      	adds	r3, #36	@ 0x24
 800b7fe:	2201      	movs	r2, #1
 800b800:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b802:	4b55      	ldr	r3, [pc, #340]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b804:	7819      	ldrb	r1, [r3, #0]
 800b806:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b80a:	2202      	movs	r2, #2
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f002 fb34 	bl	800de7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b812:	4b51      	ldr	r3, [pc, #324]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	f003 020f 	and.w	r2, r3, #15
 800b81a:	6879      	ldr	r1, [r7, #4]
 800b81c:	4613      	mov	r3, r2
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	4413      	add	r3, r2
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	440b      	add	r3, r1
 800b826:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b82a:	2201      	movs	r2, #1
 800b82c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b82e:	4b4b      	ldr	r3, [pc, #300]	@ (800b95c <USBD_CDC_Init+0x1ec>)
 800b830:	781b      	ldrb	r3, [r3, #0]
 800b832:	f003 020f 	and.w	r2, r3, #15
 800b836:	6879      	ldr	r1, [r7, #4]
 800b838:	4613      	mov	r3, r2
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4413      	add	r3, r2
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	440b      	add	r3, r1
 800b842:	3326      	adds	r3, #38	@ 0x26
 800b844:	2210      	movs	r2, #16
 800b846:	801a      	strh	r2, [r3, #0]
 800b848:	e035      	b.n	800b8b6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b84a:	4b42      	ldr	r3, [pc, #264]	@ (800b954 <USBD_CDC_Init+0x1e4>)
 800b84c:	7819      	ldrb	r1, [r3, #0]
 800b84e:	2340      	movs	r3, #64	@ 0x40
 800b850:	2202      	movs	r2, #2
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f002 fb11 	bl	800de7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b858:	4b3e      	ldr	r3, [pc, #248]	@ (800b954 <USBD_CDC_Init+0x1e4>)
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	f003 020f 	and.w	r2, r3, #15
 800b860:	6879      	ldr	r1, [r7, #4]
 800b862:	4613      	mov	r3, r2
 800b864:	009b      	lsls	r3, r3, #2
 800b866:	4413      	add	r3, r2
 800b868:	009b      	lsls	r3, r3, #2
 800b86a:	440b      	add	r3, r1
 800b86c:	3324      	adds	r3, #36	@ 0x24
 800b86e:	2201      	movs	r2, #1
 800b870:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b872:	4b39      	ldr	r3, [pc, #228]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b874:	7819      	ldrb	r1, [r3, #0]
 800b876:	2340      	movs	r3, #64	@ 0x40
 800b878:	2202      	movs	r2, #2
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f002 fafd 	bl	800de7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b880:	4b35      	ldr	r3, [pc, #212]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b882:	781b      	ldrb	r3, [r3, #0]
 800b884:	f003 020f 	and.w	r2, r3, #15
 800b888:	6879      	ldr	r1, [r7, #4]
 800b88a:	4613      	mov	r3, r2
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	4413      	add	r3, r2
 800b890:	009b      	lsls	r3, r3, #2
 800b892:	440b      	add	r3, r1
 800b894:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b898:	2201      	movs	r2, #1
 800b89a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b89c:	4b2f      	ldr	r3, [pc, #188]	@ (800b95c <USBD_CDC_Init+0x1ec>)
 800b89e:	781b      	ldrb	r3, [r3, #0]
 800b8a0:	f003 020f 	and.w	r2, r3, #15
 800b8a4:	6879      	ldr	r1, [r7, #4]
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	4413      	add	r3, r2
 800b8ac:	009b      	lsls	r3, r3, #2
 800b8ae:	440b      	add	r3, r1
 800b8b0:	3326      	adds	r3, #38	@ 0x26
 800b8b2:	2210      	movs	r2, #16
 800b8b4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b8b6:	4b29      	ldr	r3, [pc, #164]	@ (800b95c <USBD_CDC_Init+0x1ec>)
 800b8b8:	7819      	ldrb	r1, [r3, #0]
 800b8ba:	2308      	movs	r3, #8
 800b8bc:	2203      	movs	r2, #3
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f002 fadb 	bl	800de7a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b8c4:	4b25      	ldr	r3, [pc, #148]	@ (800b95c <USBD_CDC_Init+0x1ec>)
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	f003 020f 	and.w	r2, r3, #15
 800b8cc:	6879      	ldr	r1, [r7, #4]
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4413      	add	r3, r2
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	440b      	add	r3, r1
 800b8d8:	3324      	adds	r3, #36	@ 0x24
 800b8da:	2201      	movs	r2, #1
 800b8dc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	33b0      	adds	r3, #176	@ 0xb0
 800b8f0:	009b      	lsls	r3, r3, #2
 800b8f2:	4413      	add	r3, r2
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b910:	2b00      	cmp	r3, #0
 800b912:	d101      	bne.n	800b918 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b914:	2302      	movs	r3, #2
 800b916:	e018      	b.n	800b94a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	7c1b      	ldrb	r3, [r3, #16]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d10a      	bne.n	800b936 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b920:	4b0d      	ldr	r3, [pc, #52]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b922:	7819      	ldrb	r1, [r3, #0]
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b92a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f002 fb92 	bl	800e058 <USBD_LL_PrepareReceive>
 800b934:	e008      	b.n	800b948 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b936:	4b08      	ldr	r3, [pc, #32]	@ (800b958 <USBD_CDC_Init+0x1e8>)
 800b938:	7819      	ldrb	r1, [r3, #0]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b940:	2340      	movs	r3, #64	@ 0x40
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f002 fb88 	bl	800e058 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3710      	adds	r7, #16
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	200000c3 	.word	0x200000c3
 800b958:	200000c4 	.word	0x200000c4
 800b95c:	200000c5 	.word	0x200000c5

0800b960 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b082      	sub	sp, #8
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
 800b968:	460b      	mov	r3, r1
 800b96a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b96c:	4b3a      	ldr	r3, [pc, #232]	@ (800ba58 <USBD_CDC_DeInit+0xf8>)
 800b96e:	781b      	ldrb	r3, [r3, #0]
 800b970:	4619      	mov	r1, r3
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f002 faa7 	bl	800dec6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b978:	4b37      	ldr	r3, [pc, #220]	@ (800ba58 <USBD_CDC_DeInit+0xf8>)
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	f003 020f 	and.w	r2, r3, #15
 800b980:	6879      	ldr	r1, [r7, #4]
 800b982:	4613      	mov	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	4413      	add	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	440b      	add	r3, r1
 800b98c:	3324      	adds	r3, #36	@ 0x24
 800b98e:	2200      	movs	r2, #0
 800b990:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b992:	4b32      	ldr	r3, [pc, #200]	@ (800ba5c <USBD_CDC_DeInit+0xfc>)
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	4619      	mov	r1, r3
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f002 fa94 	bl	800dec6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b99e:	4b2f      	ldr	r3, [pc, #188]	@ (800ba5c <USBD_CDC_DeInit+0xfc>)
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	f003 020f 	and.w	r2, r3, #15
 800b9a6:	6879      	ldr	r1, [r7, #4]
 800b9a8:	4613      	mov	r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	4413      	add	r3, r2
 800b9ae:	009b      	lsls	r3, r3, #2
 800b9b0:	440b      	add	r3, r1
 800b9b2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b9ba:	4b29      	ldr	r3, [pc, #164]	@ (800ba60 <USBD_CDC_DeInit+0x100>)
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	4619      	mov	r1, r3
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f002 fa80 	bl	800dec6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b9c6:	4b26      	ldr	r3, [pc, #152]	@ (800ba60 <USBD_CDC_DeInit+0x100>)
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	f003 020f 	and.w	r2, r3, #15
 800b9ce:	6879      	ldr	r1, [r7, #4]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	4413      	add	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	440b      	add	r3, r1
 800b9da:	3324      	adds	r3, #36	@ 0x24
 800b9dc:	2200      	movs	r2, #0
 800b9de:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b9e0:	4b1f      	ldr	r3, [pc, #124]	@ (800ba60 <USBD_CDC_DeInit+0x100>)
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	f003 020f 	and.w	r2, r3, #15
 800b9e8:	6879      	ldr	r1, [r7, #4]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4413      	add	r3, r2
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	440b      	add	r3, r1
 800b9f4:	3326      	adds	r3, #38	@ 0x26
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	32b0      	adds	r2, #176	@ 0xb0
 800ba04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d01f      	beq.n	800ba4c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	33b0      	adds	r3, #176	@ 0xb0
 800ba16:	009b      	lsls	r3, r3, #2
 800ba18:	4413      	add	r3, r2
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	32b0      	adds	r2, #176	@ 0xb0
 800ba2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f002 fb54 	bl	800e0dc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	32b0      	adds	r2, #176	@ 0xb0
 800ba3e:	2100      	movs	r1, #0
 800ba40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ba4c:	2300      	movs	r3, #0
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	200000c3 	.word	0x200000c3
 800ba5c:	200000c4 	.word	0x200000c4
 800ba60:	200000c5 	.word	0x200000c5

0800ba64 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	32b0      	adds	r2, #176	@ 0xb0
 800ba78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba7c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ba82:	2300      	movs	r3, #0
 800ba84:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ba90:	2303      	movs	r3, #3
 800ba92:	e0bf      	b.n	800bc14 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d050      	beq.n	800bb42 <USBD_CDC_Setup+0xde>
 800baa0:	2b20      	cmp	r3, #32
 800baa2:	f040 80af 	bne.w	800bc04 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	88db      	ldrh	r3, [r3, #6]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d03a      	beq.n	800bb24 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	b25b      	sxtb	r3, r3
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	da1b      	bge.n	800baf0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800babe:	687a      	ldr	r2, [r7, #4]
 800bac0:	33b0      	adds	r3, #176	@ 0xb0
 800bac2:	009b      	lsls	r3, r3, #2
 800bac4:	4413      	add	r3, r2
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	689b      	ldr	r3, [r3, #8]
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bace:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bad0:	683a      	ldr	r2, [r7, #0]
 800bad2:	88d2      	ldrh	r2, [r2, #6]
 800bad4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	88db      	ldrh	r3, [r3, #6]
 800bada:	2b07      	cmp	r3, #7
 800badc:	bf28      	it	cs
 800bade:	2307      	movcs	r3, #7
 800bae0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	89fa      	ldrh	r2, [r7, #14]
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f001 fd93 	bl	800d614 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800baee:	e090      	b.n	800bc12 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	785a      	ldrb	r2, [r3, #1]
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	88db      	ldrh	r3, [r3, #6]
 800bafe:	2b3f      	cmp	r3, #63	@ 0x3f
 800bb00:	d803      	bhi.n	800bb0a <USBD_CDC_Setup+0xa6>
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	88db      	ldrh	r3, [r3, #6]
 800bb06:	b2da      	uxtb	r2, r3
 800bb08:	e000      	b.n	800bb0c <USBD_CDC_Setup+0xa8>
 800bb0a:	2240      	movs	r2, #64	@ 0x40
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bb12:	6939      	ldr	r1, [r7, #16]
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f001 fda5 	bl	800d66c <USBD_CtlPrepareRx>
      break;
 800bb22:	e076      	b.n	800bc12 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	33b0      	adds	r3, #176	@ 0xb0
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	4413      	add	r3, r2
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	689b      	ldr	r3, [r3, #8]
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	7850      	ldrb	r0, [r2, #1]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	6839      	ldr	r1, [r7, #0]
 800bb3e:	4798      	blx	r3
      break;
 800bb40:	e067      	b.n	800bc12 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	785b      	ldrb	r3, [r3, #1]
 800bb46:	2b0b      	cmp	r3, #11
 800bb48:	d851      	bhi.n	800bbee <USBD_CDC_Setup+0x18a>
 800bb4a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb50 <USBD_CDC_Setup+0xec>)
 800bb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb50:	0800bb81 	.word	0x0800bb81
 800bb54:	0800bbfd 	.word	0x0800bbfd
 800bb58:	0800bbef 	.word	0x0800bbef
 800bb5c:	0800bbef 	.word	0x0800bbef
 800bb60:	0800bbef 	.word	0x0800bbef
 800bb64:	0800bbef 	.word	0x0800bbef
 800bb68:	0800bbef 	.word	0x0800bbef
 800bb6c:	0800bbef 	.word	0x0800bbef
 800bb70:	0800bbef 	.word	0x0800bbef
 800bb74:	0800bbef 	.word	0x0800bbef
 800bb78:	0800bbab 	.word	0x0800bbab
 800bb7c:	0800bbd5 	.word	0x0800bbd5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb86:	b2db      	uxtb	r3, r3
 800bb88:	2b03      	cmp	r3, #3
 800bb8a:	d107      	bne.n	800bb9c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bb8c:	f107 030a 	add.w	r3, r7, #10
 800bb90:	2202      	movs	r2, #2
 800bb92:	4619      	mov	r1, r3
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	f001 fd3d 	bl	800d614 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bb9a:	e032      	b.n	800bc02 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bb9c:	6839      	ldr	r1, [r7, #0]
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f001 fcbb 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bba4:	2303      	movs	r3, #3
 800bba6:	75fb      	strb	r3, [r7, #23]
          break;
 800bba8:	e02b      	b.n	800bc02 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbb0:	b2db      	uxtb	r3, r3
 800bbb2:	2b03      	cmp	r3, #3
 800bbb4:	d107      	bne.n	800bbc6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bbb6:	f107 030d 	add.w	r3, r7, #13
 800bbba:	2201      	movs	r2, #1
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f001 fd28 	bl	800d614 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bbc4:	e01d      	b.n	800bc02 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bbc6:	6839      	ldr	r1, [r7, #0]
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f001 fca6 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bbce:	2303      	movs	r3, #3
 800bbd0:	75fb      	strb	r3, [r7, #23]
          break;
 800bbd2:	e016      	b.n	800bc02 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	2b03      	cmp	r3, #3
 800bbde:	d00f      	beq.n	800bc00 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bbe0:	6839      	ldr	r1, [r7, #0]
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f001 fc99 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bbe8:	2303      	movs	r3, #3
 800bbea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bbec:	e008      	b.n	800bc00 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bbee:	6839      	ldr	r1, [r7, #0]
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f001 fc92 	bl	800d51a <USBD_CtlError>
          ret = USBD_FAIL;
 800bbf6:	2303      	movs	r3, #3
 800bbf8:	75fb      	strb	r3, [r7, #23]
          break;
 800bbfa:	e002      	b.n	800bc02 <USBD_CDC_Setup+0x19e>
          break;
 800bbfc:	bf00      	nop
 800bbfe:	e008      	b.n	800bc12 <USBD_CDC_Setup+0x1ae>
          break;
 800bc00:	bf00      	nop
      }
      break;
 800bc02:	e006      	b.n	800bc12 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bc04:	6839      	ldr	r1, [r7, #0]
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f001 fc87 	bl	800d51a <USBD_CtlError>
      ret = USBD_FAIL;
 800bc0c:	2303      	movs	r3, #3
 800bc0e:	75fb      	strb	r3, [r7, #23]
      break;
 800bc10:	bf00      	nop
  }

  return (uint8_t)ret;
 800bc12:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3718      	adds	r7, #24
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	460b      	mov	r3, r1
 800bc26:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc2e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	32b0      	adds	r2, #176	@ 0xb0
 800bc3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d101      	bne.n	800bc46 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bc42:	2303      	movs	r3, #3
 800bc44:	e065      	b.n	800bd12 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	32b0      	adds	r2, #176	@ 0xb0
 800bc50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc54:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bc56:	78fb      	ldrb	r3, [r7, #3]
 800bc58:	f003 020f 	and.w	r2, r3, #15
 800bc5c:	6879      	ldr	r1, [r7, #4]
 800bc5e:	4613      	mov	r3, r2
 800bc60:	009b      	lsls	r3, r3, #2
 800bc62:	4413      	add	r3, r2
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	440b      	add	r3, r1
 800bc68:	3318      	adds	r3, #24
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d02f      	beq.n	800bcd0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bc70:	78fb      	ldrb	r3, [r7, #3]
 800bc72:	f003 020f 	and.w	r2, r3, #15
 800bc76:	6879      	ldr	r1, [r7, #4]
 800bc78:	4613      	mov	r3, r2
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	4413      	add	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	440b      	add	r3, r1
 800bc82:	3318      	adds	r3, #24
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	78fb      	ldrb	r3, [r7, #3]
 800bc88:	f003 010f 	and.w	r1, r3, #15
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	460b      	mov	r3, r1
 800bc90:	00db      	lsls	r3, r3, #3
 800bc92:	440b      	add	r3, r1
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	4403      	add	r3, r0
 800bc98:	331c      	adds	r3, #28
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	fbb2 f1f3 	udiv	r1, r2, r3
 800bca0:	fb01 f303 	mul.w	r3, r1, r3
 800bca4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d112      	bne.n	800bcd0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bcaa:	78fb      	ldrb	r3, [r7, #3]
 800bcac:	f003 020f 	and.w	r2, r3, #15
 800bcb0:	6879      	ldr	r1, [r7, #4]
 800bcb2:	4613      	mov	r3, r2
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	4413      	add	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	440b      	add	r3, r1
 800bcbc:	3318      	adds	r3, #24
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bcc2:	78f9      	ldrb	r1, [r7, #3]
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f002 f9a4 	bl	800e016 <USBD_LL_Transmit>
 800bcce:	e01f      	b.n	800bd10 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	33b0      	adds	r3, #176	@ 0xb0
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	4413      	add	r3, r2
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	691b      	ldr	r3, [r3, #16]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d010      	beq.n	800bd10 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcf4:	687a      	ldr	r2, [r7, #4]
 800bcf6:	33b0      	adds	r3, #176	@ 0xb0
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	4413      	add	r3, r2
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	691b      	ldr	r3, [r3, #16]
 800bd00:	68ba      	ldr	r2, [r7, #8]
 800bd02:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bd06:	68ba      	ldr	r2, [r7, #8]
 800bd08:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bd0c:	78fa      	ldrb	r2, [r7, #3]
 800bd0e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bd10:	2300      	movs	r3, #0
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3710      	adds	r7, #16
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}

0800bd1a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd1a:	b580      	push	{r7, lr}
 800bd1c:	b084      	sub	sp, #16
 800bd1e:	af00      	add	r7, sp, #0
 800bd20:	6078      	str	r0, [r7, #4]
 800bd22:	460b      	mov	r3, r1
 800bd24:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	32b0      	adds	r2, #176	@ 0xb0
 800bd30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd34:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	32b0      	adds	r2, #176	@ 0xb0
 800bd40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d101      	bne.n	800bd4c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bd48:	2303      	movs	r3, #3
 800bd4a:	e01a      	b.n	800bd82 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bd4c:	78fb      	ldrb	r3, [r7, #3]
 800bd4e:	4619      	mov	r1, r3
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f002 f9a2 	bl	800e09a <USBD_LL_GetRxDataSize>
 800bd56:	4602      	mov	r2, r0
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd64:	687a      	ldr	r2, [r7, #4]
 800bd66:	33b0      	adds	r3, #176	@ 0xb0
 800bd68:	009b      	lsls	r3, r3, #2
 800bd6a:	4413      	add	r3, r2
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	68db      	ldr	r3, [r3, #12]
 800bd70:	68fa      	ldr	r2, [r7, #12]
 800bd72:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bd76:	68fa      	ldr	r2, [r7, #12]
 800bd78:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800bd7c:	4611      	mov	r1, r2
 800bd7e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bd80:	2300      	movs	r3, #0
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b084      	sub	sp, #16
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	32b0      	adds	r2, #176	@ 0xb0
 800bd9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bda0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d101      	bne.n	800bdac <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bda8:	2303      	movs	r3, #3
 800bdaa:	e024      	b.n	800bdf6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bdb2:	687a      	ldr	r2, [r7, #4]
 800bdb4:	33b0      	adds	r3, #176	@ 0xb0
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4413      	add	r3, r2
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d019      	beq.n	800bdf4 <USBD_CDC_EP0_RxReady+0x6a>
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bdc6:	2bff      	cmp	r3, #255	@ 0xff
 800bdc8:	d014      	beq.n	800bdf4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bdd0:	687a      	ldr	r2, [r7, #4]
 800bdd2:	33b0      	adds	r3, #176	@ 0xb0
 800bdd4:	009b      	lsls	r3, r3, #2
 800bdd6:	4413      	add	r3, r2
 800bdd8:	685b      	ldr	r3, [r3, #4]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	68fa      	ldr	r2, [r7, #12]
 800bdde:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800bde2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bdea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	22ff      	movs	r2, #255	@ 0xff
 800bdf0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
	...

0800be00 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800be08:	2182      	movs	r1, #130	@ 0x82
 800be0a:	4818      	ldr	r0, [pc, #96]	@ (800be6c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be0c:	f000 fd4f 	bl	800c8ae <USBD_GetEpDesc>
 800be10:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800be12:	2101      	movs	r1, #1
 800be14:	4815      	ldr	r0, [pc, #84]	@ (800be6c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be16:	f000 fd4a 	bl	800c8ae <USBD_GetEpDesc>
 800be1a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800be1c:	2181      	movs	r1, #129	@ 0x81
 800be1e:	4813      	ldr	r0, [pc, #76]	@ (800be6c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be20:	f000 fd45 	bl	800c8ae <USBD_GetEpDesc>
 800be24:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d002      	beq.n	800be32 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	2210      	movs	r2, #16
 800be30:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d006      	beq.n	800be46 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800be40:	711a      	strb	r2, [r3, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d006      	beq.n	800be5a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2200      	movs	r2, #0
 800be50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800be54:	711a      	strb	r2, [r3, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2243      	movs	r2, #67	@ 0x43
 800be5e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800be60:	4b02      	ldr	r3, [pc, #8]	@ (800be6c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800be62:	4618      	mov	r0, r3
 800be64:	3718      	adds	r7, #24
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	20000080 	.word	0x20000080

0800be70 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b086      	sub	sp, #24
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800be78:	2182      	movs	r1, #130	@ 0x82
 800be7a:	4818      	ldr	r0, [pc, #96]	@ (800bedc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800be7c:	f000 fd17 	bl	800c8ae <USBD_GetEpDesc>
 800be80:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800be82:	2101      	movs	r1, #1
 800be84:	4815      	ldr	r0, [pc, #84]	@ (800bedc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800be86:	f000 fd12 	bl	800c8ae <USBD_GetEpDesc>
 800be8a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800be8c:	2181      	movs	r1, #129	@ 0x81
 800be8e:	4813      	ldr	r0, [pc, #76]	@ (800bedc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800be90:	f000 fd0d 	bl	800c8ae <USBD_GetEpDesc>
 800be94:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d002      	beq.n	800bea2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800be9c:	697b      	ldr	r3, [r7, #20]
 800be9e:	2210      	movs	r2, #16
 800bea0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d006      	beq.n	800beb6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	2200      	movs	r2, #0
 800beac:	711a      	strb	r2, [r3, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	f042 0202 	orr.w	r2, r2, #2
 800beb4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d006      	beq.n	800beca <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2200      	movs	r2, #0
 800bec0:	711a      	strb	r2, [r3, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f042 0202 	orr.w	r2, r2, #2
 800bec8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2243      	movs	r2, #67	@ 0x43
 800bece:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bed0:	4b02      	ldr	r3, [pc, #8]	@ (800bedc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3718      	adds	r7, #24
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
 800beda:	bf00      	nop
 800bedc:	20000080 	.word	0x20000080

0800bee0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bee8:	2182      	movs	r1, #130	@ 0x82
 800beea:	4818      	ldr	r0, [pc, #96]	@ (800bf4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800beec:	f000 fcdf 	bl	800c8ae <USBD_GetEpDesc>
 800bef0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bef2:	2101      	movs	r1, #1
 800bef4:	4815      	ldr	r0, [pc, #84]	@ (800bf4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bef6:	f000 fcda 	bl	800c8ae <USBD_GetEpDesc>
 800befa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800befc:	2181      	movs	r1, #129	@ 0x81
 800befe:	4813      	ldr	r0, [pc, #76]	@ (800bf4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bf00:	f000 fcd5 	bl	800c8ae <USBD_GetEpDesc>
 800bf04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d002      	beq.n	800bf12 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	2210      	movs	r2, #16
 800bf10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d006      	beq.n	800bf26 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bf20:	711a      	strb	r2, [r3, #4]
 800bf22:	2200      	movs	r2, #0
 800bf24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d006      	beq.n	800bf3a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	2200      	movs	r2, #0
 800bf30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bf34:	711a      	strb	r2, [r3, #4]
 800bf36:	2200      	movs	r2, #0
 800bf38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2243      	movs	r2, #67	@ 0x43
 800bf3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bf40:	4b02      	ldr	r3, [pc, #8]	@ (800bf4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3718      	adds	r7, #24
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}
 800bf4a:	bf00      	nop
 800bf4c:	20000080 	.word	0x20000080

0800bf50 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bf50:	b480      	push	{r7}
 800bf52:	b083      	sub	sp, #12
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	220a      	movs	r2, #10
 800bf5c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bf5e:	4b03      	ldr	r3, [pc, #12]	@ (800bf6c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	370c      	adds	r7, #12
 800bf64:	46bd      	mov	sp, r7
 800bf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6a:	4770      	bx	lr
 800bf6c:	2000003c 	.word	0x2000003c

0800bf70 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b083      	sub	sp, #12
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d101      	bne.n	800bf84 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bf80:	2303      	movs	r3, #3
 800bf82:	e009      	b.n	800bf98 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf8a:	687a      	ldr	r2, [r7, #4]
 800bf8c:	33b0      	adds	r3, #176	@ 0xb0
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	4413      	add	r3, r2
 800bf92:	683a      	ldr	r2, [r7, #0]
 800bf94:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bf96:	2300      	movs	r3, #0
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b087      	sub	sp, #28
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	32b0      	adds	r2, #176	@ 0xb0
 800bfba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfbe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d101      	bne.n	800bfca <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	e008      	b.n	800bfdc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	68ba      	ldr	r2, [r7, #8]
 800bfce:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	371c      	adds	r7, #28
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	32b0      	adds	r2, #176	@ 0xb0
 800bffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c000:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d101      	bne.n	800c00c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c008:	2303      	movs	r3, #3
 800c00a:	e004      	b.n	800c016 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	683a      	ldr	r2, [r7, #0]
 800c010:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	3714      	adds	r7, #20
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr
	...

0800c024 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b084      	sub	sp, #16
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	32b0      	adds	r2, #176	@ 0xb0
 800c036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c03a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c03c:	2301      	movs	r3, #1
 800c03e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d101      	bne.n	800c04a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c046:	2303      	movs	r3, #3
 800c048:	e025      	b.n	800c096 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c050:	2b00      	cmp	r3, #0
 800c052:	d11f      	bne.n	800c094 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	2201      	movs	r2, #1
 800c058:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c05c:	4b10      	ldr	r3, [pc, #64]	@ (800c0a0 <USBD_CDC_TransmitPacket+0x7c>)
 800c05e:	781b      	ldrb	r3, [r3, #0]
 800c060:	f003 020f 	and.w	r2, r3, #15
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	4613      	mov	r3, r2
 800c06e:	009b      	lsls	r3, r3, #2
 800c070:	4413      	add	r3, r2
 800c072:	009b      	lsls	r3, r3, #2
 800c074:	4403      	add	r3, r0
 800c076:	3318      	adds	r3, #24
 800c078:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c07a:	4b09      	ldr	r3, [pc, #36]	@ (800c0a0 <USBD_CDC_TransmitPacket+0x7c>)
 800c07c:	7819      	ldrb	r1, [r3, #0]
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f001 ffc3 	bl	800e016 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c090:	2300      	movs	r3, #0
 800c092:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c094:	7bfb      	ldrb	r3, [r7, #15]
}
 800c096:	4618      	mov	r0, r3
 800c098:	3710      	adds	r7, #16
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}
 800c09e:	bf00      	nop
 800c0a0:	200000c3 	.word	0x200000c3

0800c0a4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b084      	sub	sp, #16
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	32b0      	adds	r2, #176	@ 0xb0
 800c0b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ba:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	32b0      	adds	r2, #176	@ 0xb0
 800c0c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d101      	bne.n	800c0d2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	e018      	b.n	800c104 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	7c1b      	ldrb	r3, [r3, #16]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d10a      	bne.n	800c0f0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c0da:	4b0c      	ldr	r3, [pc, #48]	@ (800c10c <USBD_CDC_ReceivePacket+0x68>)
 800c0dc:	7819      	ldrb	r1, [r3, #0]
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c0e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f001 ffb5 	bl	800e058 <USBD_LL_PrepareReceive>
 800c0ee:	e008      	b.n	800c102 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c0f0:	4b06      	ldr	r3, [pc, #24]	@ (800c10c <USBD_CDC_ReceivePacket+0x68>)
 800c0f2:	7819      	ldrb	r1, [r3, #0]
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c0fa:	2340      	movs	r3, #64	@ 0x40
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f001 ffab 	bl	800e058 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c102:	2300      	movs	r3, #0
}
 800c104:	4618      	mov	r0, r3
 800c106:	3710      	adds	r7, #16
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	200000c4 	.word	0x200000c4

0800c110 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b086      	sub	sp, #24
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	4613      	mov	r3, r2
 800c11c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d101      	bne.n	800c128 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c124:	2303      	movs	r3, #3
 800c126:	e01f      	b.n	800c168 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2200      	movs	r2, #0
 800c12c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2200      	movs	r2, #0
 800c134:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d003      	beq.n	800c14e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	68ba      	ldr	r2, [r7, #8]
 800c14a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2201      	movs	r2, #1
 800c152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	79fa      	ldrb	r2, [r7, #7]
 800c15a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f001 fe25 	bl	800ddac <USBD_LL_Init>
 800c162:	4603      	mov	r3, r0
 800c164:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c166:	7dfb      	ldrb	r3, [r7, #23]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3718      	adds	r7, #24
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c17a:	2300      	movs	r3, #0
 800c17c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d101      	bne.n	800c188 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c184:	2303      	movs	r3, #3
 800c186:	e025      	b.n	800c1d4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	683a      	ldr	r2, [r7, #0]
 800c18c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	32ae      	adds	r2, #174	@ 0xae
 800c19a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c19e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d00f      	beq.n	800c1c4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	32ae      	adds	r2, #174	@ 0xae
 800c1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b4:	f107 020e 	add.w	r2, r7, #14
 800c1b8:	4610      	mov	r0, r2
 800c1ba:	4798      	blx	r3
 800c1bc:	4602      	mov	r2, r0
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c1ca:	1c5a      	adds	r2, r3, #1
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3710      	adds	r7, #16
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b082      	sub	sp, #8
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f001 fe2d 	bl	800de44 <USBD_LL_Start>
 800c1ea:	4603      	mov	r3, r0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3708      	adds	r7, #8
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c1f4:	b480      	push	{r7}
 800c1f6:	b083      	sub	sp, #12
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1fc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	370c      	adds	r7, #12
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr

0800c20a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b084      	sub	sp, #16
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
 800c212:	460b      	mov	r3, r1
 800c214:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c216:	2300      	movs	r3, #0
 800c218:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c220:	2b00      	cmp	r3, #0
 800c222:	d009      	beq.n	800c238 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	78fa      	ldrb	r2, [r7, #3]
 800c22e:	4611      	mov	r1, r2
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	4798      	blx	r3
 800c234:	4603      	mov	r3, r0
 800c236:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c238:	7bfb      	ldrb	r3, [r7, #15]
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c242:	b580      	push	{r7, lr}
 800c244:	b084      	sub	sp, #16
 800c246:	af00      	add	r7, sp, #0
 800c248:	6078      	str	r0, [r7, #4]
 800c24a:	460b      	mov	r3, r1
 800c24c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c24e:	2300      	movs	r3, #0
 800c250:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	78fa      	ldrb	r2, [r7, #3]
 800c25c:	4611      	mov	r1, r2
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	4798      	blx	r3
 800c262:	4603      	mov	r3, r0
 800c264:	2b00      	cmp	r3, #0
 800c266:	d001      	beq.n	800c26c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c268:	2303      	movs	r3, #3
 800c26a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3710      	adds	r7, #16
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b084      	sub	sp, #16
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
 800c27e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c286:	6839      	ldr	r1, [r7, #0]
 800c288:	4618      	mov	r0, r3
 800c28a:	f001 f90c 	bl	800d4a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c29c:	461a      	mov	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c2aa:	f003 031f 	and.w	r3, r3, #31
 800c2ae:	2b02      	cmp	r3, #2
 800c2b0:	d01a      	beq.n	800c2e8 <USBD_LL_SetupStage+0x72>
 800c2b2:	2b02      	cmp	r3, #2
 800c2b4:	d822      	bhi.n	800c2fc <USBD_LL_SetupStage+0x86>
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d002      	beq.n	800c2c0 <USBD_LL_SetupStage+0x4a>
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d00a      	beq.n	800c2d4 <USBD_LL_SetupStage+0x5e>
 800c2be:	e01d      	b.n	800c2fc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f000 fb63 	bl	800c994 <USBD_StdDevReq>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	73fb      	strb	r3, [r7, #15]
      break;
 800c2d2:	e020      	b.n	800c316 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c2da:	4619      	mov	r1, r3
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f000 fbcb 	bl	800ca78 <USBD_StdItfReq>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	73fb      	strb	r3, [r7, #15]
      break;
 800c2e6:	e016      	b.n	800c316 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f000 fc2d 	bl	800cb50 <USBD_StdEPReq>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	73fb      	strb	r3, [r7, #15]
      break;
 800c2fa:	e00c      	b.n	800c316 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c302:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c306:	b2db      	uxtb	r3, r3
 800c308:	4619      	mov	r1, r3
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f001 fdfa 	bl	800df04 <USBD_LL_StallEP>
 800c310:	4603      	mov	r3, r0
 800c312:	73fb      	strb	r3, [r7, #15]
      break;
 800c314:	bf00      	nop
  }

  return ret;
 800c316:	7bfb      	ldrb	r3, [r7, #15]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3710      	adds	r7, #16
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	460b      	mov	r3, r1
 800c32a:	607a      	str	r2, [r7, #4]
 800c32c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c32e:	2300      	movs	r3, #0
 800c330:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c332:	7afb      	ldrb	r3, [r7, #11]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d16e      	bne.n	800c416 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c33e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c346:	2b03      	cmp	r3, #3
 800c348:	f040 8098 	bne.w	800c47c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	689a      	ldr	r2, [r3, #8]
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	429a      	cmp	r2, r3
 800c356:	d913      	bls.n	800c380 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	689a      	ldr	r2, [r3, #8]
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	68db      	ldr	r3, [r3, #12]
 800c360:	1ad2      	subs	r2, r2, r3
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	68da      	ldr	r2, [r3, #12]
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	689b      	ldr	r3, [r3, #8]
 800c36e:	4293      	cmp	r3, r2
 800c370:	bf28      	it	cs
 800c372:	4613      	movcs	r3, r2
 800c374:	461a      	mov	r2, r3
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	68f8      	ldr	r0, [r7, #12]
 800c37a:	f001 f994 	bl	800d6a6 <USBD_CtlContinueRx>
 800c37e:	e07d      	b.n	800c47c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c386:	f003 031f 	and.w	r3, r3, #31
 800c38a:	2b02      	cmp	r3, #2
 800c38c:	d014      	beq.n	800c3b8 <USBD_LL_DataOutStage+0x98>
 800c38e:	2b02      	cmp	r3, #2
 800c390:	d81d      	bhi.n	800c3ce <USBD_LL_DataOutStage+0xae>
 800c392:	2b00      	cmp	r3, #0
 800c394:	d002      	beq.n	800c39c <USBD_LL_DataOutStage+0x7c>
 800c396:	2b01      	cmp	r3, #1
 800c398:	d003      	beq.n	800c3a2 <USBD_LL_DataOutStage+0x82>
 800c39a:	e018      	b.n	800c3ce <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c39c:	2300      	movs	r3, #0
 800c39e:	75bb      	strb	r3, [r7, #22]
            break;
 800c3a0:	e018      	b.n	800c3d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	68f8      	ldr	r0, [r7, #12]
 800c3ae:	f000 fa64 	bl	800c87a <USBD_CoreFindIF>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	75bb      	strb	r3, [r7, #22]
            break;
 800c3b6:	e00d      	b.n	800c3d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f000 fa66 	bl	800c894 <USBD_CoreFindEP>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	75bb      	strb	r3, [r7, #22]
            break;
 800c3cc:	e002      	b.n	800c3d4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	75bb      	strb	r3, [r7, #22]
            break;
 800c3d2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c3d4:	7dbb      	ldrb	r3, [r7, #22]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d119      	bne.n	800c40e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b03      	cmp	r3, #3
 800c3e4:	d113      	bne.n	800c40e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c3e6:	7dba      	ldrb	r2, [r7, #22]
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	32ae      	adds	r2, #174	@ 0xae
 800c3ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3f0:	691b      	ldr	r3, [r3, #16]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d00b      	beq.n	800c40e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c3f6:	7dba      	ldrb	r2, [r7, #22]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c3fe:	7dba      	ldrb	r2, [r7, #22]
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	32ae      	adds	r2, #174	@ 0xae
 800c404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c40e:	68f8      	ldr	r0, [r7, #12]
 800c410:	f001 f95a 	bl	800d6c8 <USBD_CtlSendStatus>
 800c414:	e032      	b.n	800c47c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c416:	7afb      	ldrb	r3, [r7, #11]
 800c418:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c41c:	b2db      	uxtb	r3, r3
 800c41e:	4619      	mov	r1, r3
 800c420:	68f8      	ldr	r0, [r7, #12]
 800c422:	f000 fa37 	bl	800c894 <USBD_CoreFindEP>
 800c426:	4603      	mov	r3, r0
 800c428:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c42a:	7dbb      	ldrb	r3, [r7, #22]
 800c42c:	2bff      	cmp	r3, #255	@ 0xff
 800c42e:	d025      	beq.n	800c47c <USBD_LL_DataOutStage+0x15c>
 800c430:	7dbb      	ldrb	r3, [r7, #22]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d122      	bne.n	800c47c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	2b03      	cmp	r3, #3
 800c440:	d117      	bne.n	800c472 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c442:	7dba      	ldrb	r2, [r7, #22]
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	32ae      	adds	r2, #174	@ 0xae
 800c448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c44c:	699b      	ldr	r3, [r3, #24]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d00f      	beq.n	800c472 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c452:	7dba      	ldrb	r2, [r7, #22]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c45a:	7dba      	ldrb	r2, [r7, #22]
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	32ae      	adds	r2, #174	@ 0xae
 800c460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c464:	699b      	ldr	r3, [r3, #24]
 800c466:	7afa      	ldrb	r2, [r7, #11]
 800c468:	4611      	mov	r1, r2
 800c46a:	68f8      	ldr	r0, [r7, #12]
 800c46c:	4798      	blx	r3
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c472:	7dfb      	ldrb	r3, [r7, #23]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d001      	beq.n	800c47c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c478:	7dfb      	ldrb	r3, [r7, #23]
 800c47a:	e000      	b.n	800c47e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c47c:	2300      	movs	r3, #0
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3718      	adds	r7, #24
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}

0800c486 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c486:	b580      	push	{r7, lr}
 800c488:	b086      	sub	sp, #24
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	60f8      	str	r0, [r7, #12]
 800c48e:	460b      	mov	r3, r1
 800c490:	607a      	str	r2, [r7, #4]
 800c492:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c494:	7afb      	ldrb	r3, [r7, #11]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d16f      	bne.n	800c57a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	3314      	adds	r3, #20
 800c49e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c4a6:	2b02      	cmp	r3, #2
 800c4a8:	d15a      	bne.n	800c560 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	689a      	ldr	r2, [r3, #8]
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	68db      	ldr	r3, [r3, #12]
 800c4b2:	429a      	cmp	r2, r3
 800c4b4:	d914      	bls.n	800c4e0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	689a      	ldr	r2, [r3, #8]
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	1ad2      	subs	r2, r2, r3
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	6879      	ldr	r1, [r7, #4]
 800c4cc:	68f8      	ldr	r0, [r7, #12]
 800c4ce:	f001 f8bc 	bl	800d64a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	2100      	movs	r1, #0
 800c4d8:	68f8      	ldr	r0, [r7, #12]
 800c4da:	f001 fdbd 	bl	800e058 <USBD_LL_PrepareReceive>
 800c4de:	e03f      	b.n	800c560 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	68da      	ldr	r2, [r3, #12]
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	689b      	ldr	r3, [r3, #8]
 800c4e8:	429a      	cmp	r2, r3
 800c4ea:	d11c      	bne.n	800c526 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	685a      	ldr	r2, [r3, #4]
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d316      	bcc.n	800c526 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c502:	429a      	cmp	r2, r3
 800c504:	d20f      	bcs.n	800c526 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c506:	2200      	movs	r2, #0
 800c508:	2100      	movs	r1, #0
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	f001 f89d 	bl	800d64a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2200      	movs	r2, #0
 800c514:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c518:	2300      	movs	r3, #0
 800c51a:	2200      	movs	r2, #0
 800c51c:	2100      	movs	r1, #0
 800c51e:	68f8      	ldr	r0, [r7, #12]
 800c520:	f001 fd9a 	bl	800e058 <USBD_LL_PrepareReceive>
 800c524:	e01c      	b.n	800c560 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c52c:	b2db      	uxtb	r3, r3
 800c52e:	2b03      	cmp	r3, #3
 800c530:	d10f      	bne.n	800c552 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c538:	68db      	ldr	r3, [r3, #12]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d009      	beq.n	800c552 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2200      	movs	r2, #0
 800c542:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	68f8      	ldr	r0, [r7, #12]
 800c550:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c552:	2180      	movs	r1, #128	@ 0x80
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f001 fcd5 	bl	800df04 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c55a:	68f8      	ldr	r0, [r7, #12]
 800c55c:	f001 f8c7 	bl	800d6ee <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c566:	2b00      	cmp	r3, #0
 800c568:	d03a      	beq.n	800c5e0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f7ff fe42 	bl	800c1f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2200      	movs	r2, #0
 800c574:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c578:	e032      	b.n	800c5e0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c57a:	7afb      	ldrb	r3, [r7, #11]
 800c57c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c580:	b2db      	uxtb	r3, r3
 800c582:	4619      	mov	r1, r3
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f000 f985 	bl	800c894 <USBD_CoreFindEP>
 800c58a:	4603      	mov	r3, r0
 800c58c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c58e:	7dfb      	ldrb	r3, [r7, #23]
 800c590:	2bff      	cmp	r3, #255	@ 0xff
 800c592:	d025      	beq.n	800c5e0 <USBD_LL_DataInStage+0x15a>
 800c594:	7dfb      	ldrb	r3, [r7, #23]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d122      	bne.n	800c5e0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5a0:	b2db      	uxtb	r3, r3
 800c5a2:	2b03      	cmp	r3, #3
 800c5a4:	d11c      	bne.n	800c5e0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c5a6:	7dfa      	ldrb	r2, [r7, #23]
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	32ae      	adds	r2, #174	@ 0xae
 800c5ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5b0:	695b      	ldr	r3, [r3, #20]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d014      	beq.n	800c5e0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c5b6:	7dfa      	ldrb	r2, [r7, #23]
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c5be:	7dfa      	ldrb	r2, [r7, #23]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	32ae      	adds	r2, #174	@ 0xae
 800c5c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5c8:	695b      	ldr	r3, [r3, #20]
 800c5ca:	7afa      	ldrb	r2, [r7, #11]
 800c5cc:	4611      	mov	r1, r2
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	4798      	blx	r3
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c5d6:	7dbb      	ldrb	r3, [r7, #22]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d001      	beq.n	800c5e0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c5dc:	7dbb      	ldrb	r3, [r7, #22]
 800c5de:	e000      	b.n	800c5e2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c5e0:	2300      	movs	r3, #0
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3718      	adds	r7, #24
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}

0800c5ea <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c5ea:	b580      	push	{r7, lr}
 800c5ec:	b084      	sub	sp, #16
 800c5ee:	af00      	add	r7, sp, #0
 800c5f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2200      	movs	r2, #0
 800c60a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2200      	movs	r2, #0
 800c610:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c622:	2b00      	cmp	r3, #0
 800c624:	d014      	beq.n	800c650 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c62c:	685b      	ldr	r3, [r3, #4]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00e      	beq.n	800c650 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c638:	685b      	ldr	r3, [r3, #4]
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	6852      	ldr	r2, [r2, #4]
 800c63e:	b2d2      	uxtb	r2, r2
 800c640:	4611      	mov	r1, r2
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	4798      	blx	r3
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d001      	beq.n	800c650 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c64c:	2303      	movs	r3, #3
 800c64e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c650:	2340      	movs	r3, #64	@ 0x40
 800c652:	2200      	movs	r2, #0
 800c654:	2100      	movs	r1, #0
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f001 fc0f 	bl	800de7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2201      	movs	r2, #1
 800c660:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2240      	movs	r2, #64	@ 0x40
 800c668:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c66c:	2340      	movs	r3, #64	@ 0x40
 800c66e:	2200      	movs	r2, #0
 800c670:	2180      	movs	r1, #128	@ 0x80
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f001 fc01 	bl	800de7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2201      	movs	r2, #1
 800c67c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2240      	movs	r2, #64	@ 0x40
 800c682:	621a      	str	r2, [r3, #32]

  return ret;
 800c684:	7bfb      	ldrb	r3, [r7, #15]
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c68e:	b480      	push	{r7}
 800c690:	b083      	sub	sp, #12
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
 800c696:	460b      	mov	r3, r1
 800c698:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	78fa      	ldrb	r2, [r7, #3]
 800c69e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c6a0:	2300      	movs	r3, #0
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	370c      	adds	r7, #12
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ac:	4770      	bx	lr

0800c6ae <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c6ae:	b480      	push	{r7}
 800c6b0:	b083      	sub	sp, #12
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6bc:	b2db      	uxtb	r3, r3
 800c6be:	2b04      	cmp	r3, #4
 800c6c0:	d006      	beq.n	800c6d0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6c8:	b2da      	uxtb	r2, r3
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2204      	movs	r2, #4
 800c6d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c6d8:	2300      	movs	r3, #0
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	370c      	adds	r7, #12
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr

0800c6e6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c6e6:	b480      	push	{r7}
 800c6e8:	b083      	sub	sp, #12
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	2b04      	cmp	r3, #4
 800c6f8:	d106      	bne.n	800c708 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c700:	b2da      	uxtb	r2, r3
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c708:	2300      	movs	r3, #0
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	370c      	adds	r7, #12
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr

0800c716 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c716:	b580      	push	{r7, lr}
 800c718:	b082      	sub	sp, #8
 800c71a:	af00      	add	r7, sp, #0
 800c71c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c724:	b2db      	uxtb	r3, r3
 800c726:	2b03      	cmp	r3, #3
 800c728:	d110      	bne.n	800c74c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c730:	2b00      	cmp	r3, #0
 800c732:	d00b      	beq.n	800c74c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c73a:	69db      	ldr	r3, [r3, #28]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d005      	beq.n	800c74c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c746:	69db      	ldr	r3, [r3, #28]
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c74c:	2300      	movs	r3, #0
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3708      	adds	r7, #8
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}

0800c756 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c756:	b580      	push	{r7, lr}
 800c758:	b082      	sub	sp, #8
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	460b      	mov	r3, r1
 800c760:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	32ae      	adds	r2, #174	@ 0xae
 800c76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d101      	bne.n	800c778 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c774:	2303      	movs	r3, #3
 800c776:	e01c      	b.n	800c7b2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c77e:	b2db      	uxtb	r3, r3
 800c780:	2b03      	cmp	r3, #3
 800c782:	d115      	bne.n	800c7b0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	32ae      	adds	r2, #174	@ 0xae
 800c78e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c792:	6a1b      	ldr	r3, [r3, #32]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d00b      	beq.n	800c7b0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	32ae      	adds	r2, #174	@ 0xae
 800c7a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7a6:	6a1b      	ldr	r3, [r3, #32]
 800c7a8:	78fa      	ldrb	r2, [r7, #3]
 800c7aa:	4611      	mov	r1, r2
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3708      	adds	r7, #8
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b082      	sub	sp, #8
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
 800c7c2:	460b      	mov	r3, r1
 800c7c4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	32ae      	adds	r2, #174	@ 0xae
 800c7d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d101      	bne.n	800c7dc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c7d8:	2303      	movs	r3, #3
 800c7da:	e01c      	b.n	800c816 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	2b03      	cmp	r3, #3
 800c7e6:	d115      	bne.n	800c814 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	32ae      	adds	r2, #174	@ 0xae
 800c7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d00b      	beq.n	800c814 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	32ae      	adds	r2, #174	@ 0xae
 800c806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c80a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c80c:	78fa      	ldrb	r2, [r7, #3]
 800c80e:	4611      	mov	r1, r2
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c814:	2300      	movs	r3, #0
}
 800c816:	4618      	mov	r0, r3
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}

0800c81e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c81e:	b480      	push	{r7}
 800c820:	b083      	sub	sp, #12
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c826:	2300      	movs	r3, #0
}
 800c828:	4618      	mov	r0, r3
 800c82a:	370c      	adds	r7, #12
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr

0800c834 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b084      	sub	sp, #16
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c83c:	2300      	movs	r3, #0
 800c83e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2201      	movs	r2, #1
 800c844:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d00e      	beq.n	800c870 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	687a      	ldr	r2, [r7, #4]
 800c85c:	6852      	ldr	r2, [r2, #4]
 800c85e:	b2d2      	uxtb	r2, r2
 800c860:	4611      	mov	r1, r2
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	4798      	blx	r3
 800c866:	4603      	mov	r3, r0
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d001      	beq.n	800c870 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c86c:	2303      	movs	r3, #3
 800c86e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c870:	7bfb      	ldrb	r3, [r7, #15]
}
 800c872:	4618      	mov	r0, r3
 800c874:	3710      	adds	r7, #16
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}

0800c87a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c87a:	b480      	push	{r7}
 800c87c:	b083      	sub	sp, #12
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
 800c882:	460b      	mov	r3, r1
 800c884:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c886:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c888:	4618      	mov	r0, r3
 800c88a:	370c      	adds	r7, #12
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr

0800c894 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c894:	b480      	push	{r7}
 800c896:	b083      	sub	sp, #12
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	460b      	mov	r3, r1
 800c89e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c8a0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	370c      	adds	r7, #12
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ac:	4770      	bx	lr

0800c8ae <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c8ae:	b580      	push	{r7, lr}
 800c8b0:	b086      	sub	sp, #24
 800c8b2:	af00      	add	r7, sp, #0
 800c8b4:	6078      	str	r0, [r7, #4]
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	885b      	ldrh	r3, [r3, #2]
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	68fa      	ldr	r2, [r7, #12]
 800c8ce:	7812      	ldrb	r2, [r2, #0]
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d91f      	bls.n	800c914 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	781b      	ldrb	r3, [r3, #0]
 800c8d8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c8da:	e013      	b.n	800c904 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c8dc:	f107 030a 	add.w	r3, r7, #10
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	6978      	ldr	r0, [r7, #20]
 800c8e4:	f000 f81b 	bl	800c91e <USBD_GetNextDesc>
 800c8e8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	785b      	ldrb	r3, [r3, #1]
 800c8ee:	2b05      	cmp	r3, #5
 800c8f0:	d108      	bne.n	800c904 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	789b      	ldrb	r3, [r3, #2]
 800c8fa:	78fa      	ldrb	r2, [r7, #3]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d008      	beq.n	800c912 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c900:	2300      	movs	r3, #0
 800c902:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	885b      	ldrh	r3, [r3, #2]
 800c908:	b29a      	uxth	r2, r3
 800c90a:	897b      	ldrh	r3, [r7, #10]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d8e5      	bhi.n	800c8dc <USBD_GetEpDesc+0x2e>
 800c910:	e000      	b.n	800c914 <USBD_GetEpDesc+0x66>
          break;
 800c912:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c914:	693b      	ldr	r3, [r7, #16]
}
 800c916:	4618      	mov	r0, r3
 800c918:	3718      	adds	r7, #24
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}

0800c91e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c91e:	b480      	push	{r7}
 800c920:	b085      	sub	sp, #20
 800c922:	af00      	add	r7, sp, #0
 800c924:	6078      	str	r0, [r7, #4]
 800c926:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	881b      	ldrh	r3, [r3, #0]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	7812      	ldrb	r2, [r2, #0]
 800c934:	4413      	add	r3, r2
 800c936:	b29a      	uxth	r2, r3
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	781b      	ldrb	r3, [r3, #0]
 800c940:	461a      	mov	r2, r3
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4413      	add	r3, r2
 800c946:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c948:	68fb      	ldr	r3, [r7, #12]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3714      	adds	r7, #20
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr

0800c956 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c956:	b480      	push	{r7}
 800c958:	b087      	sub	sp, #28
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	3301      	adds	r3, #1
 800c96c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c974:	8a3b      	ldrh	r3, [r7, #16]
 800c976:	021b      	lsls	r3, r3, #8
 800c978:	b21a      	sxth	r2, r3
 800c97a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c97e:	4313      	orrs	r3, r2
 800c980:	b21b      	sxth	r3, r3
 800c982:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c984:	89fb      	ldrh	r3, [r7, #14]
}
 800c986:	4618      	mov	r0, r3
 800c988:	371c      	adds	r7, #28
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr
	...

0800c994 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b084      	sub	sp, #16
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
 800c99c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c9aa:	2b40      	cmp	r3, #64	@ 0x40
 800c9ac:	d005      	beq.n	800c9ba <USBD_StdDevReq+0x26>
 800c9ae:	2b40      	cmp	r3, #64	@ 0x40
 800c9b0:	d857      	bhi.n	800ca62 <USBD_StdDevReq+0xce>
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d00f      	beq.n	800c9d6 <USBD_StdDevReq+0x42>
 800c9b6:	2b20      	cmp	r3, #32
 800c9b8:	d153      	bne.n	800ca62 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	32ae      	adds	r2, #174	@ 0xae
 800c9c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	6839      	ldr	r1, [r7, #0]
 800c9cc:	6878      	ldr	r0, [r7, #4]
 800c9ce:	4798      	blx	r3
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	73fb      	strb	r3, [r7, #15]
      break;
 800c9d4:	e04a      	b.n	800ca6c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	785b      	ldrb	r3, [r3, #1]
 800c9da:	2b09      	cmp	r3, #9
 800c9dc:	d83b      	bhi.n	800ca56 <USBD_StdDevReq+0xc2>
 800c9de:	a201      	add	r2, pc, #4	@ (adr r2, 800c9e4 <USBD_StdDevReq+0x50>)
 800c9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e4:	0800ca39 	.word	0x0800ca39
 800c9e8:	0800ca4d 	.word	0x0800ca4d
 800c9ec:	0800ca57 	.word	0x0800ca57
 800c9f0:	0800ca43 	.word	0x0800ca43
 800c9f4:	0800ca57 	.word	0x0800ca57
 800c9f8:	0800ca17 	.word	0x0800ca17
 800c9fc:	0800ca0d 	.word	0x0800ca0d
 800ca00:	0800ca57 	.word	0x0800ca57
 800ca04:	0800ca2f 	.word	0x0800ca2f
 800ca08:	0800ca21 	.word	0x0800ca21
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ca0c:	6839      	ldr	r1, [r7, #0]
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 fa3c 	bl	800ce8c <USBD_GetDescriptor>
          break;
 800ca14:	e024      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ca16:	6839      	ldr	r1, [r7, #0]
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 fba1 	bl	800d160 <USBD_SetAddress>
          break;
 800ca1e:	e01f      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ca20:	6839      	ldr	r1, [r7, #0]
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f000 fbe0 	bl	800d1e8 <USBD_SetConfig>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	73fb      	strb	r3, [r7, #15]
          break;
 800ca2c:	e018      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ca2e:	6839      	ldr	r1, [r7, #0]
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 fc83 	bl	800d33c <USBD_GetConfig>
          break;
 800ca36:	e013      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ca38:	6839      	ldr	r1, [r7, #0]
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f000 fcb4 	bl	800d3a8 <USBD_GetStatus>
          break;
 800ca40:	e00e      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ca42:	6839      	ldr	r1, [r7, #0]
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f000 fce3 	bl	800d410 <USBD_SetFeature>
          break;
 800ca4a:	e009      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ca4c:	6839      	ldr	r1, [r7, #0]
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f000 fd07 	bl	800d462 <USBD_ClrFeature>
          break;
 800ca54:	e004      	b.n	800ca60 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ca56:	6839      	ldr	r1, [r7, #0]
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f000 fd5e 	bl	800d51a <USBD_CtlError>
          break;
 800ca5e:	bf00      	nop
      }
      break;
 800ca60:	e004      	b.n	800ca6c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ca62:	6839      	ldr	r1, [r7, #0]
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 fd58 	bl	800d51a <USBD_CtlError>
      break;
 800ca6a:	bf00      	nop
  }

  return ret;
 800ca6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	3710      	adds	r7, #16
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
 800ca76:	bf00      	nop

0800ca78 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b084      	sub	sp, #16
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca82:	2300      	movs	r3, #0
 800ca84:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ca8e:	2b40      	cmp	r3, #64	@ 0x40
 800ca90:	d005      	beq.n	800ca9e <USBD_StdItfReq+0x26>
 800ca92:	2b40      	cmp	r3, #64	@ 0x40
 800ca94:	d852      	bhi.n	800cb3c <USBD_StdItfReq+0xc4>
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d001      	beq.n	800ca9e <USBD_StdItfReq+0x26>
 800ca9a:	2b20      	cmp	r3, #32
 800ca9c:	d14e      	bne.n	800cb3c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	3b01      	subs	r3, #1
 800caa8:	2b02      	cmp	r3, #2
 800caaa:	d840      	bhi.n	800cb2e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	889b      	ldrh	r3, [r3, #4]
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	d836      	bhi.n	800cb24 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	889b      	ldrh	r3, [r3, #4]
 800caba:	b2db      	uxtb	r3, r3
 800cabc:	4619      	mov	r1, r3
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f7ff fedb 	bl	800c87a <USBD_CoreFindIF>
 800cac4:	4603      	mov	r3, r0
 800cac6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cac8:	7bbb      	ldrb	r3, [r7, #14]
 800caca:	2bff      	cmp	r3, #255	@ 0xff
 800cacc:	d01d      	beq.n	800cb0a <USBD_StdItfReq+0x92>
 800cace:	7bbb      	ldrb	r3, [r7, #14]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d11a      	bne.n	800cb0a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800cad4:	7bba      	ldrb	r2, [r7, #14]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	32ae      	adds	r2, #174	@ 0xae
 800cada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cade:	689b      	ldr	r3, [r3, #8]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d00f      	beq.n	800cb04 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cae4:	7bba      	ldrb	r2, [r7, #14]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800caec:	7bba      	ldrb	r2, [r7, #14]
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	32ae      	adds	r2, #174	@ 0xae
 800caf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caf6:	689b      	ldr	r3, [r3, #8]
 800caf8:	6839      	ldr	r1, [r7, #0]
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	4798      	blx	r3
 800cafe:	4603      	mov	r3, r0
 800cb00:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cb02:	e004      	b.n	800cb0e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cb04:	2303      	movs	r3, #3
 800cb06:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cb08:	e001      	b.n	800cb0e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	88db      	ldrh	r3, [r3, #6]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d110      	bne.n	800cb38 <USBD_StdItfReq+0xc0>
 800cb16:	7bfb      	ldrb	r3, [r7, #15]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d10d      	bne.n	800cb38 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 fdd3 	bl	800d6c8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cb22:	e009      	b.n	800cb38 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cb24:	6839      	ldr	r1, [r7, #0]
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f000 fcf7 	bl	800d51a <USBD_CtlError>
          break;
 800cb2c:	e004      	b.n	800cb38 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cb2e:	6839      	ldr	r1, [r7, #0]
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f000 fcf2 	bl	800d51a <USBD_CtlError>
          break;
 800cb36:	e000      	b.n	800cb3a <USBD_StdItfReq+0xc2>
          break;
 800cb38:	bf00      	nop
      }
      break;
 800cb3a:	e004      	b.n	800cb46 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cb3c:	6839      	ldr	r1, [r7, #0]
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 fceb 	bl	800d51a <USBD_CtlError>
      break;
 800cb44:	bf00      	nop
  }

  return ret;
 800cb46:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb48:	4618      	mov	r0, r3
 800cb4a:	3710      	adds	r7, #16
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}

0800cb50 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	889b      	ldrh	r3, [r3, #4]
 800cb62:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cb6c:	2b40      	cmp	r3, #64	@ 0x40
 800cb6e:	d007      	beq.n	800cb80 <USBD_StdEPReq+0x30>
 800cb70:	2b40      	cmp	r3, #64	@ 0x40
 800cb72:	f200 817f 	bhi.w	800ce74 <USBD_StdEPReq+0x324>
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d02a      	beq.n	800cbd0 <USBD_StdEPReq+0x80>
 800cb7a:	2b20      	cmp	r3, #32
 800cb7c:	f040 817a 	bne.w	800ce74 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cb80:	7bbb      	ldrb	r3, [r7, #14]
 800cb82:	4619      	mov	r1, r3
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f7ff fe85 	bl	800c894 <USBD_CoreFindEP>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cb8e:	7b7b      	ldrb	r3, [r7, #13]
 800cb90:	2bff      	cmp	r3, #255	@ 0xff
 800cb92:	f000 8174 	beq.w	800ce7e <USBD_StdEPReq+0x32e>
 800cb96:	7b7b      	ldrb	r3, [r7, #13]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	f040 8170 	bne.w	800ce7e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800cb9e:	7b7a      	ldrb	r2, [r7, #13]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cba6:	7b7a      	ldrb	r2, [r7, #13]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	32ae      	adds	r2, #174	@ 0xae
 800cbac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbb0:	689b      	ldr	r3, [r3, #8]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f000 8163 	beq.w	800ce7e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cbb8:	7b7a      	ldrb	r2, [r7, #13]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	32ae      	adds	r2, #174	@ 0xae
 800cbbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc2:	689b      	ldr	r3, [r3, #8]
 800cbc4:	6839      	ldr	r1, [r7, #0]
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	4798      	blx	r3
 800cbca:	4603      	mov	r3, r0
 800cbcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cbce:	e156      	b.n	800ce7e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	785b      	ldrb	r3, [r3, #1]
 800cbd4:	2b03      	cmp	r3, #3
 800cbd6:	d008      	beq.n	800cbea <USBD_StdEPReq+0x9a>
 800cbd8:	2b03      	cmp	r3, #3
 800cbda:	f300 8145 	bgt.w	800ce68 <USBD_StdEPReq+0x318>
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 809b 	beq.w	800cd1a <USBD_StdEPReq+0x1ca>
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d03c      	beq.n	800cc62 <USBD_StdEPReq+0x112>
 800cbe8:	e13e      	b.n	800ce68 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbf0:	b2db      	uxtb	r3, r3
 800cbf2:	2b02      	cmp	r3, #2
 800cbf4:	d002      	beq.n	800cbfc <USBD_StdEPReq+0xac>
 800cbf6:	2b03      	cmp	r3, #3
 800cbf8:	d016      	beq.n	800cc28 <USBD_StdEPReq+0xd8>
 800cbfa:	e02c      	b.n	800cc56 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cbfc:	7bbb      	ldrb	r3, [r7, #14]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d00d      	beq.n	800cc1e <USBD_StdEPReq+0xce>
 800cc02:	7bbb      	ldrb	r3, [r7, #14]
 800cc04:	2b80      	cmp	r3, #128	@ 0x80
 800cc06:	d00a      	beq.n	800cc1e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc08:	7bbb      	ldrb	r3, [r7, #14]
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f001 f979 	bl	800df04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc12:	2180      	movs	r1, #128	@ 0x80
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f001 f975 	bl	800df04 <USBD_LL_StallEP>
 800cc1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cc1c:	e020      	b.n	800cc60 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cc1e:	6839      	ldr	r1, [r7, #0]
 800cc20:	6878      	ldr	r0, [r7, #4]
 800cc22:	f000 fc7a 	bl	800d51a <USBD_CtlError>
              break;
 800cc26:	e01b      	b.n	800cc60 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	885b      	ldrh	r3, [r3, #2]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d10e      	bne.n	800cc4e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cc30:	7bbb      	ldrb	r3, [r7, #14]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d00b      	beq.n	800cc4e <USBD_StdEPReq+0xfe>
 800cc36:	7bbb      	ldrb	r3, [r7, #14]
 800cc38:	2b80      	cmp	r3, #128	@ 0x80
 800cc3a:	d008      	beq.n	800cc4e <USBD_StdEPReq+0xfe>
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	88db      	ldrh	r3, [r3, #6]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d104      	bne.n	800cc4e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc44:	7bbb      	ldrb	r3, [r7, #14]
 800cc46:	4619      	mov	r1, r3
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f001 f95b 	bl	800df04 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 fd3a 	bl	800d6c8 <USBD_CtlSendStatus>

              break;
 800cc54:	e004      	b.n	800cc60 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cc56:	6839      	ldr	r1, [r7, #0]
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f000 fc5e 	bl	800d51a <USBD_CtlError>
              break;
 800cc5e:	bf00      	nop
          }
          break;
 800cc60:	e107      	b.n	800ce72 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc68:	b2db      	uxtb	r3, r3
 800cc6a:	2b02      	cmp	r3, #2
 800cc6c:	d002      	beq.n	800cc74 <USBD_StdEPReq+0x124>
 800cc6e:	2b03      	cmp	r3, #3
 800cc70:	d016      	beq.n	800cca0 <USBD_StdEPReq+0x150>
 800cc72:	e04b      	b.n	800cd0c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cc74:	7bbb      	ldrb	r3, [r7, #14]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00d      	beq.n	800cc96 <USBD_StdEPReq+0x146>
 800cc7a:	7bbb      	ldrb	r3, [r7, #14]
 800cc7c:	2b80      	cmp	r3, #128	@ 0x80
 800cc7e:	d00a      	beq.n	800cc96 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc80:	7bbb      	ldrb	r3, [r7, #14]
 800cc82:	4619      	mov	r1, r3
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f001 f93d 	bl	800df04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc8a:	2180      	movs	r1, #128	@ 0x80
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f001 f939 	bl	800df04 <USBD_LL_StallEP>
 800cc92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cc94:	e040      	b.n	800cd18 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cc96:	6839      	ldr	r1, [r7, #0]
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f000 fc3e 	bl	800d51a <USBD_CtlError>
              break;
 800cc9e:	e03b      	b.n	800cd18 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	885b      	ldrh	r3, [r3, #2]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d136      	bne.n	800cd16 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cca8:	7bbb      	ldrb	r3, [r7, #14]
 800ccaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d004      	beq.n	800ccbc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ccb2:	7bbb      	ldrb	r3, [r7, #14]
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f001 f943 	bl	800df42 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	f000 fd03 	bl	800d6c8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ccc2:	7bbb      	ldrb	r3, [r7, #14]
 800ccc4:	4619      	mov	r1, r3
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f7ff fde4 	bl	800c894 <USBD_CoreFindEP>
 800cccc:	4603      	mov	r3, r0
 800ccce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ccd0:	7b7b      	ldrb	r3, [r7, #13]
 800ccd2:	2bff      	cmp	r3, #255	@ 0xff
 800ccd4:	d01f      	beq.n	800cd16 <USBD_StdEPReq+0x1c6>
 800ccd6:	7b7b      	ldrb	r3, [r7, #13]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d11c      	bne.n	800cd16 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ccdc:	7b7a      	ldrb	r2, [r7, #13]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cce4:	7b7a      	ldrb	r2, [r7, #13]
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	32ae      	adds	r2, #174	@ 0xae
 800ccea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccee:	689b      	ldr	r3, [r3, #8]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d010      	beq.n	800cd16 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ccf4:	7b7a      	ldrb	r2, [r7, #13]
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	32ae      	adds	r2, #174	@ 0xae
 800ccfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	6839      	ldr	r1, [r7, #0]
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	4798      	blx	r3
 800cd06:	4603      	mov	r3, r0
 800cd08:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cd0a:	e004      	b.n	800cd16 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cd0c:	6839      	ldr	r1, [r7, #0]
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 fc03 	bl	800d51a <USBD_CtlError>
              break;
 800cd14:	e000      	b.n	800cd18 <USBD_StdEPReq+0x1c8>
              break;
 800cd16:	bf00      	nop
          }
          break;
 800cd18:	e0ab      	b.n	800ce72 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd20:	b2db      	uxtb	r3, r3
 800cd22:	2b02      	cmp	r3, #2
 800cd24:	d002      	beq.n	800cd2c <USBD_StdEPReq+0x1dc>
 800cd26:	2b03      	cmp	r3, #3
 800cd28:	d032      	beq.n	800cd90 <USBD_StdEPReq+0x240>
 800cd2a:	e097      	b.n	800ce5c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cd2c:	7bbb      	ldrb	r3, [r7, #14]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d007      	beq.n	800cd42 <USBD_StdEPReq+0x1f2>
 800cd32:	7bbb      	ldrb	r3, [r7, #14]
 800cd34:	2b80      	cmp	r3, #128	@ 0x80
 800cd36:	d004      	beq.n	800cd42 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cd38:	6839      	ldr	r1, [r7, #0]
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 fbed 	bl	800d51a <USBD_CtlError>
                break;
 800cd40:	e091      	b.n	800ce66 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	da0b      	bge.n	800cd62 <USBD_StdEPReq+0x212>
 800cd4a:	7bbb      	ldrb	r3, [r7, #14]
 800cd4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd50:	4613      	mov	r3, r2
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	4413      	add	r3, r2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	3310      	adds	r3, #16
 800cd5a:	687a      	ldr	r2, [r7, #4]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	3304      	adds	r3, #4
 800cd60:	e00b      	b.n	800cd7a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cd62:	7bbb      	ldrb	r3, [r7, #14]
 800cd64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd68:	4613      	mov	r3, r2
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	4413      	add	r3, r2
 800cd6e:	009b      	lsls	r3, r3, #2
 800cd70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	4413      	add	r3, r2
 800cd78:	3304      	adds	r3, #4
 800cd7a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	2202      	movs	r2, #2
 800cd86:	4619      	mov	r1, r3
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f000 fc43 	bl	800d614 <USBD_CtlSendData>
              break;
 800cd8e:	e06a      	b.n	800ce66 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cd90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	da11      	bge.n	800cdbc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cd98:	7bbb      	ldrb	r3, [r7, #14]
 800cd9a:	f003 020f 	and.w	r2, r3, #15
 800cd9e:	6879      	ldr	r1, [r7, #4]
 800cda0:	4613      	mov	r3, r2
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	4413      	add	r3, r2
 800cda6:	009b      	lsls	r3, r3, #2
 800cda8:	440b      	add	r3, r1
 800cdaa:	3324      	adds	r3, #36	@ 0x24
 800cdac:	881b      	ldrh	r3, [r3, #0]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d117      	bne.n	800cde2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cdb2:	6839      	ldr	r1, [r7, #0]
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 fbb0 	bl	800d51a <USBD_CtlError>
                  break;
 800cdba:	e054      	b.n	800ce66 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cdbc:	7bbb      	ldrb	r3, [r7, #14]
 800cdbe:	f003 020f 	and.w	r2, r3, #15
 800cdc2:	6879      	ldr	r1, [r7, #4]
 800cdc4:	4613      	mov	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	4413      	add	r3, r2
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	440b      	add	r3, r1
 800cdce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cdd2:	881b      	ldrh	r3, [r3, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d104      	bne.n	800cde2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cdd8:	6839      	ldr	r1, [r7, #0]
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f000 fb9d 	bl	800d51a <USBD_CtlError>
                  break;
 800cde0:	e041      	b.n	800ce66 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cde2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	da0b      	bge.n	800ce02 <USBD_StdEPReq+0x2b2>
 800cdea:	7bbb      	ldrb	r3, [r7, #14]
 800cdec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cdf0:	4613      	mov	r3, r2
 800cdf2:	009b      	lsls	r3, r3, #2
 800cdf4:	4413      	add	r3, r2
 800cdf6:	009b      	lsls	r3, r3, #2
 800cdf8:	3310      	adds	r3, #16
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	3304      	adds	r3, #4
 800ce00:	e00b      	b.n	800ce1a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ce02:	7bbb      	ldrb	r3, [r7, #14]
 800ce04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ce08:	4613      	mov	r3, r2
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	4413      	add	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	4413      	add	r3, r2
 800ce18:	3304      	adds	r3, #4
 800ce1a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ce1c:	7bbb      	ldrb	r3, [r7, #14]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d002      	beq.n	800ce28 <USBD_StdEPReq+0x2d8>
 800ce22:	7bbb      	ldrb	r3, [r7, #14]
 800ce24:	2b80      	cmp	r3, #128	@ 0x80
 800ce26:	d103      	bne.n	800ce30 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	601a      	str	r2, [r3, #0]
 800ce2e:	e00e      	b.n	800ce4e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ce30:	7bbb      	ldrb	r3, [r7, #14]
 800ce32:	4619      	mov	r1, r3
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f001 f8a3 	bl	800df80 <USBD_LL_IsStallEP>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d003      	beq.n	800ce48 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	2201      	movs	r2, #1
 800ce44:	601a      	str	r2, [r3, #0]
 800ce46:	e002      	b.n	800ce4e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ce4e:	68bb      	ldr	r3, [r7, #8]
 800ce50:	2202      	movs	r2, #2
 800ce52:	4619      	mov	r1, r3
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f000 fbdd 	bl	800d614 <USBD_CtlSendData>
              break;
 800ce5a:	e004      	b.n	800ce66 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ce5c:	6839      	ldr	r1, [r7, #0]
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f000 fb5b 	bl	800d51a <USBD_CtlError>
              break;
 800ce64:	bf00      	nop
          }
          break;
 800ce66:	e004      	b.n	800ce72 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ce68:	6839      	ldr	r1, [r7, #0]
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f000 fb55 	bl	800d51a <USBD_CtlError>
          break;
 800ce70:	bf00      	nop
      }
      break;
 800ce72:	e005      	b.n	800ce80 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ce74:	6839      	ldr	r1, [r7, #0]
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 fb4f 	bl	800d51a <USBD_CtlError>
      break;
 800ce7c:	e000      	b.n	800ce80 <USBD_StdEPReq+0x330>
      break;
 800ce7e:	bf00      	nop
  }

  return ret;
 800ce80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce82:	4618      	mov	r0, r3
 800ce84:	3710      	adds	r7, #16
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
	...

0800ce8c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b084      	sub	sp, #16
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
 800ce94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ce96:	2300      	movs	r3, #0
 800ce98:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	885b      	ldrh	r3, [r3, #2]
 800cea6:	0a1b      	lsrs	r3, r3, #8
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	3b01      	subs	r3, #1
 800ceac:	2b06      	cmp	r3, #6
 800ceae:	f200 8128 	bhi.w	800d102 <USBD_GetDescriptor+0x276>
 800ceb2:	a201      	add	r2, pc, #4	@ (adr r2, 800ceb8 <USBD_GetDescriptor+0x2c>)
 800ceb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceb8:	0800ced5 	.word	0x0800ced5
 800cebc:	0800ceed 	.word	0x0800ceed
 800cec0:	0800cf2d 	.word	0x0800cf2d
 800cec4:	0800d103 	.word	0x0800d103
 800cec8:	0800d103 	.word	0x0800d103
 800cecc:	0800d0a3 	.word	0x0800d0a3
 800ced0:	0800d0cf 	.word	0x0800d0cf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	687a      	ldr	r2, [r7, #4]
 800cede:	7c12      	ldrb	r2, [r2, #16]
 800cee0:	f107 0108 	add.w	r1, r7, #8
 800cee4:	4610      	mov	r0, r2
 800cee6:	4798      	blx	r3
 800cee8:	60f8      	str	r0, [r7, #12]
      break;
 800ceea:	e112      	b.n	800d112 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	7c1b      	ldrb	r3, [r3, #16]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d10d      	bne.n	800cf10 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cefa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cefc:	f107 0208 	add.w	r2, r7, #8
 800cf00:	4610      	mov	r0, r2
 800cf02:	4798      	blx	r3
 800cf04:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	3301      	adds	r3, #1
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cf0e:	e100      	b.n	800d112 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf18:	f107 0208 	add.w	r2, r7, #8
 800cf1c:	4610      	mov	r0, r2
 800cf1e:	4798      	blx	r3
 800cf20:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	3301      	adds	r3, #1
 800cf26:	2202      	movs	r2, #2
 800cf28:	701a      	strb	r2, [r3, #0]
      break;
 800cf2a:	e0f2      	b.n	800d112 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	885b      	ldrh	r3, [r3, #2]
 800cf30:	b2db      	uxtb	r3, r3
 800cf32:	2b05      	cmp	r3, #5
 800cf34:	f200 80ac 	bhi.w	800d090 <USBD_GetDescriptor+0x204>
 800cf38:	a201      	add	r2, pc, #4	@ (adr r2, 800cf40 <USBD_GetDescriptor+0xb4>)
 800cf3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf3e:	bf00      	nop
 800cf40:	0800cf59 	.word	0x0800cf59
 800cf44:	0800cf8d 	.word	0x0800cf8d
 800cf48:	0800cfc1 	.word	0x0800cfc1
 800cf4c:	0800cff5 	.word	0x0800cff5
 800cf50:	0800d029 	.word	0x0800d029
 800cf54:	0800d05d 	.word	0x0800d05d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00b      	beq.n	800cf7c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	687a      	ldr	r2, [r7, #4]
 800cf6e:	7c12      	ldrb	r2, [r2, #16]
 800cf70:	f107 0108 	add.w	r1, r7, #8
 800cf74:	4610      	mov	r0, r2
 800cf76:	4798      	blx	r3
 800cf78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf7a:	e091      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cf7c:	6839      	ldr	r1, [r7, #0]
 800cf7e:	6878      	ldr	r0, [r7, #4]
 800cf80:	f000 facb 	bl	800d51a <USBD_CtlError>
            err++;
 800cf84:	7afb      	ldrb	r3, [r7, #11]
 800cf86:	3301      	adds	r3, #1
 800cf88:	72fb      	strb	r3, [r7, #11]
          break;
 800cf8a:	e089      	b.n	800d0a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d00b      	beq.n	800cfb0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	7c12      	ldrb	r2, [r2, #16]
 800cfa4:	f107 0108 	add.w	r1, r7, #8
 800cfa8:	4610      	mov	r0, r2
 800cfaa:	4798      	blx	r3
 800cfac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfae:	e077      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cfb0:	6839      	ldr	r1, [r7, #0]
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 fab1 	bl	800d51a <USBD_CtlError>
            err++;
 800cfb8:	7afb      	ldrb	r3, [r7, #11]
 800cfba:	3301      	adds	r3, #1
 800cfbc:	72fb      	strb	r3, [r7, #11]
          break;
 800cfbe:	e06f      	b.n	800d0a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cfc6:	68db      	ldr	r3, [r3, #12]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d00b      	beq.n	800cfe4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	687a      	ldr	r2, [r7, #4]
 800cfd6:	7c12      	ldrb	r2, [r2, #16]
 800cfd8:	f107 0108 	add.w	r1, r7, #8
 800cfdc:	4610      	mov	r0, r2
 800cfde:	4798      	blx	r3
 800cfe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfe2:	e05d      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cfe4:	6839      	ldr	r1, [r7, #0]
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f000 fa97 	bl	800d51a <USBD_CtlError>
            err++;
 800cfec:	7afb      	ldrb	r3, [r7, #11]
 800cfee:	3301      	adds	r3, #1
 800cff0:	72fb      	strb	r3, [r7, #11]
          break;
 800cff2:	e055      	b.n	800d0a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cffa:	691b      	ldr	r3, [r3, #16]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d00b      	beq.n	800d018 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d006:	691b      	ldr	r3, [r3, #16]
 800d008:	687a      	ldr	r2, [r7, #4]
 800d00a:	7c12      	ldrb	r2, [r2, #16]
 800d00c:	f107 0108 	add.w	r1, r7, #8
 800d010:	4610      	mov	r0, r2
 800d012:	4798      	blx	r3
 800d014:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d016:	e043      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d018:	6839      	ldr	r1, [r7, #0]
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 fa7d 	bl	800d51a <USBD_CtlError>
            err++;
 800d020:	7afb      	ldrb	r3, [r7, #11]
 800d022:	3301      	adds	r3, #1
 800d024:	72fb      	strb	r3, [r7, #11]
          break;
 800d026:	e03b      	b.n	800d0a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d02e:	695b      	ldr	r3, [r3, #20]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00b      	beq.n	800d04c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d03a:	695b      	ldr	r3, [r3, #20]
 800d03c:	687a      	ldr	r2, [r7, #4]
 800d03e:	7c12      	ldrb	r2, [r2, #16]
 800d040:	f107 0108 	add.w	r1, r7, #8
 800d044:	4610      	mov	r0, r2
 800d046:	4798      	blx	r3
 800d048:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d04a:	e029      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d04c:	6839      	ldr	r1, [r7, #0]
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f000 fa63 	bl	800d51a <USBD_CtlError>
            err++;
 800d054:	7afb      	ldrb	r3, [r7, #11]
 800d056:	3301      	adds	r3, #1
 800d058:	72fb      	strb	r3, [r7, #11]
          break;
 800d05a:	e021      	b.n	800d0a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d062:	699b      	ldr	r3, [r3, #24]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00b      	beq.n	800d080 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d06e:	699b      	ldr	r3, [r3, #24]
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	7c12      	ldrb	r2, [r2, #16]
 800d074:	f107 0108 	add.w	r1, r7, #8
 800d078:	4610      	mov	r0, r2
 800d07a:	4798      	blx	r3
 800d07c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d07e:	e00f      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d080:	6839      	ldr	r1, [r7, #0]
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f000 fa49 	bl	800d51a <USBD_CtlError>
            err++;
 800d088:	7afb      	ldrb	r3, [r7, #11]
 800d08a:	3301      	adds	r3, #1
 800d08c:	72fb      	strb	r3, [r7, #11]
          break;
 800d08e:	e007      	b.n	800d0a0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d090:	6839      	ldr	r1, [r7, #0]
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 fa41 	bl	800d51a <USBD_CtlError>
          err++;
 800d098:	7afb      	ldrb	r3, [r7, #11]
 800d09a:	3301      	adds	r3, #1
 800d09c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d09e:	bf00      	nop
      }
      break;
 800d0a0:	e037      	b.n	800d112 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	7c1b      	ldrb	r3, [r3, #16]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d109      	bne.n	800d0be <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0b2:	f107 0208 	add.w	r2, r7, #8
 800d0b6:	4610      	mov	r0, r2
 800d0b8:	4798      	blx	r3
 800d0ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d0bc:	e029      	b.n	800d112 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d0be:	6839      	ldr	r1, [r7, #0]
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 fa2a 	bl	800d51a <USBD_CtlError>
        err++;
 800d0c6:	7afb      	ldrb	r3, [r7, #11]
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	72fb      	strb	r3, [r7, #11]
      break;
 800d0cc:	e021      	b.n	800d112 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	7c1b      	ldrb	r3, [r3, #16]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d10d      	bne.n	800d0f2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0de:	f107 0208 	add.w	r2, r7, #8
 800d0e2:	4610      	mov	r0, r2
 800d0e4:	4798      	blx	r3
 800d0e6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	2207      	movs	r2, #7
 800d0ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d0f0:	e00f      	b.n	800d112 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d0f2:	6839      	ldr	r1, [r7, #0]
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f000 fa10 	bl	800d51a <USBD_CtlError>
        err++;
 800d0fa:	7afb      	ldrb	r3, [r7, #11]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	72fb      	strb	r3, [r7, #11]
      break;
 800d100:	e007      	b.n	800d112 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d102:	6839      	ldr	r1, [r7, #0]
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 fa08 	bl	800d51a <USBD_CtlError>
      err++;
 800d10a:	7afb      	ldrb	r3, [r7, #11]
 800d10c:	3301      	adds	r3, #1
 800d10e:	72fb      	strb	r3, [r7, #11]
      break;
 800d110:	bf00      	nop
  }

  if (err != 0U)
 800d112:	7afb      	ldrb	r3, [r7, #11]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d11e      	bne.n	800d156 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	88db      	ldrh	r3, [r3, #6]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d016      	beq.n	800d14e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d120:	893b      	ldrh	r3, [r7, #8]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00e      	beq.n	800d144 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	88da      	ldrh	r2, [r3, #6]
 800d12a:	893b      	ldrh	r3, [r7, #8]
 800d12c:	4293      	cmp	r3, r2
 800d12e:	bf28      	it	cs
 800d130:	4613      	movcs	r3, r2
 800d132:	b29b      	uxth	r3, r3
 800d134:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d136:	893b      	ldrh	r3, [r7, #8]
 800d138:	461a      	mov	r2, r3
 800d13a:	68f9      	ldr	r1, [r7, #12]
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f000 fa69 	bl	800d614 <USBD_CtlSendData>
 800d142:	e009      	b.n	800d158 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d144:	6839      	ldr	r1, [r7, #0]
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f000 f9e7 	bl	800d51a <USBD_CtlError>
 800d14c:	e004      	b.n	800d158 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 faba 	bl	800d6c8 <USBD_CtlSendStatus>
 800d154:	e000      	b.n	800d158 <USBD_GetDescriptor+0x2cc>
    return;
 800d156:	bf00      	nop
  }
}
 800d158:	3710      	adds	r7, #16
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bd80      	pop	{r7, pc}
 800d15e:	bf00      	nop

0800d160 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b084      	sub	sp, #16
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	889b      	ldrh	r3, [r3, #4]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d131      	bne.n	800d1d6 <USBD_SetAddress+0x76>
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	88db      	ldrh	r3, [r3, #6]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d12d      	bne.n	800d1d6 <USBD_SetAddress+0x76>
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	885b      	ldrh	r3, [r3, #2]
 800d17e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d180:	d829      	bhi.n	800d1d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	885b      	ldrh	r3, [r3, #2]
 800d186:	b2db      	uxtb	r3, r3
 800d188:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d18c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b03      	cmp	r3, #3
 800d198:	d104      	bne.n	800d1a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d19a:	6839      	ldr	r1, [r7, #0]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f000 f9bc 	bl	800d51a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1a2:	e01d      	b.n	800d1e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	7bfa      	ldrb	r2, [r7, #15]
 800d1a8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d1ac:	7bfb      	ldrb	r3, [r7, #15]
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 ff11 	bl	800dfd8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f000 fa86 	bl	800d6c8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d1bc:	7bfb      	ldrb	r3, [r7, #15]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d004      	beq.n	800d1cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2202      	movs	r2, #2
 800d1c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1ca:	e009      	b.n	800d1e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1d4:	e004      	b.n	800d1e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d1d6:	6839      	ldr	r1, [r7, #0]
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f000 f99e 	bl	800d51a <USBD_CtlError>
  }
}
 800d1de:	bf00      	nop
 800d1e0:	bf00      	nop
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b084      	sub	sp, #16
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	885b      	ldrh	r3, [r3, #2]
 800d1fa:	b2da      	uxtb	r2, r3
 800d1fc:	4b4e      	ldr	r3, [pc, #312]	@ (800d338 <USBD_SetConfig+0x150>)
 800d1fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d200:	4b4d      	ldr	r3, [pc, #308]	@ (800d338 <USBD_SetConfig+0x150>)
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	2b01      	cmp	r3, #1
 800d206:	d905      	bls.n	800d214 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d208:	6839      	ldr	r1, [r7, #0]
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 f985 	bl	800d51a <USBD_CtlError>
    return USBD_FAIL;
 800d210:	2303      	movs	r3, #3
 800d212:	e08c      	b.n	800d32e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d21a:	b2db      	uxtb	r3, r3
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d002      	beq.n	800d226 <USBD_SetConfig+0x3e>
 800d220:	2b03      	cmp	r3, #3
 800d222:	d029      	beq.n	800d278 <USBD_SetConfig+0x90>
 800d224:	e075      	b.n	800d312 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d226:	4b44      	ldr	r3, [pc, #272]	@ (800d338 <USBD_SetConfig+0x150>)
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d020      	beq.n	800d270 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d22e:	4b42      	ldr	r3, [pc, #264]	@ (800d338 <USBD_SetConfig+0x150>)
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	461a      	mov	r2, r3
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d238:	4b3f      	ldr	r3, [pc, #252]	@ (800d338 <USBD_SetConfig+0x150>)
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	4619      	mov	r1, r3
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f7fe ffe3 	bl	800c20a <USBD_SetClassConfig>
 800d244:	4603      	mov	r3, r0
 800d246:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d248:	7bfb      	ldrb	r3, [r7, #15]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d008      	beq.n	800d260 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d24e:	6839      	ldr	r1, [r7, #0]
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f000 f962 	bl	800d51a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2202      	movs	r2, #2
 800d25a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d25e:	e065      	b.n	800d32c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fa31 	bl	800d6c8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2203      	movs	r2, #3
 800d26a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d26e:	e05d      	b.n	800d32c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d270:	6878      	ldr	r0, [r7, #4]
 800d272:	f000 fa29 	bl	800d6c8 <USBD_CtlSendStatus>
      break;
 800d276:	e059      	b.n	800d32c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d278:	4b2f      	ldr	r3, [pc, #188]	@ (800d338 <USBD_SetConfig+0x150>)
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d112      	bne.n	800d2a6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2202      	movs	r2, #2
 800d284:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d288:	4b2b      	ldr	r3, [pc, #172]	@ (800d338 <USBD_SetConfig+0x150>)
 800d28a:	781b      	ldrb	r3, [r3, #0]
 800d28c:	461a      	mov	r2, r3
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d292:	4b29      	ldr	r3, [pc, #164]	@ (800d338 <USBD_SetConfig+0x150>)
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	4619      	mov	r1, r3
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f7fe ffd2 	bl	800c242 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 fa12 	bl	800d6c8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d2a4:	e042      	b.n	800d32c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d2a6:	4b24      	ldr	r3, [pc, #144]	@ (800d338 <USBD_SetConfig+0x150>)
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d02a      	beq.n	800d30a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	4619      	mov	r1, r3
 800d2bc:	6878      	ldr	r0, [r7, #4]
 800d2be:	f7fe ffc0 	bl	800c242 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d2c2:	4b1d      	ldr	r3, [pc, #116]	@ (800d338 <USBD_SetConfig+0x150>)
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	461a      	mov	r2, r3
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d2cc:	4b1a      	ldr	r3, [pc, #104]	@ (800d338 <USBD_SetConfig+0x150>)
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	4619      	mov	r1, r3
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f7fe ff99 	bl	800c20a <USBD_SetClassConfig>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d2dc:	7bfb      	ldrb	r3, [r7, #15]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d00f      	beq.n	800d302 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d2e2:	6839      	ldr	r1, [r7, #0]
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f000 f918 	bl	800d51a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	b2db      	uxtb	r3, r3
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7fe ffa5 	bl	800c242 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2202      	movs	r2, #2
 800d2fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d300:	e014      	b.n	800d32c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 f9e0 	bl	800d6c8 <USBD_CtlSendStatus>
      break;
 800d308:	e010      	b.n	800d32c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f000 f9dc 	bl	800d6c8 <USBD_CtlSendStatus>
      break;
 800d310:	e00c      	b.n	800d32c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d312:	6839      	ldr	r1, [r7, #0]
 800d314:	6878      	ldr	r0, [r7, #4]
 800d316:	f000 f900 	bl	800d51a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d31a:	4b07      	ldr	r3, [pc, #28]	@ (800d338 <USBD_SetConfig+0x150>)
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	4619      	mov	r1, r3
 800d320:	6878      	ldr	r0, [r7, #4]
 800d322:	f7fe ff8e 	bl	800c242 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d326:	2303      	movs	r3, #3
 800d328:	73fb      	strb	r3, [r7, #15]
      break;
 800d32a:	bf00      	nop
  }

  return ret;
 800d32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}
 800d336:	bf00      	nop
 800d338:	20000acc 	.word	0x20000acc

0800d33c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	88db      	ldrh	r3, [r3, #6]
 800d34a:	2b01      	cmp	r3, #1
 800d34c:	d004      	beq.n	800d358 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d34e:	6839      	ldr	r1, [r7, #0]
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 f8e2 	bl	800d51a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d356:	e023      	b.n	800d3a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	2b02      	cmp	r3, #2
 800d362:	dc02      	bgt.n	800d36a <USBD_GetConfig+0x2e>
 800d364:	2b00      	cmp	r3, #0
 800d366:	dc03      	bgt.n	800d370 <USBD_GetConfig+0x34>
 800d368:	e015      	b.n	800d396 <USBD_GetConfig+0x5a>
 800d36a:	2b03      	cmp	r3, #3
 800d36c:	d00b      	beq.n	800d386 <USBD_GetConfig+0x4a>
 800d36e:	e012      	b.n	800d396 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3308      	adds	r3, #8
 800d37a:	2201      	movs	r2, #1
 800d37c:	4619      	mov	r1, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 f948 	bl	800d614 <USBD_CtlSendData>
        break;
 800d384:	e00c      	b.n	800d3a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	3304      	adds	r3, #4
 800d38a:	2201      	movs	r2, #1
 800d38c:	4619      	mov	r1, r3
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 f940 	bl	800d614 <USBD_CtlSendData>
        break;
 800d394:	e004      	b.n	800d3a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d396:	6839      	ldr	r1, [r7, #0]
 800d398:	6878      	ldr	r0, [r7, #4]
 800d39a:	f000 f8be 	bl	800d51a <USBD_CtlError>
        break;
 800d39e:	bf00      	nop
}
 800d3a0:	bf00      	nop
 800d3a2:	3708      	adds	r7, #8
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}

0800d3a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b082      	sub	sp, #8
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
 800d3b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	2b02      	cmp	r3, #2
 800d3be:	d81e      	bhi.n	800d3fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	88db      	ldrh	r3, [r3, #6]
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d004      	beq.n	800d3d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d3c8:	6839      	ldr	r1, [r7, #0]
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 f8a5 	bl	800d51a <USBD_CtlError>
        break;
 800d3d0:	e01a      	b.n	800d408 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d005      	beq.n	800d3ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	68db      	ldr	r3, [r3, #12]
 800d3e6:	f043 0202 	orr.w	r2, r3, #2
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	330c      	adds	r3, #12
 800d3f2:	2202      	movs	r2, #2
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 f90c 	bl	800d614 <USBD_CtlSendData>
      break;
 800d3fc:	e004      	b.n	800d408 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d3fe:	6839      	ldr	r1, [r7, #0]
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 f88a 	bl	800d51a <USBD_CtlError>
      break;
 800d406:	bf00      	nop
  }
}
 800d408:	bf00      	nop
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	885b      	ldrh	r3, [r3, #2]
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d107      	bne.n	800d432 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2201      	movs	r2, #1
 800d426:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f000 f94c 	bl	800d6c8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d430:	e013      	b.n	800d45a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	885b      	ldrh	r3, [r3, #2]
 800d436:	2b02      	cmp	r3, #2
 800d438:	d10b      	bne.n	800d452 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	889b      	ldrh	r3, [r3, #4]
 800d43e:	0a1b      	lsrs	r3, r3, #8
 800d440:	b29b      	uxth	r3, r3
 800d442:	b2da      	uxtb	r2, r3
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 f93c 	bl	800d6c8 <USBD_CtlSendStatus>
}
 800d450:	e003      	b.n	800d45a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d452:	6839      	ldr	r1, [r7, #0]
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 f860 	bl	800d51a <USBD_CtlError>
}
 800d45a:	bf00      	nop
 800d45c:	3708      	adds	r7, #8
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b082      	sub	sp, #8
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
 800d46a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d472:	b2db      	uxtb	r3, r3
 800d474:	3b01      	subs	r3, #1
 800d476:	2b02      	cmp	r3, #2
 800d478:	d80b      	bhi.n	800d492 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	885b      	ldrh	r3, [r3, #2]
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d10c      	bne.n	800d49c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2200      	movs	r2, #0
 800d486:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d48a:	6878      	ldr	r0, [r7, #4]
 800d48c:	f000 f91c 	bl	800d6c8 <USBD_CtlSendStatus>
      }
      break;
 800d490:	e004      	b.n	800d49c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d492:	6839      	ldr	r1, [r7, #0]
 800d494:	6878      	ldr	r0, [r7, #4]
 800d496:	f000 f840 	bl	800d51a <USBD_CtlError>
      break;
 800d49a:	e000      	b.n	800d49e <USBD_ClrFeature+0x3c>
      break;
 800d49c:	bf00      	nop
  }
}
 800d49e:	bf00      	nop
 800d4a0:	3708      	adds	r7, #8
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}

0800d4a6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d4a6:	b580      	push	{r7, lr}
 800d4a8:	b084      	sub	sp, #16
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]
 800d4ae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	781a      	ldrb	r2, [r3, #0]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	3301      	adds	r3, #1
 800d4c0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	781a      	ldrb	r2, [r3, #0]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3301      	adds	r3, #1
 800d4ce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7ff fa40 	bl	800c956 <SWAPBYTE>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	461a      	mov	r2, r3
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	3301      	adds	r3, #1
 800d4e8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d4ea:	68f8      	ldr	r0, [r7, #12]
 800d4ec:	f7ff fa33 	bl	800c956 <SWAPBYTE>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	461a      	mov	r2, r3
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3301      	adds	r3, #1
 800d4fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	3301      	adds	r3, #1
 800d502:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d504:	68f8      	ldr	r0, [r7, #12]
 800d506:	f7ff fa26 	bl	800c956 <SWAPBYTE>
 800d50a:	4603      	mov	r3, r0
 800d50c:	461a      	mov	r2, r3
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	80da      	strh	r2, [r3, #6]
}
 800d512:	bf00      	nop
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d51a:	b580      	push	{r7, lr}
 800d51c:	b082      	sub	sp, #8
 800d51e:	af00      	add	r7, sp, #0
 800d520:	6078      	str	r0, [r7, #4]
 800d522:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d524:	2180      	movs	r1, #128	@ 0x80
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f000 fcec 	bl	800df04 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d52c:	2100      	movs	r1, #0
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f000 fce8 	bl	800df04 <USBD_LL_StallEP>
}
 800d534:	bf00      	nop
 800d536:	3708      	adds	r7, #8
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}

0800d53c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b086      	sub	sp, #24
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d548:	2300      	movs	r3, #0
 800d54a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d042      	beq.n	800d5d8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d556:	6938      	ldr	r0, [r7, #16]
 800d558:	f000 f842 	bl	800d5e0 <USBD_GetLen>
 800d55c:	4603      	mov	r3, r0
 800d55e:	3301      	adds	r3, #1
 800d560:	005b      	lsls	r3, r3, #1
 800d562:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d566:	d808      	bhi.n	800d57a <USBD_GetString+0x3e>
 800d568:	6938      	ldr	r0, [r7, #16]
 800d56a:	f000 f839 	bl	800d5e0 <USBD_GetLen>
 800d56e:	4603      	mov	r3, r0
 800d570:	3301      	adds	r3, #1
 800d572:	b29b      	uxth	r3, r3
 800d574:	005b      	lsls	r3, r3, #1
 800d576:	b29a      	uxth	r2, r3
 800d578:	e001      	b.n	800d57e <USBD_GetString+0x42>
 800d57a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d582:	7dfb      	ldrb	r3, [r7, #23]
 800d584:	68ba      	ldr	r2, [r7, #8]
 800d586:	4413      	add	r3, r2
 800d588:	687a      	ldr	r2, [r7, #4]
 800d58a:	7812      	ldrb	r2, [r2, #0]
 800d58c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	3301      	adds	r3, #1
 800d592:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d594:	7dfb      	ldrb	r3, [r7, #23]
 800d596:	68ba      	ldr	r2, [r7, #8]
 800d598:	4413      	add	r3, r2
 800d59a:	2203      	movs	r2, #3
 800d59c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d59e:	7dfb      	ldrb	r3, [r7, #23]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d5a4:	e013      	b.n	800d5ce <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d5a6:	7dfb      	ldrb	r3, [r7, #23]
 800d5a8:	68ba      	ldr	r2, [r7, #8]
 800d5aa:	4413      	add	r3, r2
 800d5ac:	693a      	ldr	r2, [r7, #16]
 800d5ae:	7812      	ldrb	r2, [r2, #0]
 800d5b0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	613b      	str	r3, [r7, #16]
    idx++;
 800d5b8:	7dfb      	ldrb	r3, [r7, #23]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d5be:	7dfb      	ldrb	r3, [r7, #23]
 800d5c0:	68ba      	ldr	r2, [r7, #8]
 800d5c2:	4413      	add	r3, r2
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	701a      	strb	r2, [r3, #0]
    idx++;
 800d5c8:	7dfb      	ldrb	r3, [r7, #23]
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d5ce:	693b      	ldr	r3, [r7, #16]
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d1e7      	bne.n	800d5a6 <USBD_GetString+0x6a>
 800d5d6:	e000      	b.n	800d5da <USBD_GetString+0x9e>
    return;
 800d5d8:	bf00      	nop
  }
}
 800d5da:	3718      	adds	r7, #24
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}

0800d5e0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b085      	sub	sp, #20
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d5f0:	e005      	b.n	800d5fe <USBD_GetLen+0x1e>
  {
    len++;
 800d5f2:	7bfb      	ldrb	r3, [r7, #15]
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d1f5      	bne.n	800d5f2 <USBD_GetLen+0x12>
  }

  return len;
 800d606:	7bfb      	ldrb	r3, [r7, #15]
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3714      	adds	r7, #20
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b084      	sub	sp, #16
 800d618:	af00      	add	r7, sp, #0
 800d61a:	60f8      	str	r0, [r7, #12]
 800d61c:	60b9      	str	r1, [r7, #8]
 800d61e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	2202      	movs	r2, #2
 800d624:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	687a      	ldr	r2, [r7, #4]
 800d62c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	687a      	ldr	r2, [r7, #4]
 800d632:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	68ba      	ldr	r2, [r7, #8]
 800d638:	2100      	movs	r1, #0
 800d63a:	68f8      	ldr	r0, [r7, #12]
 800d63c:	f000 fceb 	bl	800e016 <USBD_LL_Transmit>

  return USBD_OK;
 800d640:	2300      	movs	r3, #0
}
 800d642:	4618      	mov	r0, r3
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b084      	sub	sp, #16
 800d64e:	af00      	add	r7, sp, #0
 800d650:	60f8      	str	r0, [r7, #12]
 800d652:	60b9      	str	r1, [r7, #8]
 800d654:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	68ba      	ldr	r2, [r7, #8]
 800d65a:	2100      	movs	r1, #0
 800d65c:	68f8      	ldr	r0, [r7, #12]
 800d65e:	f000 fcda 	bl	800e016 <USBD_LL_Transmit>

  return USBD_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	3710      	adds	r7, #16
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}

0800d66c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b084      	sub	sp, #16
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	2203      	movs	r2, #3
 800d67c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	687a      	ldr	r2, [r7, #4]
 800d68c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	68ba      	ldr	r2, [r7, #8]
 800d694:	2100      	movs	r1, #0
 800d696:	68f8      	ldr	r0, [r7, #12]
 800d698:	f000 fcde 	bl	800e058 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}

0800d6a6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d6a6:	b580      	push	{r7, lr}
 800d6a8:	b084      	sub	sp, #16
 800d6aa:	af00      	add	r7, sp, #0
 800d6ac:	60f8      	str	r0, [r7, #12]
 800d6ae:	60b9      	str	r1, [r7, #8]
 800d6b0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68ba      	ldr	r2, [r7, #8]
 800d6b6:	2100      	movs	r1, #0
 800d6b8:	68f8      	ldr	r0, [r7, #12]
 800d6ba:	f000 fccd 	bl	800e058 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d6be:	2300      	movs	r3, #0
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3710      	adds	r7, #16
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b082      	sub	sp, #8
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2204      	movs	r2, #4
 800d6d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d6d8:	2300      	movs	r3, #0
 800d6da:	2200      	movs	r2, #0
 800d6dc:	2100      	movs	r1, #0
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f000 fc99 	bl	800e016 <USBD_LL_Transmit>

  return USBD_OK;
 800d6e4:	2300      	movs	r3, #0
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3708      	adds	r7, #8
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}

0800d6ee <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d6ee:	b580      	push	{r7, lr}
 800d6f0:	b082      	sub	sp, #8
 800d6f2:	af00      	add	r7, sp, #0
 800d6f4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2205      	movs	r2, #5
 800d6fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d6fe:	2300      	movs	r3, #0
 800d700:	2200      	movs	r2, #0
 800d702:	2100      	movs	r1, #0
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f000 fca7 	bl	800e058 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d70a:	2300      	movs	r3, #0
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d718:	2200      	movs	r2, #0
 800d71a:	4912      	ldr	r1, [pc, #72]	@ (800d764 <MX_USB_DEVICE_Init+0x50>)
 800d71c:	4812      	ldr	r0, [pc, #72]	@ (800d768 <MX_USB_DEVICE_Init+0x54>)
 800d71e:	f7fe fcf7 	bl	800c110 <USBD_Init>
 800d722:	4603      	mov	r3, r0
 800d724:	2b00      	cmp	r3, #0
 800d726:	d001      	beq.n	800d72c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d728:	f7f5 ffb8 	bl	800369c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d72c:	490f      	ldr	r1, [pc, #60]	@ (800d76c <MX_USB_DEVICE_Init+0x58>)
 800d72e:	480e      	ldr	r0, [pc, #56]	@ (800d768 <MX_USB_DEVICE_Init+0x54>)
 800d730:	f7fe fd1e 	bl	800c170 <USBD_RegisterClass>
 800d734:	4603      	mov	r3, r0
 800d736:	2b00      	cmp	r3, #0
 800d738:	d001      	beq.n	800d73e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d73a:	f7f5 ffaf 	bl	800369c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d73e:	490c      	ldr	r1, [pc, #48]	@ (800d770 <MX_USB_DEVICE_Init+0x5c>)
 800d740:	4809      	ldr	r0, [pc, #36]	@ (800d768 <MX_USB_DEVICE_Init+0x54>)
 800d742:	f7fe fc15 	bl	800bf70 <USBD_CDC_RegisterInterface>
 800d746:	4603      	mov	r3, r0
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d001      	beq.n	800d750 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d74c:	f7f5 ffa6 	bl	800369c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d750:	4805      	ldr	r0, [pc, #20]	@ (800d768 <MX_USB_DEVICE_Init+0x54>)
 800d752:	f7fe fd43 	bl	800c1dc <USBD_Start>
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d001      	beq.n	800d760 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d75c:	f7f5 ff9e 	bl	800369c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d760:	bf00      	nop
 800d762:	bd80      	pop	{r7, pc}
 800d764:	200000dc 	.word	0x200000dc
 800d768:	20000ad0 	.word	0x20000ad0
 800d76c:	20000048 	.word	0x20000048
 800d770:	200000c8 	.word	0x200000c8

0800d774 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d778:	2200      	movs	r2, #0
 800d77a:	4905      	ldr	r1, [pc, #20]	@ (800d790 <CDC_Init_FS+0x1c>)
 800d77c:	4805      	ldr	r0, [pc, #20]	@ (800d794 <CDC_Init_FS+0x20>)
 800d77e:	f7fe fc11 	bl	800bfa4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d782:	4905      	ldr	r1, [pc, #20]	@ (800d798 <CDC_Init_FS+0x24>)
 800d784:	4803      	ldr	r0, [pc, #12]	@ (800d794 <CDC_Init_FS+0x20>)
 800d786:	f7fe fc2f 	bl	800bfe8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d78a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	bd80      	pop	{r7, pc}
 800d790:	200015ac 	.word	0x200015ac
 800d794:	20000ad0 	.word	0x20000ad0
 800d798:	20000dac 	.word	0x20000dac

0800d79c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d79c:	b480      	push	{r7}
 800d79e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d7a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7aa:	4770      	bx	lr

0800d7ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b083      	sub	sp, #12
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	6039      	str	r1, [r7, #0]
 800d7b6:	71fb      	strb	r3, [r7, #7]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d7bc:	79fb      	ldrb	r3, [r7, #7]
 800d7be:	2b23      	cmp	r3, #35	@ 0x23
 800d7c0:	d84a      	bhi.n	800d858 <CDC_Control_FS+0xac>
 800d7c2:	a201      	add	r2, pc, #4	@ (adr r2, 800d7c8 <CDC_Control_FS+0x1c>)
 800d7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7c8:	0800d859 	.word	0x0800d859
 800d7cc:	0800d859 	.word	0x0800d859
 800d7d0:	0800d859 	.word	0x0800d859
 800d7d4:	0800d859 	.word	0x0800d859
 800d7d8:	0800d859 	.word	0x0800d859
 800d7dc:	0800d859 	.word	0x0800d859
 800d7e0:	0800d859 	.word	0x0800d859
 800d7e4:	0800d859 	.word	0x0800d859
 800d7e8:	0800d859 	.word	0x0800d859
 800d7ec:	0800d859 	.word	0x0800d859
 800d7f0:	0800d859 	.word	0x0800d859
 800d7f4:	0800d859 	.word	0x0800d859
 800d7f8:	0800d859 	.word	0x0800d859
 800d7fc:	0800d859 	.word	0x0800d859
 800d800:	0800d859 	.word	0x0800d859
 800d804:	0800d859 	.word	0x0800d859
 800d808:	0800d859 	.word	0x0800d859
 800d80c:	0800d859 	.word	0x0800d859
 800d810:	0800d859 	.word	0x0800d859
 800d814:	0800d859 	.word	0x0800d859
 800d818:	0800d859 	.word	0x0800d859
 800d81c:	0800d859 	.word	0x0800d859
 800d820:	0800d859 	.word	0x0800d859
 800d824:	0800d859 	.word	0x0800d859
 800d828:	0800d859 	.word	0x0800d859
 800d82c:	0800d859 	.word	0x0800d859
 800d830:	0800d859 	.word	0x0800d859
 800d834:	0800d859 	.word	0x0800d859
 800d838:	0800d859 	.word	0x0800d859
 800d83c:	0800d859 	.word	0x0800d859
 800d840:	0800d859 	.word	0x0800d859
 800d844:	0800d859 	.word	0x0800d859
 800d848:	0800d859 	.word	0x0800d859
 800d84c:	0800d859 	.word	0x0800d859
 800d850:	0800d859 	.word	0x0800d859
 800d854:	0800d859 	.word	0x0800d859
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d858:	bf00      	nop
  }

  return (USBD_OK);
 800d85a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	370c      	adds	r7, #12
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr

0800d868 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d872:	6879      	ldr	r1, [r7, #4]
 800d874:	4805      	ldr	r0, [pc, #20]	@ (800d88c <CDC_Receive_FS+0x24>)
 800d876:	f7fe fbb7 	bl	800bfe8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d87a:	4804      	ldr	r0, [pc, #16]	@ (800d88c <CDC_Receive_FS+0x24>)
 800d87c:	f7fe fc12 	bl	800c0a4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d880:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d882:	4618      	mov	r0, r3
 800d884:	3708      	adds	r7, #8
 800d886:	46bd      	mov	sp, r7
 800d888:	bd80      	pop	{r7, pc}
 800d88a:	bf00      	nop
 800d88c:	20000ad0 	.word	0x20000ad0

0800d890 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
 800d898:	460b      	mov	r3, r1
 800d89a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d89c:	2300      	movs	r3, #0
 800d89e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d8a0:	4b0d      	ldr	r3, [pc, #52]	@ (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d8a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d8a8:	68bb      	ldr	r3, [r7, #8]
 800d8aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d001      	beq.n	800d8b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e00b      	b.n	800d8ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d8b6:	887b      	ldrh	r3, [r7, #2]
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	6879      	ldr	r1, [r7, #4]
 800d8bc:	4806      	ldr	r0, [pc, #24]	@ (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8be:	f7fe fb71 	bl	800bfa4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d8c2:	4805      	ldr	r0, [pc, #20]	@ (800d8d8 <CDC_Transmit_FS+0x48>)
 800d8c4:	f7fe fbae 	bl	800c024 <USBD_CDC_TransmitPacket>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d8cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3710      	adds	r7, #16
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	20000ad0 	.word	0x20000ad0

0800d8dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b087      	sub	sp, #28
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	60f8      	str	r0, [r7, #12]
 800d8e4:	60b9      	str	r1, [r7, #8]
 800d8e6:	4613      	mov	r3, r2
 800d8e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d8ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	371c      	adds	r7, #28
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fc:	4770      	bx	lr
	...

0800d900 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d900:	b480      	push	{r7}
 800d902:	b083      	sub	sp, #12
 800d904:	af00      	add	r7, sp, #0
 800d906:	4603      	mov	r3, r0
 800d908:	6039      	str	r1, [r7, #0]
 800d90a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	2212      	movs	r2, #18
 800d910:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d912:	4b03      	ldr	r3, [pc, #12]	@ (800d920 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d914:	4618      	mov	r0, r3
 800d916:	370c      	adds	r7, #12
 800d918:	46bd      	mov	sp, r7
 800d91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91e:	4770      	bx	lr
 800d920:	200000f8 	.word	0x200000f8

0800d924 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	4603      	mov	r3, r0
 800d92c:	6039      	str	r1, [r7, #0]
 800d92e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	2204      	movs	r2, #4
 800d934:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d936:	4b03      	ldr	r3, [pc, #12]	@ (800d944 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d938:	4618      	mov	r0, r3
 800d93a:	370c      	adds	r7, #12
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr
 800d944:	2000010c 	.word	0x2000010c

0800d948 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	4603      	mov	r3, r0
 800d950:	6039      	str	r1, [r7, #0]
 800d952:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d954:	79fb      	ldrb	r3, [r7, #7]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d105      	bne.n	800d966 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d95a:	683a      	ldr	r2, [r7, #0]
 800d95c:	4907      	ldr	r1, [pc, #28]	@ (800d97c <USBD_FS_ProductStrDescriptor+0x34>)
 800d95e:	4808      	ldr	r0, [pc, #32]	@ (800d980 <USBD_FS_ProductStrDescriptor+0x38>)
 800d960:	f7ff fdec 	bl	800d53c <USBD_GetString>
 800d964:	e004      	b.n	800d970 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d966:	683a      	ldr	r2, [r7, #0]
 800d968:	4904      	ldr	r1, [pc, #16]	@ (800d97c <USBD_FS_ProductStrDescriptor+0x34>)
 800d96a:	4805      	ldr	r0, [pc, #20]	@ (800d980 <USBD_FS_ProductStrDescriptor+0x38>)
 800d96c:	f7ff fde6 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d970:	4b02      	ldr	r3, [pc, #8]	@ (800d97c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d972:	4618      	mov	r0, r3
 800d974:	3708      	adds	r7, #8
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
 800d97a:	bf00      	nop
 800d97c:	20001dac 	.word	0x20001dac
 800d980:	0801280c 	.word	0x0801280c

0800d984 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b082      	sub	sp, #8
 800d988:	af00      	add	r7, sp, #0
 800d98a:	4603      	mov	r3, r0
 800d98c:	6039      	str	r1, [r7, #0]
 800d98e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d990:	683a      	ldr	r2, [r7, #0]
 800d992:	4904      	ldr	r1, [pc, #16]	@ (800d9a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d994:	4804      	ldr	r0, [pc, #16]	@ (800d9a8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d996:	f7ff fdd1 	bl	800d53c <USBD_GetString>
  return USBD_StrDesc;
 800d99a:	4b02      	ldr	r3, [pc, #8]	@ (800d9a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3708      	adds	r7, #8
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	20001dac 	.word	0x20001dac
 800d9a8:	08012824 	.word	0x08012824

0800d9ac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	6039      	str	r1, [r7, #0]
 800d9b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	221a      	movs	r2, #26
 800d9bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d9be:	f000 f843 	bl	800da48 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d9c2:	4b02      	ldr	r3, [pc, #8]	@ (800d9cc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3708      	adds	r7, #8
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bd80      	pop	{r7, pc}
 800d9cc:	20000110 	.word	0x20000110

0800d9d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	6039      	str	r1, [r7, #0]
 800d9da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d9dc:	79fb      	ldrb	r3, [r7, #7]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d105      	bne.n	800d9ee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d9e2:	683a      	ldr	r2, [r7, #0]
 800d9e4:	4907      	ldr	r1, [pc, #28]	@ (800da04 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d9e6:	4808      	ldr	r0, [pc, #32]	@ (800da08 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d9e8:	f7ff fda8 	bl	800d53c <USBD_GetString>
 800d9ec:	e004      	b.n	800d9f8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d9ee:	683a      	ldr	r2, [r7, #0]
 800d9f0:	4904      	ldr	r1, [pc, #16]	@ (800da04 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d9f2:	4805      	ldr	r0, [pc, #20]	@ (800da08 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d9f4:	f7ff fda2 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d9f8:	4b02      	ldr	r3, [pc, #8]	@ (800da04 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3708      	adds	r7, #8
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	20001dac 	.word	0x20001dac
 800da08:	08012838 	.word	0x08012838

0800da0c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	4603      	mov	r3, r0
 800da14:	6039      	str	r1, [r7, #0]
 800da16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800da18:	79fb      	ldrb	r3, [r7, #7]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d105      	bne.n	800da2a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800da1e:	683a      	ldr	r2, [r7, #0]
 800da20:	4907      	ldr	r1, [pc, #28]	@ (800da40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800da22:	4808      	ldr	r0, [pc, #32]	@ (800da44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800da24:	f7ff fd8a 	bl	800d53c <USBD_GetString>
 800da28:	e004      	b.n	800da34 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800da2a:	683a      	ldr	r2, [r7, #0]
 800da2c:	4904      	ldr	r1, [pc, #16]	@ (800da40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800da2e:	4805      	ldr	r0, [pc, #20]	@ (800da44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800da30:	f7ff fd84 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 800da34:	4b02      	ldr	r3, [pc, #8]	@ (800da40 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800da36:	4618      	mov	r0, r3
 800da38:	3708      	adds	r7, #8
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
 800da3e:	bf00      	nop
 800da40:	20001dac 	.word	0x20001dac
 800da44:	08012844 	.word	0x08012844

0800da48 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800da4e:	4b0f      	ldr	r3, [pc, #60]	@ (800da8c <Get_SerialNum+0x44>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800da54:	4b0e      	ldr	r3, [pc, #56]	@ (800da90 <Get_SerialNum+0x48>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800da5a:	4b0e      	ldr	r3, [pc, #56]	@ (800da94 <Get_SerialNum+0x4c>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800da60:	68fa      	ldr	r2, [r7, #12]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	4413      	add	r3, r2
 800da66:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d009      	beq.n	800da82 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800da6e:	2208      	movs	r2, #8
 800da70:	4909      	ldr	r1, [pc, #36]	@ (800da98 <Get_SerialNum+0x50>)
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f000 f814 	bl	800daa0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800da78:	2204      	movs	r2, #4
 800da7a:	4908      	ldr	r1, [pc, #32]	@ (800da9c <Get_SerialNum+0x54>)
 800da7c:	68b8      	ldr	r0, [r7, #8]
 800da7e:	f000 f80f 	bl	800daa0 <IntToUnicode>
  }
}
 800da82:	bf00      	nop
 800da84:	3710      	adds	r7, #16
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}
 800da8a:	bf00      	nop
 800da8c:	1fff7a10 	.word	0x1fff7a10
 800da90:	1fff7a14 	.word	0x1fff7a14
 800da94:	1fff7a18 	.word	0x1fff7a18
 800da98:	20000112 	.word	0x20000112
 800da9c:	20000122 	.word	0x20000122

0800daa0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800daa0:	b480      	push	{r7}
 800daa2:	b087      	sub	sp, #28
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	60f8      	str	r0, [r7, #12]
 800daa8:	60b9      	str	r1, [r7, #8]
 800daaa:	4613      	mov	r3, r2
 800daac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800daae:	2300      	movs	r3, #0
 800dab0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dab2:	2300      	movs	r3, #0
 800dab4:	75fb      	strb	r3, [r7, #23]
 800dab6:	e027      	b.n	800db08 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	0f1b      	lsrs	r3, r3, #28
 800dabc:	2b09      	cmp	r3, #9
 800dabe:	d80b      	bhi.n	800dad8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	0f1b      	lsrs	r3, r3, #28
 800dac4:	b2da      	uxtb	r2, r3
 800dac6:	7dfb      	ldrb	r3, [r7, #23]
 800dac8:	005b      	lsls	r3, r3, #1
 800daca:	4619      	mov	r1, r3
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	440b      	add	r3, r1
 800dad0:	3230      	adds	r2, #48	@ 0x30
 800dad2:	b2d2      	uxtb	r2, r2
 800dad4:	701a      	strb	r2, [r3, #0]
 800dad6:	e00a      	b.n	800daee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	0f1b      	lsrs	r3, r3, #28
 800dadc:	b2da      	uxtb	r2, r3
 800dade:	7dfb      	ldrb	r3, [r7, #23]
 800dae0:	005b      	lsls	r3, r3, #1
 800dae2:	4619      	mov	r1, r3
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	440b      	add	r3, r1
 800dae8:	3237      	adds	r2, #55	@ 0x37
 800daea:	b2d2      	uxtb	r2, r2
 800daec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	011b      	lsls	r3, r3, #4
 800daf2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800daf4:	7dfb      	ldrb	r3, [r7, #23]
 800daf6:	005b      	lsls	r3, r3, #1
 800daf8:	3301      	adds	r3, #1
 800dafa:	68ba      	ldr	r2, [r7, #8]
 800dafc:	4413      	add	r3, r2
 800dafe:	2200      	movs	r2, #0
 800db00:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800db02:	7dfb      	ldrb	r3, [r7, #23]
 800db04:	3301      	adds	r3, #1
 800db06:	75fb      	strb	r3, [r7, #23]
 800db08:	7dfa      	ldrb	r2, [r7, #23]
 800db0a:	79fb      	ldrb	r3, [r7, #7]
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d3d3      	bcc.n	800dab8 <IntToUnicode+0x18>
  }
}
 800db10:	bf00      	nop
 800db12:	bf00      	nop
 800db14:	371c      	adds	r7, #28
 800db16:	46bd      	mov	sp, r7
 800db18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1c:	4770      	bx	lr
	...

0800db20 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b08a      	sub	sp, #40	@ 0x28
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800db28:	f107 0314 	add.w	r3, r7, #20
 800db2c:	2200      	movs	r2, #0
 800db2e:	601a      	str	r2, [r3, #0]
 800db30:	605a      	str	r2, [r3, #4]
 800db32:	609a      	str	r2, [r3, #8]
 800db34:	60da      	str	r2, [r3, #12]
 800db36:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800db40:	d13a      	bne.n	800dbb8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800db42:	2300      	movs	r3, #0
 800db44:	613b      	str	r3, [r7, #16]
 800db46:	4b1e      	ldr	r3, [pc, #120]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db4a:	4a1d      	ldr	r2, [pc, #116]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db4c:	f043 0301 	orr.w	r3, r3, #1
 800db50:	6313      	str	r3, [r2, #48]	@ 0x30
 800db52:	4b1b      	ldr	r3, [pc, #108]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db56:	f003 0301 	and.w	r3, r3, #1
 800db5a:	613b      	str	r3, [r7, #16]
 800db5c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800db5e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800db62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db64:	2302      	movs	r3, #2
 800db66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db68:	2300      	movs	r3, #0
 800db6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800db6c:	2303      	movs	r3, #3
 800db6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800db70:	230a      	movs	r3, #10
 800db72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800db74:	f107 0314 	add.w	r3, r7, #20
 800db78:	4619      	mov	r1, r3
 800db7a:	4812      	ldr	r0, [pc, #72]	@ (800dbc4 <HAL_PCD_MspInit+0xa4>)
 800db7c:	f7f7 f944 	bl	8004e08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800db80:	4b0f      	ldr	r3, [pc, #60]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db84:	4a0e      	ldr	r2, [pc, #56]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db8a:	6353      	str	r3, [r2, #52]	@ 0x34
 800db8c:	2300      	movs	r3, #0
 800db8e:	60fb      	str	r3, [r7, #12]
 800db90:	4b0b      	ldr	r3, [pc, #44]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db94:	4a0a      	ldr	r2, [pc, #40]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800db9a:	6453      	str	r3, [r2, #68]	@ 0x44
 800db9c:	4b08      	ldr	r3, [pc, #32]	@ (800dbc0 <HAL_PCD_MspInit+0xa0>)
 800db9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dba4:	60fb      	str	r3, [r7, #12]
 800dba6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dba8:	2200      	movs	r2, #0
 800dbaa:	2100      	movs	r1, #0
 800dbac:	2043      	movs	r0, #67	@ 0x43
 800dbae:	f7f6 fcf2 	bl	8004596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dbb2:	2043      	movs	r0, #67	@ 0x43
 800dbb4:	f7f6 fd0b 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dbb8:	bf00      	nop
 800dbba:	3728      	adds	r7, #40	@ 0x28
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}
 800dbc0:	40023800 	.word	0x40023800
 800dbc4:	40020000 	.word	0x40020000

0800dbc8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800dbdc:	4619      	mov	r1, r3
 800dbde:	4610      	mov	r0, r2
 800dbe0:	f7fe fb49 	bl	800c276 <USBD_LL_SetupStage>
}
 800dbe4:	bf00      	nop
 800dbe6:	3708      	adds	r7, #8
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b082      	sub	sp, #8
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	460b      	mov	r3, r1
 800dbf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dbfe:	78fa      	ldrb	r2, [r7, #3]
 800dc00:	6879      	ldr	r1, [r7, #4]
 800dc02:	4613      	mov	r3, r2
 800dc04:	00db      	lsls	r3, r3, #3
 800dc06:	4413      	add	r3, r2
 800dc08:	009b      	lsls	r3, r3, #2
 800dc0a:	440b      	add	r3, r1
 800dc0c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	78fb      	ldrb	r3, [r7, #3]
 800dc14:	4619      	mov	r1, r3
 800dc16:	f7fe fb83 	bl	800c320 <USBD_LL_DataOutStage>
}
 800dc1a:	bf00      	nop
 800dc1c:	3708      	adds	r7, #8
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dc34:	78fa      	ldrb	r2, [r7, #3]
 800dc36:	6879      	ldr	r1, [r7, #4]
 800dc38:	4613      	mov	r3, r2
 800dc3a:	00db      	lsls	r3, r3, #3
 800dc3c:	4413      	add	r3, r2
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	440b      	add	r3, r1
 800dc42:	3320      	adds	r3, #32
 800dc44:	681a      	ldr	r2, [r3, #0]
 800dc46:	78fb      	ldrb	r3, [r7, #3]
 800dc48:	4619      	mov	r1, r3
 800dc4a:	f7fe fc1c 	bl	800c486 <USBD_LL_DataInStage>
}
 800dc4e:	bf00      	nop
 800dc50:	3708      	adds	r7, #8
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}

0800dc56 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc56:	b580      	push	{r7, lr}
 800dc58:	b082      	sub	sp, #8
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dc64:	4618      	mov	r0, r3
 800dc66:	f7fe fd56 	bl	800c716 <USBD_LL_SOF>
}
 800dc6a:	bf00      	nop
 800dc6c:	3708      	adds	r7, #8
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}

0800dc72 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc72:	b580      	push	{r7, lr}
 800dc74:	b084      	sub	sp, #16
 800dc76:	af00      	add	r7, sp, #0
 800dc78:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	79db      	ldrb	r3, [r3, #7]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d102      	bne.n	800dc8c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800dc86:	2300      	movs	r3, #0
 800dc88:	73fb      	strb	r3, [r7, #15]
 800dc8a:	e008      	b.n	800dc9e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	79db      	ldrb	r3, [r3, #7]
 800dc90:	2b02      	cmp	r3, #2
 800dc92:	d102      	bne.n	800dc9a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800dc94:	2301      	movs	r3, #1
 800dc96:	73fb      	strb	r3, [r7, #15]
 800dc98:	e001      	b.n	800dc9e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800dc9a:	f7f5 fcff 	bl	800369c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dca4:	7bfa      	ldrb	r2, [r7, #15]
 800dca6:	4611      	mov	r1, r2
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f7fe fcf0 	bl	800c68e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7fe fc98 	bl	800c5ea <USBD_LL_Reset>
}
 800dcba:	bf00      	nop
 800dcbc:	3710      	adds	r7, #16
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
	...

0800dcc4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f7fe fceb 	bl	800c6ae <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	687a      	ldr	r2, [r7, #4]
 800dce4:	6812      	ldr	r2, [r2, #0]
 800dce6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dcea:	f043 0301 	orr.w	r3, r3, #1
 800dcee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	7adb      	ldrb	r3, [r3, #11]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d005      	beq.n	800dd04 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dcf8:	4b04      	ldr	r3, [pc, #16]	@ (800dd0c <HAL_PCD_SuspendCallback+0x48>)
 800dcfa:	691b      	ldr	r3, [r3, #16]
 800dcfc:	4a03      	ldr	r2, [pc, #12]	@ (800dd0c <HAL_PCD_SuspendCallback+0x48>)
 800dcfe:	f043 0306 	orr.w	r3, r3, #6
 800dd02:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dd04:	bf00      	nop
 800dd06:	3708      	adds	r7, #8
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	bd80      	pop	{r7, pc}
 800dd0c:	e000ed00 	.word	0xe000ed00

0800dd10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7fe fce1 	bl	800c6e6 <USBD_LL_Resume>
}
 800dd24:	bf00      	nop
 800dd26:	3708      	adds	r7, #8
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b082      	sub	sp, #8
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	460b      	mov	r3, r1
 800dd36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd3e:	78fa      	ldrb	r2, [r7, #3]
 800dd40:	4611      	mov	r1, r2
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7fe fd39 	bl	800c7ba <USBD_LL_IsoOUTIncomplete>
}
 800dd48:	bf00      	nop
 800dd4a:	3708      	adds	r7, #8
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}

0800dd50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b082      	sub	sp, #8
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	460b      	mov	r3, r1
 800dd5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd62:	78fa      	ldrb	r2, [r7, #3]
 800dd64:	4611      	mov	r1, r2
 800dd66:	4618      	mov	r0, r3
 800dd68:	f7fe fcf5 	bl	800c756 <USBD_LL_IsoINIncomplete>
}
 800dd6c:	bf00      	nop
 800dd6e:	3708      	adds	r7, #8
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b082      	sub	sp, #8
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7fe fd4b 	bl	800c81e <USBD_LL_DevConnected>
}
 800dd88:	bf00      	nop
 800dd8a:	3708      	adds	r7, #8
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	bd80      	pop	{r7, pc}

0800dd90 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b082      	sub	sp, #8
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f7fe fd48 	bl	800c834 <USBD_LL_DevDisconnected>
}
 800dda4:	bf00      	nop
 800dda6:	3708      	adds	r7, #8
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	bd80      	pop	{r7, pc}

0800ddac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b082      	sub	sp, #8
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d13c      	bne.n	800de36 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ddbc:	4a20      	ldr	r2, [pc, #128]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	4a1e      	ldr	r2, [pc, #120]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddc8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ddcc:	4b1c      	ldr	r3, [pc, #112]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddce:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ddd2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ddd4:	4b1a      	ldr	r3, [pc, #104]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddd6:	2204      	movs	r2, #4
 800ddd8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ddda:	4b19      	ldr	r3, [pc, #100]	@ (800de40 <USBD_LL_Init+0x94>)
 800dddc:	2202      	movs	r2, #2
 800ddde:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dde0:	4b17      	ldr	r3, [pc, #92]	@ (800de40 <USBD_LL_Init+0x94>)
 800dde2:	2200      	movs	r2, #0
 800dde4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dde6:	4b16      	ldr	r3, [pc, #88]	@ (800de40 <USBD_LL_Init+0x94>)
 800dde8:	2202      	movs	r2, #2
 800ddea:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ddec:	4b14      	ldr	r3, [pc, #80]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddee:	2200      	movs	r2, #0
 800ddf0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ddf2:	4b13      	ldr	r3, [pc, #76]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ddf8:	4b11      	ldr	r3, [pc, #68]	@ (800de40 <USBD_LL_Init+0x94>)
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ddfe:	4b10      	ldr	r3, [pc, #64]	@ (800de40 <USBD_LL_Init+0x94>)
 800de00:	2200      	movs	r2, #0
 800de02:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800de04:	4b0e      	ldr	r3, [pc, #56]	@ (800de40 <USBD_LL_Init+0x94>)
 800de06:	2200      	movs	r2, #0
 800de08:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800de0a:	480d      	ldr	r0, [pc, #52]	@ (800de40 <USBD_LL_Init+0x94>)
 800de0c:	f7f7 f9ca 	bl	80051a4 <HAL_PCD_Init>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	d001      	beq.n	800de1a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800de16:	f7f5 fc41 	bl	800369c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800de1a:	2180      	movs	r1, #128	@ 0x80
 800de1c:	4808      	ldr	r0, [pc, #32]	@ (800de40 <USBD_LL_Init+0x94>)
 800de1e:	f7f8 fbf6 	bl	800660e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800de22:	2240      	movs	r2, #64	@ 0x40
 800de24:	2100      	movs	r1, #0
 800de26:	4806      	ldr	r0, [pc, #24]	@ (800de40 <USBD_LL_Init+0x94>)
 800de28:	f7f8 fbaa 	bl	8006580 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800de2c:	2280      	movs	r2, #128	@ 0x80
 800de2e:	2101      	movs	r1, #1
 800de30:	4803      	ldr	r0, [pc, #12]	@ (800de40 <USBD_LL_Init+0x94>)
 800de32:	f7f8 fba5 	bl	8006580 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800de36:	2300      	movs	r3, #0
}
 800de38:	4618      	mov	r0, r3
 800de3a:	3708      	adds	r7, #8
 800de3c:	46bd      	mov	sp, r7
 800de3e:	bd80      	pop	{r7, pc}
 800de40:	20001fac 	.word	0x20001fac

0800de44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b084      	sub	sp, #16
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de4c:	2300      	movs	r3, #0
 800de4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de50:	2300      	movs	r3, #0
 800de52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7f7 fab1 	bl	80053c2 <HAL_PCD_Start>
 800de60:	4603      	mov	r3, r0
 800de62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de64:	7bfb      	ldrb	r3, [r7, #15]
 800de66:	4618      	mov	r0, r3
 800de68:	f000 f942 	bl	800e0f0 <USBD_Get_USB_Status>
 800de6c:	4603      	mov	r3, r0
 800de6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de70:	7bbb      	ldrb	r3, [r7, #14]
}
 800de72:	4618      	mov	r0, r3
 800de74:	3710      	adds	r7, #16
 800de76:	46bd      	mov	sp, r7
 800de78:	bd80      	pop	{r7, pc}

0800de7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800de7a:	b580      	push	{r7, lr}
 800de7c:	b084      	sub	sp, #16
 800de7e:	af00      	add	r7, sp, #0
 800de80:	6078      	str	r0, [r7, #4]
 800de82:	4608      	mov	r0, r1
 800de84:	4611      	mov	r1, r2
 800de86:	461a      	mov	r2, r3
 800de88:	4603      	mov	r3, r0
 800de8a:	70fb      	strb	r3, [r7, #3]
 800de8c:	460b      	mov	r3, r1
 800de8e:	70bb      	strb	r3, [r7, #2]
 800de90:	4613      	mov	r3, r2
 800de92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de94:	2300      	movs	r3, #0
 800de96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de98:	2300      	movs	r3, #0
 800de9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dea2:	78bb      	ldrb	r3, [r7, #2]
 800dea4:	883a      	ldrh	r2, [r7, #0]
 800dea6:	78f9      	ldrb	r1, [r7, #3]
 800dea8:	f7f7 ff85 	bl	8005db6 <HAL_PCD_EP_Open>
 800deac:	4603      	mov	r3, r0
 800deae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800deb0:	7bfb      	ldrb	r3, [r7, #15]
 800deb2:	4618      	mov	r0, r3
 800deb4:	f000 f91c 	bl	800e0f0 <USBD_Get_USB_Status>
 800deb8:	4603      	mov	r3, r0
 800deba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800debc:	7bbb      	ldrb	r3, [r7, #14]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3710      	adds	r7, #16
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}

0800dec6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dec6:	b580      	push	{r7, lr}
 800dec8:	b084      	sub	sp, #16
 800deca:	af00      	add	r7, sp, #0
 800decc:	6078      	str	r0, [r7, #4]
 800dece:	460b      	mov	r3, r1
 800ded0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ded2:	2300      	movs	r3, #0
 800ded4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ded6:	2300      	movs	r3, #0
 800ded8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dee0:	78fa      	ldrb	r2, [r7, #3]
 800dee2:	4611      	mov	r1, r2
 800dee4:	4618      	mov	r0, r3
 800dee6:	f7f7 ffd0 	bl	8005e8a <HAL_PCD_EP_Close>
 800deea:	4603      	mov	r3, r0
 800deec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800deee:	7bfb      	ldrb	r3, [r7, #15]
 800def0:	4618      	mov	r0, r3
 800def2:	f000 f8fd 	bl	800e0f0 <USBD_Get_USB_Status>
 800def6:	4603      	mov	r3, r0
 800def8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800defa:	7bbb      	ldrb	r3, [r7, #14]
}
 800defc:	4618      	mov	r0, r3
 800defe:	3710      	adds	r7, #16
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}

0800df04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b084      	sub	sp, #16
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
 800df0c:	460b      	mov	r3, r1
 800df0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df10:	2300      	movs	r3, #0
 800df12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df14:	2300      	movs	r3, #0
 800df16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df1e:	78fa      	ldrb	r2, [r7, #3]
 800df20:	4611      	mov	r1, r2
 800df22:	4618      	mov	r0, r3
 800df24:	f7f8 f888 	bl	8006038 <HAL_PCD_EP_SetStall>
 800df28:	4603      	mov	r3, r0
 800df2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df2c:	7bfb      	ldrb	r3, [r7, #15]
 800df2e:	4618      	mov	r0, r3
 800df30:	f000 f8de 	bl	800e0f0 <USBD_Get_USB_Status>
 800df34:	4603      	mov	r3, r0
 800df36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df38:	7bbb      	ldrb	r3, [r7, #14]
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3710      	adds	r7, #16
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}

0800df42 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df42:	b580      	push	{r7, lr}
 800df44:	b084      	sub	sp, #16
 800df46:	af00      	add	r7, sp, #0
 800df48:	6078      	str	r0, [r7, #4]
 800df4a:	460b      	mov	r3, r1
 800df4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df4e:	2300      	movs	r3, #0
 800df50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df52:	2300      	movs	r3, #0
 800df54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df5c:	78fa      	ldrb	r2, [r7, #3]
 800df5e:	4611      	mov	r1, r2
 800df60:	4618      	mov	r0, r3
 800df62:	f7f8 f8cc 	bl	80060fe <HAL_PCD_EP_ClrStall>
 800df66:	4603      	mov	r3, r0
 800df68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df6a:	7bfb      	ldrb	r3, [r7, #15]
 800df6c:	4618      	mov	r0, r3
 800df6e:	f000 f8bf 	bl	800e0f0 <USBD_Get_USB_Status>
 800df72:	4603      	mov	r3, r0
 800df74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df76:	7bbb      	ldrb	r3, [r7, #14]
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3710      	adds	r7, #16
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}

0800df80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df80:	b480      	push	{r7}
 800df82:	b085      	sub	sp, #20
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
 800df88:	460b      	mov	r3, r1
 800df8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df92:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800df94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	da0b      	bge.n	800dfb4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800df9c:	78fb      	ldrb	r3, [r7, #3]
 800df9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfa2:	68f9      	ldr	r1, [r7, #12]
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	00db      	lsls	r3, r3, #3
 800dfa8:	4413      	add	r3, r2
 800dfaa:	009b      	lsls	r3, r3, #2
 800dfac:	440b      	add	r3, r1
 800dfae:	3316      	adds	r3, #22
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	e00b      	b.n	800dfcc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dfb4:	78fb      	ldrb	r3, [r7, #3]
 800dfb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfba:	68f9      	ldr	r1, [r7, #12]
 800dfbc:	4613      	mov	r3, r2
 800dfbe:	00db      	lsls	r3, r3, #3
 800dfc0:	4413      	add	r3, r2
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	440b      	add	r3, r1
 800dfc6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800dfca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	3714      	adds	r7, #20
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd6:	4770      	bx	lr

0800dfd8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b084      	sub	sp, #16
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
 800dfe0:	460b      	mov	r3, r1
 800dfe2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dff2:	78fa      	ldrb	r2, [r7, #3]
 800dff4:	4611      	mov	r1, r2
 800dff6:	4618      	mov	r0, r3
 800dff8:	f7f7 feb9 	bl	8005d6e <HAL_PCD_SetAddress>
 800dffc:	4603      	mov	r3, r0
 800dffe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e000:	7bfb      	ldrb	r3, [r7, #15]
 800e002:	4618      	mov	r0, r3
 800e004:	f000 f874 	bl	800e0f0 <USBD_Get_USB_Status>
 800e008:	4603      	mov	r3, r0
 800e00a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e00c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3710      	adds	r7, #16
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}

0800e016 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e016:	b580      	push	{r7, lr}
 800e018:	b086      	sub	sp, #24
 800e01a:	af00      	add	r7, sp, #0
 800e01c:	60f8      	str	r0, [r7, #12]
 800e01e:	607a      	str	r2, [r7, #4]
 800e020:	603b      	str	r3, [r7, #0]
 800e022:	460b      	mov	r3, r1
 800e024:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e026:	2300      	movs	r3, #0
 800e028:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e02a:	2300      	movs	r3, #0
 800e02c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e034:	7af9      	ldrb	r1, [r7, #11]
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	687a      	ldr	r2, [r7, #4]
 800e03a:	f7f7 ffc3 	bl	8005fc4 <HAL_PCD_EP_Transmit>
 800e03e:	4603      	mov	r3, r0
 800e040:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e042:	7dfb      	ldrb	r3, [r7, #23]
 800e044:	4618      	mov	r0, r3
 800e046:	f000 f853 	bl	800e0f0 <USBD_Get_USB_Status>
 800e04a:	4603      	mov	r3, r0
 800e04c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e04e:	7dbb      	ldrb	r3, [r7, #22]
}
 800e050:	4618      	mov	r0, r3
 800e052:	3718      	adds	r7, #24
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b086      	sub	sp, #24
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	60f8      	str	r0, [r7, #12]
 800e060:	607a      	str	r2, [r7, #4]
 800e062:	603b      	str	r3, [r7, #0]
 800e064:	460b      	mov	r3, r1
 800e066:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e068:	2300      	movs	r3, #0
 800e06a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e06c:	2300      	movs	r3, #0
 800e06e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e076:	7af9      	ldrb	r1, [r7, #11]
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	687a      	ldr	r2, [r7, #4]
 800e07c:	f7f7 ff4f 	bl	8005f1e <HAL_PCD_EP_Receive>
 800e080:	4603      	mov	r3, r0
 800e082:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e084:	7dfb      	ldrb	r3, [r7, #23]
 800e086:	4618      	mov	r0, r3
 800e088:	f000 f832 	bl	800e0f0 <USBD_Get_USB_Status>
 800e08c:	4603      	mov	r3, r0
 800e08e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e090:	7dbb      	ldrb	r3, [r7, #22]
}
 800e092:	4618      	mov	r0, r3
 800e094:	3718      	adds	r7, #24
 800e096:	46bd      	mov	sp, r7
 800e098:	bd80      	pop	{r7, pc}

0800e09a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e09a:	b580      	push	{r7, lr}
 800e09c:	b082      	sub	sp, #8
 800e09e:	af00      	add	r7, sp, #0
 800e0a0:	6078      	str	r0, [r7, #4]
 800e0a2:	460b      	mov	r3, r1
 800e0a4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e0ac:	78fa      	ldrb	r2, [r7, #3]
 800e0ae:	4611      	mov	r1, r2
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f7f7 ff6f 	bl	8005f94 <HAL_PCD_EP_GetRxCount>
 800e0b6:	4603      	mov	r3, r0
}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3708      	adds	r7, #8
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b083      	sub	sp, #12
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e0c8:	4b03      	ldr	r3, [pc, #12]	@ (800e0d8 <USBD_static_malloc+0x18>)
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	370c      	adds	r7, #12
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d4:	4770      	bx	lr
 800e0d6:	bf00      	nop
 800e0d8:	20002490 	.word	0x20002490

0800e0dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b083      	sub	sp, #12
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]

}
 800e0e4:	bf00      	nop
 800e0e6:	370c      	adds	r7, #12
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ee:	4770      	bx	lr

0800e0f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	b085      	sub	sp, #20
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e0fe:	79fb      	ldrb	r3, [r7, #7]
 800e100:	2b03      	cmp	r3, #3
 800e102:	d817      	bhi.n	800e134 <USBD_Get_USB_Status+0x44>
 800e104:	a201      	add	r2, pc, #4	@ (adr r2, 800e10c <USBD_Get_USB_Status+0x1c>)
 800e106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e10a:	bf00      	nop
 800e10c:	0800e11d 	.word	0x0800e11d
 800e110:	0800e123 	.word	0x0800e123
 800e114:	0800e129 	.word	0x0800e129
 800e118:	0800e12f 	.word	0x0800e12f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e11c:	2300      	movs	r3, #0
 800e11e:	73fb      	strb	r3, [r7, #15]
    break;
 800e120:	e00b      	b.n	800e13a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e122:	2303      	movs	r3, #3
 800e124:	73fb      	strb	r3, [r7, #15]
    break;
 800e126:	e008      	b.n	800e13a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e128:	2301      	movs	r3, #1
 800e12a:	73fb      	strb	r3, [r7, #15]
    break;
 800e12c:	e005      	b.n	800e13a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e12e:	2303      	movs	r3, #3
 800e130:	73fb      	strb	r3, [r7, #15]
    break;
 800e132:	e002      	b.n	800e13a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e134:	2303      	movs	r3, #3
 800e136:	73fb      	strb	r3, [r7, #15]
    break;
 800e138:	bf00      	nop
  }
  return usb_status;
 800e13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3714      	adds	r7, #20
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <_strtoul_l.constprop.0>:
 800e148:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e14c:	4e34      	ldr	r6, [pc, #208]	@ (800e220 <_strtoul_l.constprop.0+0xd8>)
 800e14e:	4686      	mov	lr, r0
 800e150:	460d      	mov	r5, r1
 800e152:	4628      	mov	r0, r5
 800e154:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e158:	5d37      	ldrb	r7, [r6, r4]
 800e15a:	f017 0708 	ands.w	r7, r7, #8
 800e15e:	d1f8      	bne.n	800e152 <_strtoul_l.constprop.0+0xa>
 800e160:	2c2d      	cmp	r4, #45	@ 0x2d
 800e162:	d12f      	bne.n	800e1c4 <_strtoul_l.constprop.0+0x7c>
 800e164:	782c      	ldrb	r4, [r5, #0]
 800e166:	2701      	movs	r7, #1
 800e168:	1c85      	adds	r5, r0, #2
 800e16a:	f033 0010 	bics.w	r0, r3, #16
 800e16e:	d109      	bne.n	800e184 <_strtoul_l.constprop.0+0x3c>
 800e170:	2c30      	cmp	r4, #48	@ 0x30
 800e172:	d12c      	bne.n	800e1ce <_strtoul_l.constprop.0+0x86>
 800e174:	7828      	ldrb	r0, [r5, #0]
 800e176:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e17a:	2858      	cmp	r0, #88	@ 0x58
 800e17c:	d127      	bne.n	800e1ce <_strtoul_l.constprop.0+0x86>
 800e17e:	786c      	ldrb	r4, [r5, #1]
 800e180:	2310      	movs	r3, #16
 800e182:	3502      	adds	r5, #2
 800e184:	f04f 38ff 	mov.w	r8, #4294967295
 800e188:	2600      	movs	r6, #0
 800e18a:	fbb8 f8f3 	udiv	r8, r8, r3
 800e18e:	fb03 f908 	mul.w	r9, r3, r8
 800e192:	ea6f 0909 	mvn.w	r9, r9
 800e196:	4630      	mov	r0, r6
 800e198:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e19c:	f1bc 0f09 	cmp.w	ip, #9
 800e1a0:	d81c      	bhi.n	800e1dc <_strtoul_l.constprop.0+0x94>
 800e1a2:	4664      	mov	r4, ip
 800e1a4:	42a3      	cmp	r3, r4
 800e1a6:	dd2a      	ble.n	800e1fe <_strtoul_l.constprop.0+0xb6>
 800e1a8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e1ac:	d007      	beq.n	800e1be <_strtoul_l.constprop.0+0x76>
 800e1ae:	4580      	cmp	r8, r0
 800e1b0:	d322      	bcc.n	800e1f8 <_strtoul_l.constprop.0+0xb0>
 800e1b2:	d101      	bne.n	800e1b8 <_strtoul_l.constprop.0+0x70>
 800e1b4:	45a1      	cmp	r9, r4
 800e1b6:	db1f      	blt.n	800e1f8 <_strtoul_l.constprop.0+0xb0>
 800e1b8:	fb00 4003 	mla	r0, r0, r3, r4
 800e1bc:	2601      	movs	r6, #1
 800e1be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1c2:	e7e9      	b.n	800e198 <_strtoul_l.constprop.0+0x50>
 800e1c4:	2c2b      	cmp	r4, #43	@ 0x2b
 800e1c6:	bf04      	itt	eq
 800e1c8:	782c      	ldrbeq	r4, [r5, #0]
 800e1ca:	1c85      	addeq	r5, r0, #2
 800e1cc:	e7cd      	b.n	800e16a <_strtoul_l.constprop.0+0x22>
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d1d8      	bne.n	800e184 <_strtoul_l.constprop.0+0x3c>
 800e1d2:	2c30      	cmp	r4, #48	@ 0x30
 800e1d4:	bf0c      	ite	eq
 800e1d6:	2308      	moveq	r3, #8
 800e1d8:	230a      	movne	r3, #10
 800e1da:	e7d3      	b.n	800e184 <_strtoul_l.constprop.0+0x3c>
 800e1dc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e1e0:	f1bc 0f19 	cmp.w	ip, #25
 800e1e4:	d801      	bhi.n	800e1ea <_strtoul_l.constprop.0+0xa2>
 800e1e6:	3c37      	subs	r4, #55	@ 0x37
 800e1e8:	e7dc      	b.n	800e1a4 <_strtoul_l.constprop.0+0x5c>
 800e1ea:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e1ee:	f1bc 0f19 	cmp.w	ip, #25
 800e1f2:	d804      	bhi.n	800e1fe <_strtoul_l.constprop.0+0xb6>
 800e1f4:	3c57      	subs	r4, #87	@ 0x57
 800e1f6:	e7d5      	b.n	800e1a4 <_strtoul_l.constprop.0+0x5c>
 800e1f8:	f04f 36ff 	mov.w	r6, #4294967295
 800e1fc:	e7df      	b.n	800e1be <_strtoul_l.constprop.0+0x76>
 800e1fe:	1c73      	adds	r3, r6, #1
 800e200:	d106      	bne.n	800e210 <_strtoul_l.constprop.0+0xc8>
 800e202:	2322      	movs	r3, #34	@ 0x22
 800e204:	f8ce 3000 	str.w	r3, [lr]
 800e208:	4630      	mov	r0, r6
 800e20a:	b932      	cbnz	r2, 800e21a <_strtoul_l.constprop.0+0xd2>
 800e20c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e210:	b107      	cbz	r7, 800e214 <_strtoul_l.constprop.0+0xcc>
 800e212:	4240      	negs	r0, r0
 800e214:	2a00      	cmp	r2, #0
 800e216:	d0f9      	beq.n	800e20c <_strtoul_l.constprop.0+0xc4>
 800e218:	b106      	cbz	r6, 800e21c <_strtoul_l.constprop.0+0xd4>
 800e21a:	1e69      	subs	r1, r5, #1
 800e21c:	6011      	str	r1, [r2, #0]
 800e21e:	e7f5      	b.n	800e20c <_strtoul_l.constprop.0+0xc4>
 800e220:	0801287d 	.word	0x0801287d

0800e224 <strtoul>:
 800e224:	4613      	mov	r3, r2
 800e226:	460a      	mov	r2, r1
 800e228:	4601      	mov	r1, r0
 800e22a:	4802      	ldr	r0, [pc, #8]	@ (800e234 <strtoul+0x10>)
 800e22c:	6800      	ldr	r0, [r0, #0]
 800e22e:	f7ff bf8b 	b.w	800e148 <_strtoul_l.constprop.0>
 800e232:	bf00      	nop
 800e234:	20000138 	.word	0x20000138

0800e238 <__cvt>:
 800e238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e23c:	ec57 6b10 	vmov	r6, r7, d0
 800e240:	2f00      	cmp	r7, #0
 800e242:	460c      	mov	r4, r1
 800e244:	4619      	mov	r1, r3
 800e246:	463b      	mov	r3, r7
 800e248:	bfbb      	ittet	lt
 800e24a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e24e:	461f      	movlt	r7, r3
 800e250:	2300      	movge	r3, #0
 800e252:	232d      	movlt	r3, #45	@ 0x2d
 800e254:	700b      	strb	r3, [r1, #0]
 800e256:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e258:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e25c:	4691      	mov	r9, r2
 800e25e:	f023 0820 	bic.w	r8, r3, #32
 800e262:	bfbc      	itt	lt
 800e264:	4632      	movlt	r2, r6
 800e266:	4616      	movlt	r6, r2
 800e268:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e26c:	d005      	beq.n	800e27a <__cvt+0x42>
 800e26e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e272:	d100      	bne.n	800e276 <__cvt+0x3e>
 800e274:	3401      	adds	r4, #1
 800e276:	2102      	movs	r1, #2
 800e278:	e000      	b.n	800e27c <__cvt+0x44>
 800e27a:	2103      	movs	r1, #3
 800e27c:	ab03      	add	r3, sp, #12
 800e27e:	9301      	str	r3, [sp, #4]
 800e280:	ab02      	add	r3, sp, #8
 800e282:	9300      	str	r3, [sp, #0]
 800e284:	ec47 6b10 	vmov	d0, r6, r7
 800e288:	4653      	mov	r3, sl
 800e28a:	4622      	mov	r2, r4
 800e28c:	f000 fe8c 	bl	800efa8 <_dtoa_r>
 800e290:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e294:	4605      	mov	r5, r0
 800e296:	d119      	bne.n	800e2cc <__cvt+0x94>
 800e298:	f019 0f01 	tst.w	r9, #1
 800e29c:	d00e      	beq.n	800e2bc <__cvt+0x84>
 800e29e:	eb00 0904 	add.w	r9, r0, r4
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	4630      	mov	r0, r6
 800e2a8:	4639      	mov	r1, r7
 800e2aa:	f7f2 fc0d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2ae:	b108      	cbz	r0, 800e2b4 <__cvt+0x7c>
 800e2b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800e2b4:	2230      	movs	r2, #48	@ 0x30
 800e2b6:	9b03      	ldr	r3, [sp, #12]
 800e2b8:	454b      	cmp	r3, r9
 800e2ba:	d31e      	bcc.n	800e2fa <__cvt+0xc2>
 800e2bc:	9b03      	ldr	r3, [sp, #12]
 800e2be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2c0:	1b5b      	subs	r3, r3, r5
 800e2c2:	4628      	mov	r0, r5
 800e2c4:	6013      	str	r3, [r2, #0]
 800e2c6:	b004      	add	sp, #16
 800e2c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e2d0:	eb00 0904 	add.w	r9, r0, r4
 800e2d4:	d1e5      	bne.n	800e2a2 <__cvt+0x6a>
 800e2d6:	7803      	ldrb	r3, [r0, #0]
 800e2d8:	2b30      	cmp	r3, #48	@ 0x30
 800e2da:	d10a      	bne.n	800e2f2 <__cvt+0xba>
 800e2dc:	2200      	movs	r2, #0
 800e2de:	2300      	movs	r3, #0
 800e2e0:	4630      	mov	r0, r6
 800e2e2:	4639      	mov	r1, r7
 800e2e4:	f7f2 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2e8:	b918      	cbnz	r0, 800e2f2 <__cvt+0xba>
 800e2ea:	f1c4 0401 	rsb	r4, r4, #1
 800e2ee:	f8ca 4000 	str.w	r4, [sl]
 800e2f2:	f8da 3000 	ldr.w	r3, [sl]
 800e2f6:	4499      	add	r9, r3
 800e2f8:	e7d3      	b.n	800e2a2 <__cvt+0x6a>
 800e2fa:	1c59      	adds	r1, r3, #1
 800e2fc:	9103      	str	r1, [sp, #12]
 800e2fe:	701a      	strb	r2, [r3, #0]
 800e300:	e7d9      	b.n	800e2b6 <__cvt+0x7e>

0800e302 <__exponent>:
 800e302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e304:	2900      	cmp	r1, #0
 800e306:	bfba      	itte	lt
 800e308:	4249      	neglt	r1, r1
 800e30a:	232d      	movlt	r3, #45	@ 0x2d
 800e30c:	232b      	movge	r3, #43	@ 0x2b
 800e30e:	2909      	cmp	r1, #9
 800e310:	7002      	strb	r2, [r0, #0]
 800e312:	7043      	strb	r3, [r0, #1]
 800e314:	dd29      	ble.n	800e36a <__exponent+0x68>
 800e316:	f10d 0307 	add.w	r3, sp, #7
 800e31a:	461d      	mov	r5, r3
 800e31c:	270a      	movs	r7, #10
 800e31e:	461a      	mov	r2, r3
 800e320:	fbb1 f6f7 	udiv	r6, r1, r7
 800e324:	fb07 1416 	mls	r4, r7, r6, r1
 800e328:	3430      	adds	r4, #48	@ 0x30
 800e32a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e32e:	460c      	mov	r4, r1
 800e330:	2c63      	cmp	r4, #99	@ 0x63
 800e332:	f103 33ff 	add.w	r3, r3, #4294967295
 800e336:	4631      	mov	r1, r6
 800e338:	dcf1      	bgt.n	800e31e <__exponent+0x1c>
 800e33a:	3130      	adds	r1, #48	@ 0x30
 800e33c:	1e94      	subs	r4, r2, #2
 800e33e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e342:	1c41      	adds	r1, r0, #1
 800e344:	4623      	mov	r3, r4
 800e346:	42ab      	cmp	r3, r5
 800e348:	d30a      	bcc.n	800e360 <__exponent+0x5e>
 800e34a:	f10d 0309 	add.w	r3, sp, #9
 800e34e:	1a9b      	subs	r3, r3, r2
 800e350:	42ac      	cmp	r4, r5
 800e352:	bf88      	it	hi
 800e354:	2300      	movhi	r3, #0
 800e356:	3302      	adds	r3, #2
 800e358:	4403      	add	r3, r0
 800e35a:	1a18      	subs	r0, r3, r0
 800e35c:	b003      	add	sp, #12
 800e35e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e360:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e364:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e368:	e7ed      	b.n	800e346 <__exponent+0x44>
 800e36a:	2330      	movs	r3, #48	@ 0x30
 800e36c:	3130      	adds	r1, #48	@ 0x30
 800e36e:	7083      	strb	r3, [r0, #2]
 800e370:	70c1      	strb	r1, [r0, #3]
 800e372:	1d03      	adds	r3, r0, #4
 800e374:	e7f1      	b.n	800e35a <__exponent+0x58>
	...

0800e378 <_printf_float>:
 800e378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e37c:	b08d      	sub	sp, #52	@ 0x34
 800e37e:	460c      	mov	r4, r1
 800e380:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e384:	4616      	mov	r6, r2
 800e386:	461f      	mov	r7, r3
 800e388:	4605      	mov	r5, r0
 800e38a:	f000 fced 	bl	800ed68 <_localeconv_r>
 800e38e:	6803      	ldr	r3, [r0, #0]
 800e390:	9304      	str	r3, [sp, #16]
 800e392:	4618      	mov	r0, r3
 800e394:	f7f1 ff6c 	bl	8000270 <strlen>
 800e398:	2300      	movs	r3, #0
 800e39a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e39c:	f8d8 3000 	ldr.w	r3, [r8]
 800e3a0:	9005      	str	r0, [sp, #20]
 800e3a2:	3307      	adds	r3, #7
 800e3a4:	f023 0307 	bic.w	r3, r3, #7
 800e3a8:	f103 0208 	add.w	r2, r3, #8
 800e3ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e3b0:	f8d4 b000 	ldr.w	fp, [r4]
 800e3b4:	f8c8 2000 	str.w	r2, [r8]
 800e3b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e3bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e3c0:	9307      	str	r3, [sp, #28]
 800e3c2:	f8cd 8018 	str.w	r8, [sp, #24]
 800e3c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e3ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3ce:	4b9c      	ldr	r3, [pc, #624]	@ (800e640 <_printf_float+0x2c8>)
 800e3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e3d4:	f7f2 fbaa 	bl	8000b2c <__aeabi_dcmpun>
 800e3d8:	bb70      	cbnz	r0, 800e438 <_printf_float+0xc0>
 800e3da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3de:	4b98      	ldr	r3, [pc, #608]	@ (800e640 <_printf_float+0x2c8>)
 800e3e0:	f04f 32ff 	mov.w	r2, #4294967295
 800e3e4:	f7f2 fb84 	bl	8000af0 <__aeabi_dcmple>
 800e3e8:	bb30      	cbnz	r0, 800e438 <_printf_float+0xc0>
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	4640      	mov	r0, r8
 800e3f0:	4649      	mov	r1, r9
 800e3f2:	f7f2 fb73 	bl	8000adc <__aeabi_dcmplt>
 800e3f6:	b110      	cbz	r0, 800e3fe <_printf_float+0x86>
 800e3f8:	232d      	movs	r3, #45	@ 0x2d
 800e3fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3fe:	4a91      	ldr	r2, [pc, #580]	@ (800e644 <_printf_float+0x2cc>)
 800e400:	4b91      	ldr	r3, [pc, #580]	@ (800e648 <_printf_float+0x2d0>)
 800e402:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e406:	bf94      	ite	ls
 800e408:	4690      	movls	r8, r2
 800e40a:	4698      	movhi	r8, r3
 800e40c:	2303      	movs	r3, #3
 800e40e:	6123      	str	r3, [r4, #16]
 800e410:	f02b 0304 	bic.w	r3, fp, #4
 800e414:	6023      	str	r3, [r4, #0]
 800e416:	f04f 0900 	mov.w	r9, #0
 800e41a:	9700      	str	r7, [sp, #0]
 800e41c:	4633      	mov	r3, r6
 800e41e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e420:	4621      	mov	r1, r4
 800e422:	4628      	mov	r0, r5
 800e424:	f000 f9d2 	bl	800e7cc <_printf_common>
 800e428:	3001      	adds	r0, #1
 800e42a:	f040 808d 	bne.w	800e548 <_printf_float+0x1d0>
 800e42e:	f04f 30ff 	mov.w	r0, #4294967295
 800e432:	b00d      	add	sp, #52	@ 0x34
 800e434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e438:	4642      	mov	r2, r8
 800e43a:	464b      	mov	r3, r9
 800e43c:	4640      	mov	r0, r8
 800e43e:	4649      	mov	r1, r9
 800e440:	f7f2 fb74 	bl	8000b2c <__aeabi_dcmpun>
 800e444:	b140      	cbz	r0, 800e458 <_printf_float+0xe0>
 800e446:	464b      	mov	r3, r9
 800e448:	2b00      	cmp	r3, #0
 800e44a:	bfbc      	itt	lt
 800e44c:	232d      	movlt	r3, #45	@ 0x2d
 800e44e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e452:	4a7e      	ldr	r2, [pc, #504]	@ (800e64c <_printf_float+0x2d4>)
 800e454:	4b7e      	ldr	r3, [pc, #504]	@ (800e650 <_printf_float+0x2d8>)
 800e456:	e7d4      	b.n	800e402 <_printf_float+0x8a>
 800e458:	6863      	ldr	r3, [r4, #4]
 800e45a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e45e:	9206      	str	r2, [sp, #24]
 800e460:	1c5a      	adds	r2, r3, #1
 800e462:	d13b      	bne.n	800e4dc <_printf_float+0x164>
 800e464:	2306      	movs	r3, #6
 800e466:	6063      	str	r3, [r4, #4]
 800e468:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e46c:	2300      	movs	r3, #0
 800e46e:	6022      	str	r2, [r4, #0]
 800e470:	9303      	str	r3, [sp, #12]
 800e472:	ab0a      	add	r3, sp, #40	@ 0x28
 800e474:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e478:	ab09      	add	r3, sp, #36	@ 0x24
 800e47a:	9300      	str	r3, [sp, #0]
 800e47c:	6861      	ldr	r1, [r4, #4]
 800e47e:	ec49 8b10 	vmov	d0, r8, r9
 800e482:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e486:	4628      	mov	r0, r5
 800e488:	f7ff fed6 	bl	800e238 <__cvt>
 800e48c:	9b06      	ldr	r3, [sp, #24]
 800e48e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e490:	2b47      	cmp	r3, #71	@ 0x47
 800e492:	4680      	mov	r8, r0
 800e494:	d129      	bne.n	800e4ea <_printf_float+0x172>
 800e496:	1cc8      	adds	r0, r1, #3
 800e498:	db02      	blt.n	800e4a0 <_printf_float+0x128>
 800e49a:	6863      	ldr	r3, [r4, #4]
 800e49c:	4299      	cmp	r1, r3
 800e49e:	dd41      	ble.n	800e524 <_printf_float+0x1ac>
 800e4a0:	f1aa 0a02 	sub.w	sl, sl, #2
 800e4a4:	fa5f fa8a 	uxtb.w	sl, sl
 800e4a8:	3901      	subs	r1, #1
 800e4aa:	4652      	mov	r2, sl
 800e4ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e4b0:	9109      	str	r1, [sp, #36]	@ 0x24
 800e4b2:	f7ff ff26 	bl	800e302 <__exponent>
 800e4b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4b8:	1813      	adds	r3, r2, r0
 800e4ba:	2a01      	cmp	r2, #1
 800e4bc:	4681      	mov	r9, r0
 800e4be:	6123      	str	r3, [r4, #16]
 800e4c0:	dc02      	bgt.n	800e4c8 <_printf_float+0x150>
 800e4c2:	6822      	ldr	r2, [r4, #0]
 800e4c4:	07d2      	lsls	r2, r2, #31
 800e4c6:	d501      	bpl.n	800e4cc <_printf_float+0x154>
 800e4c8:	3301      	adds	r3, #1
 800e4ca:	6123      	str	r3, [r4, #16]
 800e4cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d0a2      	beq.n	800e41a <_printf_float+0xa2>
 800e4d4:	232d      	movs	r3, #45	@ 0x2d
 800e4d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e4da:	e79e      	b.n	800e41a <_printf_float+0xa2>
 800e4dc:	9a06      	ldr	r2, [sp, #24]
 800e4de:	2a47      	cmp	r2, #71	@ 0x47
 800e4e0:	d1c2      	bne.n	800e468 <_printf_float+0xf0>
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d1c0      	bne.n	800e468 <_printf_float+0xf0>
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	e7bd      	b.n	800e466 <_printf_float+0xee>
 800e4ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e4ee:	d9db      	bls.n	800e4a8 <_printf_float+0x130>
 800e4f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e4f4:	d118      	bne.n	800e528 <_printf_float+0x1b0>
 800e4f6:	2900      	cmp	r1, #0
 800e4f8:	6863      	ldr	r3, [r4, #4]
 800e4fa:	dd0b      	ble.n	800e514 <_printf_float+0x19c>
 800e4fc:	6121      	str	r1, [r4, #16]
 800e4fe:	b913      	cbnz	r3, 800e506 <_printf_float+0x18e>
 800e500:	6822      	ldr	r2, [r4, #0]
 800e502:	07d0      	lsls	r0, r2, #31
 800e504:	d502      	bpl.n	800e50c <_printf_float+0x194>
 800e506:	3301      	adds	r3, #1
 800e508:	440b      	add	r3, r1
 800e50a:	6123      	str	r3, [r4, #16]
 800e50c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e50e:	f04f 0900 	mov.w	r9, #0
 800e512:	e7db      	b.n	800e4cc <_printf_float+0x154>
 800e514:	b913      	cbnz	r3, 800e51c <_printf_float+0x1a4>
 800e516:	6822      	ldr	r2, [r4, #0]
 800e518:	07d2      	lsls	r2, r2, #31
 800e51a:	d501      	bpl.n	800e520 <_printf_float+0x1a8>
 800e51c:	3302      	adds	r3, #2
 800e51e:	e7f4      	b.n	800e50a <_printf_float+0x192>
 800e520:	2301      	movs	r3, #1
 800e522:	e7f2      	b.n	800e50a <_printf_float+0x192>
 800e524:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e528:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e52a:	4299      	cmp	r1, r3
 800e52c:	db05      	blt.n	800e53a <_printf_float+0x1c2>
 800e52e:	6823      	ldr	r3, [r4, #0]
 800e530:	6121      	str	r1, [r4, #16]
 800e532:	07d8      	lsls	r0, r3, #31
 800e534:	d5ea      	bpl.n	800e50c <_printf_float+0x194>
 800e536:	1c4b      	adds	r3, r1, #1
 800e538:	e7e7      	b.n	800e50a <_printf_float+0x192>
 800e53a:	2900      	cmp	r1, #0
 800e53c:	bfd4      	ite	le
 800e53e:	f1c1 0202 	rsble	r2, r1, #2
 800e542:	2201      	movgt	r2, #1
 800e544:	4413      	add	r3, r2
 800e546:	e7e0      	b.n	800e50a <_printf_float+0x192>
 800e548:	6823      	ldr	r3, [r4, #0]
 800e54a:	055a      	lsls	r2, r3, #21
 800e54c:	d407      	bmi.n	800e55e <_printf_float+0x1e6>
 800e54e:	6923      	ldr	r3, [r4, #16]
 800e550:	4642      	mov	r2, r8
 800e552:	4631      	mov	r1, r6
 800e554:	4628      	mov	r0, r5
 800e556:	47b8      	blx	r7
 800e558:	3001      	adds	r0, #1
 800e55a:	d12b      	bne.n	800e5b4 <_printf_float+0x23c>
 800e55c:	e767      	b.n	800e42e <_printf_float+0xb6>
 800e55e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e562:	f240 80dd 	bls.w	800e720 <_printf_float+0x3a8>
 800e566:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e56a:	2200      	movs	r2, #0
 800e56c:	2300      	movs	r3, #0
 800e56e:	f7f2 faab 	bl	8000ac8 <__aeabi_dcmpeq>
 800e572:	2800      	cmp	r0, #0
 800e574:	d033      	beq.n	800e5de <_printf_float+0x266>
 800e576:	4a37      	ldr	r2, [pc, #220]	@ (800e654 <_printf_float+0x2dc>)
 800e578:	2301      	movs	r3, #1
 800e57a:	4631      	mov	r1, r6
 800e57c:	4628      	mov	r0, r5
 800e57e:	47b8      	blx	r7
 800e580:	3001      	adds	r0, #1
 800e582:	f43f af54 	beq.w	800e42e <_printf_float+0xb6>
 800e586:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e58a:	4543      	cmp	r3, r8
 800e58c:	db02      	blt.n	800e594 <_printf_float+0x21c>
 800e58e:	6823      	ldr	r3, [r4, #0]
 800e590:	07d8      	lsls	r0, r3, #31
 800e592:	d50f      	bpl.n	800e5b4 <_printf_float+0x23c>
 800e594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e598:	4631      	mov	r1, r6
 800e59a:	4628      	mov	r0, r5
 800e59c:	47b8      	blx	r7
 800e59e:	3001      	adds	r0, #1
 800e5a0:	f43f af45 	beq.w	800e42e <_printf_float+0xb6>
 800e5a4:	f04f 0900 	mov.w	r9, #0
 800e5a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800e5ac:	f104 0a1a 	add.w	sl, r4, #26
 800e5b0:	45c8      	cmp	r8, r9
 800e5b2:	dc09      	bgt.n	800e5c8 <_printf_float+0x250>
 800e5b4:	6823      	ldr	r3, [r4, #0]
 800e5b6:	079b      	lsls	r3, r3, #30
 800e5b8:	f100 8103 	bmi.w	800e7c2 <_printf_float+0x44a>
 800e5bc:	68e0      	ldr	r0, [r4, #12]
 800e5be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5c0:	4298      	cmp	r0, r3
 800e5c2:	bfb8      	it	lt
 800e5c4:	4618      	movlt	r0, r3
 800e5c6:	e734      	b.n	800e432 <_printf_float+0xba>
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	4652      	mov	r2, sl
 800e5cc:	4631      	mov	r1, r6
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	47b8      	blx	r7
 800e5d2:	3001      	adds	r0, #1
 800e5d4:	f43f af2b 	beq.w	800e42e <_printf_float+0xb6>
 800e5d8:	f109 0901 	add.w	r9, r9, #1
 800e5dc:	e7e8      	b.n	800e5b0 <_printf_float+0x238>
 800e5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	dc39      	bgt.n	800e658 <_printf_float+0x2e0>
 800e5e4:	4a1b      	ldr	r2, [pc, #108]	@ (800e654 <_printf_float+0x2dc>)
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	4631      	mov	r1, r6
 800e5ea:	4628      	mov	r0, r5
 800e5ec:	47b8      	blx	r7
 800e5ee:	3001      	adds	r0, #1
 800e5f0:	f43f af1d 	beq.w	800e42e <_printf_float+0xb6>
 800e5f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e5f8:	ea59 0303 	orrs.w	r3, r9, r3
 800e5fc:	d102      	bne.n	800e604 <_printf_float+0x28c>
 800e5fe:	6823      	ldr	r3, [r4, #0]
 800e600:	07d9      	lsls	r1, r3, #31
 800e602:	d5d7      	bpl.n	800e5b4 <_printf_float+0x23c>
 800e604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e608:	4631      	mov	r1, r6
 800e60a:	4628      	mov	r0, r5
 800e60c:	47b8      	blx	r7
 800e60e:	3001      	adds	r0, #1
 800e610:	f43f af0d 	beq.w	800e42e <_printf_float+0xb6>
 800e614:	f04f 0a00 	mov.w	sl, #0
 800e618:	f104 0b1a 	add.w	fp, r4, #26
 800e61c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e61e:	425b      	negs	r3, r3
 800e620:	4553      	cmp	r3, sl
 800e622:	dc01      	bgt.n	800e628 <_printf_float+0x2b0>
 800e624:	464b      	mov	r3, r9
 800e626:	e793      	b.n	800e550 <_printf_float+0x1d8>
 800e628:	2301      	movs	r3, #1
 800e62a:	465a      	mov	r2, fp
 800e62c:	4631      	mov	r1, r6
 800e62e:	4628      	mov	r0, r5
 800e630:	47b8      	blx	r7
 800e632:	3001      	adds	r0, #1
 800e634:	f43f aefb 	beq.w	800e42e <_printf_float+0xb6>
 800e638:	f10a 0a01 	add.w	sl, sl, #1
 800e63c:	e7ee      	b.n	800e61c <_printf_float+0x2a4>
 800e63e:	bf00      	nop
 800e640:	7fefffff 	.word	0x7fefffff
 800e644:	0801297d 	.word	0x0801297d
 800e648:	08012981 	.word	0x08012981
 800e64c:	08012985 	.word	0x08012985
 800e650:	08012989 	.word	0x08012989
 800e654:	0801298d 	.word	0x0801298d
 800e658:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e65a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e65e:	4553      	cmp	r3, sl
 800e660:	bfa8      	it	ge
 800e662:	4653      	movge	r3, sl
 800e664:	2b00      	cmp	r3, #0
 800e666:	4699      	mov	r9, r3
 800e668:	dc36      	bgt.n	800e6d8 <_printf_float+0x360>
 800e66a:	f04f 0b00 	mov.w	fp, #0
 800e66e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e672:	f104 021a 	add.w	r2, r4, #26
 800e676:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e678:	9306      	str	r3, [sp, #24]
 800e67a:	eba3 0309 	sub.w	r3, r3, r9
 800e67e:	455b      	cmp	r3, fp
 800e680:	dc31      	bgt.n	800e6e6 <_printf_float+0x36e>
 800e682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e684:	459a      	cmp	sl, r3
 800e686:	dc3a      	bgt.n	800e6fe <_printf_float+0x386>
 800e688:	6823      	ldr	r3, [r4, #0]
 800e68a:	07da      	lsls	r2, r3, #31
 800e68c:	d437      	bmi.n	800e6fe <_printf_float+0x386>
 800e68e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e690:	ebaa 0903 	sub.w	r9, sl, r3
 800e694:	9b06      	ldr	r3, [sp, #24]
 800e696:	ebaa 0303 	sub.w	r3, sl, r3
 800e69a:	4599      	cmp	r9, r3
 800e69c:	bfa8      	it	ge
 800e69e:	4699      	movge	r9, r3
 800e6a0:	f1b9 0f00 	cmp.w	r9, #0
 800e6a4:	dc33      	bgt.n	800e70e <_printf_float+0x396>
 800e6a6:	f04f 0800 	mov.w	r8, #0
 800e6aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6ae:	f104 0b1a 	add.w	fp, r4, #26
 800e6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6b4:	ebaa 0303 	sub.w	r3, sl, r3
 800e6b8:	eba3 0309 	sub.w	r3, r3, r9
 800e6bc:	4543      	cmp	r3, r8
 800e6be:	f77f af79 	ble.w	800e5b4 <_printf_float+0x23c>
 800e6c2:	2301      	movs	r3, #1
 800e6c4:	465a      	mov	r2, fp
 800e6c6:	4631      	mov	r1, r6
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	47b8      	blx	r7
 800e6cc:	3001      	adds	r0, #1
 800e6ce:	f43f aeae 	beq.w	800e42e <_printf_float+0xb6>
 800e6d2:	f108 0801 	add.w	r8, r8, #1
 800e6d6:	e7ec      	b.n	800e6b2 <_printf_float+0x33a>
 800e6d8:	4642      	mov	r2, r8
 800e6da:	4631      	mov	r1, r6
 800e6dc:	4628      	mov	r0, r5
 800e6de:	47b8      	blx	r7
 800e6e0:	3001      	adds	r0, #1
 800e6e2:	d1c2      	bne.n	800e66a <_printf_float+0x2f2>
 800e6e4:	e6a3      	b.n	800e42e <_printf_float+0xb6>
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	4631      	mov	r1, r6
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	9206      	str	r2, [sp, #24]
 800e6ee:	47b8      	blx	r7
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	f43f ae9c 	beq.w	800e42e <_printf_float+0xb6>
 800e6f6:	9a06      	ldr	r2, [sp, #24]
 800e6f8:	f10b 0b01 	add.w	fp, fp, #1
 800e6fc:	e7bb      	b.n	800e676 <_printf_float+0x2fe>
 800e6fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e702:	4631      	mov	r1, r6
 800e704:	4628      	mov	r0, r5
 800e706:	47b8      	blx	r7
 800e708:	3001      	adds	r0, #1
 800e70a:	d1c0      	bne.n	800e68e <_printf_float+0x316>
 800e70c:	e68f      	b.n	800e42e <_printf_float+0xb6>
 800e70e:	9a06      	ldr	r2, [sp, #24]
 800e710:	464b      	mov	r3, r9
 800e712:	4442      	add	r2, r8
 800e714:	4631      	mov	r1, r6
 800e716:	4628      	mov	r0, r5
 800e718:	47b8      	blx	r7
 800e71a:	3001      	adds	r0, #1
 800e71c:	d1c3      	bne.n	800e6a6 <_printf_float+0x32e>
 800e71e:	e686      	b.n	800e42e <_printf_float+0xb6>
 800e720:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e724:	f1ba 0f01 	cmp.w	sl, #1
 800e728:	dc01      	bgt.n	800e72e <_printf_float+0x3b6>
 800e72a:	07db      	lsls	r3, r3, #31
 800e72c:	d536      	bpl.n	800e79c <_printf_float+0x424>
 800e72e:	2301      	movs	r3, #1
 800e730:	4642      	mov	r2, r8
 800e732:	4631      	mov	r1, r6
 800e734:	4628      	mov	r0, r5
 800e736:	47b8      	blx	r7
 800e738:	3001      	adds	r0, #1
 800e73a:	f43f ae78 	beq.w	800e42e <_printf_float+0xb6>
 800e73e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e742:	4631      	mov	r1, r6
 800e744:	4628      	mov	r0, r5
 800e746:	47b8      	blx	r7
 800e748:	3001      	adds	r0, #1
 800e74a:	f43f ae70 	beq.w	800e42e <_printf_float+0xb6>
 800e74e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e752:	2200      	movs	r2, #0
 800e754:	2300      	movs	r3, #0
 800e756:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e75a:	f7f2 f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800e75e:	b9c0      	cbnz	r0, 800e792 <_printf_float+0x41a>
 800e760:	4653      	mov	r3, sl
 800e762:	f108 0201 	add.w	r2, r8, #1
 800e766:	4631      	mov	r1, r6
 800e768:	4628      	mov	r0, r5
 800e76a:	47b8      	blx	r7
 800e76c:	3001      	adds	r0, #1
 800e76e:	d10c      	bne.n	800e78a <_printf_float+0x412>
 800e770:	e65d      	b.n	800e42e <_printf_float+0xb6>
 800e772:	2301      	movs	r3, #1
 800e774:	465a      	mov	r2, fp
 800e776:	4631      	mov	r1, r6
 800e778:	4628      	mov	r0, r5
 800e77a:	47b8      	blx	r7
 800e77c:	3001      	adds	r0, #1
 800e77e:	f43f ae56 	beq.w	800e42e <_printf_float+0xb6>
 800e782:	f108 0801 	add.w	r8, r8, #1
 800e786:	45d0      	cmp	r8, sl
 800e788:	dbf3      	blt.n	800e772 <_printf_float+0x3fa>
 800e78a:	464b      	mov	r3, r9
 800e78c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e790:	e6df      	b.n	800e552 <_printf_float+0x1da>
 800e792:	f04f 0800 	mov.w	r8, #0
 800e796:	f104 0b1a 	add.w	fp, r4, #26
 800e79a:	e7f4      	b.n	800e786 <_printf_float+0x40e>
 800e79c:	2301      	movs	r3, #1
 800e79e:	4642      	mov	r2, r8
 800e7a0:	e7e1      	b.n	800e766 <_printf_float+0x3ee>
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	464a      	mov	r2, r9
 800e7a6:	4631      	mov	r1, r6
 800e7a8:	4628      	mov	r0, r5
 800e7aa:	47b8      	blx	r7
 800e7ac:	3001      	adds	r0, #1
 800e7ae:	f43f ae3e 	beq.w	800e42e <_printf_float+0xb6>
 800e7b2:	f108 0801 	add.w	r8, r8, #1
 800e7b6:	68e3      	ldr	r3, [r4, #12]
 800e7b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e7ba:	1a5b      	subs	r3, r3, r1
 800e7bc:	4543      	cmp	r3, r8
 800e7be:	dcf0      	bgt.n	800e7a2 <_printf_float+0x42a>
 800e7c0:	e6fc      	b.n	800e5bc <_printf_float+0x244>
 800e7c2:	f04f 0800 	mov.w	r8, #0
 800e7c6:	f104 0919 	add.w	r9, r4, #25
 800e7ca:	e7f4      	b.n	800e7b6 <_printf_float+0x43e>

0800e7cc <_printf_common>:
 800e7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7d0:	4616      	mov	r6, r2
 800e7d2:	4698      	mov	r8, r3
 800e7d4:	688a      	ldr	r2, [r1, #8]
 800e7d6:	690b      	ldr	r3, [r1, #16]
 800e7d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	bfb8      	it	lt
 800e7e0:	4613      	movlt	r3, r2
 800e7e2:	6033      	str	r3, [r6, #0]
 800e7e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e7e8:	4607      	mov	r7, r0
 800e7ea:	460c      	mov	r4, r1
 800e7ec:	b10a      	cbz	r2, 800e7f2 <_printf_common+0x26>
 800e7ee:	3301      	adds	r3, #1
 800e7f0:	6033      	str	r3, [r6, #0]
 800e7f2:	6823      	ldr	r3, [r4, #0]
 800e7f4:	0699      	lsls	r1, r3, #26
 800e7f6:	bf42      	ittt	mi
 800e7f8:	6833      	ldrmi	r3, [r6, #0]
 800e7fa:	3302      	addmi	r3, #2
 800e7fc:	6033      	strmi	r3, [r6, #0]
 800e7fe:	6825      	ldr	r5, [r4, #0]
 800e800:	f015 0506 	ands.w	r5, r5, #6
 800e804:	d106      	bne.n	800e814 <_printf_common+0x48>
 800e806:	f104 0a19 	add.w	sl, r4, #25
 800e80a:	68e3      	ldr	r3, [r4, #12]
 800e80c:	6832      	ldr	r2, [r6, #0]
 800e80e:	1a9b      	subs	r3, r3, r2
 800e810:	42ab      	cmp	r3, r5
 800e812:	dc26      	bgt.n	800e862 <_printf_common+0x96>
 800e814:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e818:	6822      	ldr	r2, [r4, #0]
 800e81a:	3b00      	subs	r3, #0
 800e81c:	bf18      	it	ne
 800e81e:	2301      	movne	r3, #1
 800e820:	0692      	lsls	r2, r2, #26
 800e822:	d42b      	bmi.n	800e87c <_printf_common+0xb0>
 800e824:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e828:	4641      	mov	r1, r8
 800e82a:	4638      	mov	r0, r7
 800e82c:	47c8      	blx	r9
 800e82e:	3001      	adds	r0, #1
 800e830:	d01e      	beq.n	800e870 <_printf_common+0xa4>
 800e832:	6823      	ldr	r3, [r4, #0]
 800e834:	6922      	ldr	r2, [r4, #16]
 800e836:	f003 0306 	and.w	r3, r3, #6
 800e83a:	2b04      	cmp	r3, #4
 800e83c:	bf02      	ittt	eq
 800e83e:	68e5      	ldreq	r5, [r4, #12]
 800e840:	6833      	ldreq	r3, [r6, #0]
 800e842:	1aed      	subeq	r5, r5, r3
 800e844:	68a3      	ldr	r3, [r4, #8]
 800e846:	bf0c      	ite	eq
 800e848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e84c:	2500      	movne	r5, #0
 800e84e:	4293      	cmp	r3, r2
 800e850:	bfc4      	itt	gt
 800e852:	1a9b      	subgt	r3, r3, r2
 800e854:	18ed      	addgt	r5, r5, r3
 800e856:	2600      	movs	r6, #0
 800e858:	341a      	adds	r4, #26
 800e85a:	42b5      	cmp	r5, r6
 800e85c:	d11a      	bne.n	800e894 <_printf_common+0xc8>
 800e85e:	2000      	movs	r0, #0
 800e860:	e008      	b.n	800e874 <_printf_common+0xa8>
 800e862:	2301      	movs	r3, #1
 800e864:	4652      	mov	r2, sl
 800e866:	4641      	mov	r1, r8
 800e868:	4638      	mov	r0, r7
 800e86a:	47c8      	blx	r9
 800e86c:	3001      	adds	r0, #1
 800e86e:	d103      	bne.n	800e878 <_printf_common+0xac>
 800e870:	f04f 30ff 	mov.w	r0, #4294967295
 800e874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e878:	3501      	adds	r5, #1
 800e87a:	e7c6      	b.n	800e80a <_printf_common+0x3e>
 800e87c:	18e1      	adds	r1, r4, r3
 800e87e:	1c5a      	adds	r2, r3, #1
 800e880:	2030      	movs	r0, #48	@ 0x30
 800e882:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e886:	4422      	add	r2, r4
 800e888:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e88c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e890:	3302      	adds	r3, #2
 800e892:	e7c7      	b.n	800e824 <_printf_common+0x58>
 800e894:	2301      	movs	r3, #1
 800e896:	4622      	mov	r2, r4
 800e898:	4641      	mov	r1, r8
 800e89a:	4638      	mov	r0, r7
 800e89c:	47c8      	blx	r9
 800e89e:	3001      	adds	r0, #1
 800e8a0:	d0e6      	beq.n	800e870 <_printf_common+0xa4>
 800e8a2:	3601      	adds	r6, #1
 800e8a4:	e7d9      	b.n	800e85a <_printf_common+0x8e>
	...

0800e8a8 <_printf_i>:
 800e8a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8ac:	7e0f      	ldrb	r7, [r1, #24]
 800e8ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e8b0:	2f78      	cmp	r7, #120	@ 0x78
 800e8b2:	4691      	mov	r9, r2
 800e8b4:	4680      	mov	r8, r0
 800e8b6:	460c      	mov	r4, r1
 800e8b8:	469a      	mov	sl, r3
 800e8ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e8be:	d807      	bhi.n	800e8d0 <_printf_i+0x28>
 800e8c0:	2f62      	cmp	r7, #98	@ 0x62
 800e8c2:	d80a      	bhi.n	800e8da <_printf_i+0x32>
 800e8c4:	2f00      	cmp	r7, #0
 800e8c6:	f000 80d2 	beq.w	800ea6e <_printf_i+0x1c6>
 800e8ca:	2f58      	cmp	r7, #88	@ 0x58
 800e8cc:	f000 80b9 	beq.w	800ea42 <_printf_i+0x19a>
 800e8d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e8d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e8d8:	e03a      	b.n	800e950 <_printf_i+0xa8>
 800e8da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e8de:	2b15      	cmp	r3, #21
 800e8e0:	d8f6      	bhi.n	800e8d0 <_printf_i+0x28>
 800e8e2:	a101      	add	r1, pc, #4	@ (adr r1, 800e8e8 <_printf_i+0x40>)
 800e8e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e8e8:	0800e941 	.word	0x0800e941
 800e8ec:	0800e955 	.word	0x0800e955
 800e8f0:	0800e8d1 	.word	0x0800e8d1
 800e8f4:	0800e8d1 	.word	0x0800e8d1
 800e8f8:	0800e8d1 	.word	0x0800e8d1
 800e8fc:	0800e8d1 	.word	0x0800e8d1
 800e900:	0800e955 	.word	0x0800e955
 800e904:	0800e8d1 	.word	0x0800e8d1
 800e908:	0800e8d1 	.word	0x0800e8d1
 800e90c:	0800e8d1 	.word	0x0800e8d1
 800e910:	0800e8d1 	.word	0x0800e8d1
 800e914:	0800ea55 	.word	0x0800ea55
 800e918:	0800e97f 	.word	0x0800e97f
 800e91c:	0800ea0f 	.word	0x0800ea0f
 800e920:	0800e8d1 	.word	0x0800e8d1
 800e924:	0800e8d1 	.word	0x0800e8d1
 800e928:	0800ea77 	.word	0x0800ea77
 800e92c:	0800e8d1 	.word	0x0800e8d1
 800e930:	0800e97f 	.word	0x0800e97f
 800e934:	0800e8d1 	.word	0x0800e8d1
 800e938:	0800e8d1 	.word	0x0800e8d1
 800e93c:	0800ea17 	.word	0x0800ea17
 800e940:	6833      	ldr	r3, [r6, #0]
 800e942:	1d1a      	adds	r2, r3, #4
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	6032      	str	r2, [r6, #0]
 800e948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e94c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e950:	2301      	movs	r3, #1
 800e952:	e09d      	b.n	800ea90 <_printf_i+0x1e8>
 800e954:	6833      	ldr	r3, [r6, #0]
 800e956:	6820      	ldr	r0, [r4, #0]
 800e958:	1d19      	adds	r1, r3, #4
 800e95a:	6031      	str	r1, [r6, #0]
 800e95c:	0606      	lsls	r6, r0, #24
 800e95e:	d501      	bpl.n	800e964 <_printf_i+0xbc>
 800e960:	681d      	ldr	r5, [r3, #0]
 800e962:	e003      	b.n	800e96c <_printf_i+0xc4>
 800e964:	0645      	lsls	r5, r0, #25
 800e966:	d5fb      	bpl.n	800e960 <_printf_i+0xb8>
 800e968:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e96c:	2d00      	cmp	r5, #0
 800e96e:	da03      	bge.n	800e978 <_printf_i+0xd0>
 800e970:	232d      	movs	r3, #45	@ 0x2d
 800e972:	426d      	negs	r5, r5
 800e974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e978:	4859      	ldr	r0, [pc, #356]	@ (800eae0 <_printf_i+0x238>)
 800e97a:	230a      	movs	r3, #10
 800e97c:	e011      	b.n	800e9a2 <_printf_i+0xfa>
 800e97e:	6821      	ldr	r1, [r4, #0]
 800e980:	6833      	ldr	r3, [r6, #0]
 800e982:	0608      	lsls	r0, r1, #24
 800e984:	f853 5b04 	ldr.w	r5, [r3], #4
 800e988:	d402      	bmi.n	800e990 <_printf_i+0xe8>
 800e98a:	0649      	lsls	r1, r1, #25
 800e98c:	bf48      	it	mi
 800e98e:	b2ad      	uxthmi	r5, r5
 800e990:	2f6f      	cmp	r7, #111	@ 0x6f
 800e992:	4853      	ldr	r0, [pc, #332]	@ (800eae0 <_printf_i+0x238>)
 800e994:	6033      	str	r3, [r6, #0]
 800e996:	bf14      	ite	ne
 800e998:	230a      	movne	r3, #10
 800e99a:	2308      	moveq	r3, #8
 800e99c:	2100      	movs	r1, #0
 800e99e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e9a2:	6866      	ldr	r6, [r4, #4]
 800e9a4:	60a6      	str	r6, [r4, #8]
 800e9a6:	2e00      	cmp	r6, #0
 800e9a8:	bfa2      	ittt	ge
 800e9aa:	6821      	ldrge	r1, [r4, #0]
 800e9ac:	f021 0104 	bicge.w	r1, r1, #4
 800e9b0:	6021      	strge	r1, [r4, #0]
 800e9b2:	b90d      	cbnz	r5, 800e9b8 <_printf_i+0x110>
 800e9b4:	2e00      	cmp	r6, #0
 800e9b6:	d04b      	beq.n	800ea50 <_printf_i+0x1a8>
 800e9b8:	4616      	mov	r6, r2
 800e9ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800e9be:	fb03 5711 	mls	r7, r3, r1, r5
 800e9c2:	5dc7      	ldrb	r7, [r0, r7]
 800e9c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e9c8:	462f      	mov	r7, r5
 800e9ca:	42bb      	cmp	r3, r7
 800e9cc:	460d      	mov	r5, r1
 800e9ce:	d9f4      	bls.n	800e9ba <_printf_i+0x112>
 800e9d0:	2b08      	cmp	r3, #8
 800e9d2:	d10b      	bne.n	800e9ec <_printf_i+0x144>
 800e9d4:	6823      	ldr	r3, [r4, #0]
 800e9d6:	07df      	lsls	r7, r3, #31
 800e9d8:	d508      	bpl.n	800e9ec <_printf_i+0x144>
 800e9da:	6923      	ldr	r3, [r4, #16]
 800e9dc:	6861      	ldr	r1, [r4, #4]
 800e9de:	4299      	cmp	r1, r3
 800e9e0:	bfde      	ittt	le
 800e9e2:	2330      	movle	r3, #48	@ 0x30
 800e9e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e9e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e9ec:	1b92      	subs	r2, r2, r6
 800e9ee:	6122      	str	r2, [r4, #16]
 800e9f0:	f8cd a000 	str.w	sl, [sp]
 800e9f4:	464b      	mov	r3, r9
 800e9f6:	aa03      	add	r2, sp, #12
 800e9f8:	4621      	mov	r1, r4
 800e9fa:	4640      	mov	r0, r8
 800e9fc:	f7ff fee6 	bl	800e7cc <_printf_common>
 800ea00:	3001      	adds	r0, #1
 800ea02:	d14a      	bne.n	800ea9a <_printf_i+0x1f2>
 800ea04:	f04f 30ff 	mov.w	r0, #4294967295
 800ea08:	b004      	add	sp, #16
 800ea0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea0e:	6823      	ldr	r3, [r4, #0]
 800ea10:	f043 0320 	orr.w	r3, r3, #32
 800ea14:	6023      	str	r3, [r4, #0]
 800ea16:	4833      	ldr	r0, [pc, #204]	@ (800eae4 <_printf_i+0x23c>)
 800ea18:	2778      	movs	r7, #120	@ 0x78
 800ea1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ea1e:	6823      	ldr	r3, [r4, #0]
 800ea20:	6831      	ldr	r1, [r6, #0]
 800ea22:	061f      	lsls	r7, r3, #24
 800ea24:	f851 5b04 	ldr.w	r5, [r1], #4
 800ea28:	d402      	bmi.n	800ea30 <_printf_i+0x188>
 800ea2a:	065f      	lsls	r7, r3, #25
 800ea2c:	bf48      	it	mi
 800ea2e:	b2ad      	uxthmi	r5, r5
 800ea30:	6031      	str	r1, [r6, #0]
 800ea32:	07d9      	lsls	r1, r3, #31
 800ea34:	bf44      	itt	mi
 800ea36:	f043 0320 	orrmi.w	r3, r3, #32
 800ea3a:	6023      	strmi	r3, [r4, #0]
 800ea3c:	b11d      	cbz	r5, 800ea46 <_printf_i+0x19e>
 800ea3e:	2310      	movs	r3, #16
 800ea40:	e7ac      	b.n	800e99c <_printf_i+0xf4>
 800ea42:	4827      	ldr	r0, [pc, #156]	@ (800eae0 <_printf_i+0x238>)
 800ea44:	e7e9      	b.n	800ea1a <_printf_i+0x172>
 800ea46:	6823      	ldr	r3, [r4, #0]
 800ea48:	f023 0320 	bic.w	r3, r3, #32
 800ea4c:	6023      	str	r3, [r4, #0]
 800ea4e:	e7f6      	b.n	800ea3e <_printf_i+0x196>
 800ea50:	4616      	mov	r6, r2
 800ea52:	e7bd      	b.n	800e9d0 <_printf_i+0x128>
 800ea54:	6833      	ldr	r3, [r6, #0]
 800ea56:	6825      	ldr	r5, [r4, #0]
 800ea58:	6961      	ldr	r1, [r4, #20]
 800ea5a:	1d18      	adds	r0, r3, #4
 800ea5c:	6030      	str	r0, [r6, #0]
 800ea5e:	062e      	lsls	r6, r5, #24
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	d501      	bpl.n	800ea68 <_printf_i+0x1c0>
 800ea64:	6019      	str	r1, [r3, #0]
 800ea66:	e002      	b.n	800ea6e <_printf_i+0x1c6>
 800ea68:	0668      	lsls	r0, r5, #25
 800ea6a:	d5fb      	bpl.n	800ea64 <_printf_i+0x1bc>
 800ea6c:	8019      	strh	r1, [r3, #0]
 800ea6e:	2300      	movs	r3, #0
 800ea70:	6123      	str	r3, [r4, #16]
 800ea72:	4616      	mov	r6, r2
 800ea74:	e7bc      	b.n	800e9f0 <_printf_i+0x148>
 800ea76:	6833      	ldr	r3, [r6, #0]
 800ea78:	1d1a      	adds	r2, r3, #4
 800ea7a:	6032      	str	r2, [r6, #0]
 800ea7c:	681e      	ldr	r6, [r3, #0]
 800ea7e:	6862      	ldr	r2, [r4, #4]
 800ea80:	2100      	movs	r1, #0
 800ea82:	4630      	mov	r0, r6
 800ea84:	f7f1 fba4 	bl	80001d0 <memchr>
 800ea88:	b108      	cbz	r0, 800ea8e <_printf_i+0x1e6>
 800ea8a:	1b80      	subs	r0, r0, r6
 800ea8c:	6060      	str	r0, [r4, #4]
 800ea8e:	6863      	ldr	r3, [r4, #4]
 800ea90:	6123      	str	r3, [r4, #16]
 800ea92:	2300      	movs	r3, #0
 800ea94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea98:	e7aa      	b.n	800e9f0 <_printf_i+0x148>
 800ea9a:	6923      	ldr	r3, [r4, #16]
 800ea9c:	4632      	mov	r2, r6
 800ea9e:	4649      	mov	r1, r9
 800eaa0:	4640      	mov	r0, r8
 800eaa2:	47d0      	blx	sl
 800eaa4:	3001      	adds	r0, #1
 800eaa6:	d0ad      	beq.n	800ea04 <_printf_i+0x15c>
 800eaa8:	6823      	ldr	r3, [r4, #0]
 800eaaa:	079b      	lsls	r3, r3, #30
 800eaac:	d413      	bmi.n	800ead6 <_printf_i+0x22e>
 800eaae:	68e0      	ldr	r0, [r4, #12]
 800eab0:	9b03      	ldr	r3, [sp, #12]
 800eab2:	4298      	cmp	r0, r3
 800eab4:	bfb8      	it	lt
 800eab6:	4618      	movlt	r0, r3
 800eab8:	e7a6      	b.n	800ea08 <_printf_i+0x160>
 800eaba:	2301      	movs	r3, #1
 800eabc:	4632      	mov	r2, r6
 800eabe:	4649      	mov	r1, r9
 800eac0:	4640      	mov	r0, r8
 800eac2:	47d0      	blx	sl
 800eac4:	3001      	adds	r0, #1
 800eac6:	d09d      	beq.n	800ea04 <_printf_i+0x15c>
 800eac8:	3501      	adds	r5, #1
 800eaca:	68e3      	ldr	r3, [r4, #12]
 800eacc:	9903      	ldr	r1, [sp, #12]
 800eace:	1a5b      	subs	r3, r3, r1
 800ead0:	42ab      	cmp	r3, r5
 800ead2:	dcf2      	bgt.n	800eaba <_printf_i+0x212>
 800ead4:	e7eb      	b.n	800eaae <_printf_i+0x206>
 800ead6:	2500      	movs	r5, #0
 800ead8:	f104 0619 	add.w	r6, r4, #25
 800eadc:	e7f5      	b.n	800eaca <_printf_i+0x222>
 800eade:	bf00      	nop
 800eae0:	0801298f 	.word	0x0801298f
 800eae4:	080129a0 	.word	0x080129a0

0800eae8 <std>:
 800eae8:	2300      	movs	r3, #0
 800eaea:	b510      	push	{r4, lr}
 800eaec:	4604      	mov	r4, r0
 800eaee:	e9c0 3300 	strd	r3, r3, [r0]
 800eaf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eaf6:	6083      	str	r3, [r0, #8]
 800eaf8:	8181      	strh	r1, [r0, #12]
 800eafa:	6643      	str	r3, [r0, #100]	@ 0x64
 800eafc:	81c2      	strh	r2, [r0, #14]
 800eafe:	6183      	str	r3, [r0, #24]
 800eb00:	4619      	mov	r1, r3
 800eb02:	2208      	movs	r2, #8
 800eb04:	305c      	adds	r0, #92	@ 0x5c
 800eb06:	f000 f926 	bl	800ed56 <memset>
 800eb0a:	4b0d      	ldr	r3, [pc, #52]	@ (800eb40 <std+0x58>)
 800eb0c:	6263      	str	r3, [r4, #36]	@ 0x24
 800eb0e:	4b0d      	ldr	r3, [pc, #52]	@ (800eb44 <std+0x5c>)
 800eb10:	62a3      	str	r3, [r4, #40]	@ 0x28
 800eb12:	4b0d      	ldr	r3, [pc, #52]	@ (800eb48 <std+0x60>)
 800eb14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800eb16:	4b0d      	ldr	r3, [pc, #52]	@ (800eb4c <std+0x64>)
 800eb18:	6323      	str	r3, [r4, #48]	@ 0x30
 800eb1a:	4b0d      	ldr	r3, [pc, #52]	@ (800eb50 <std+0x68>)
 800eb1c:	6224      	str	r4, [r4, #32]
 800eb1e:	429c      	cmp	r4, r3
 800eb20:	d006      	beq.n	800eb30 <std+0x48>
 800eb22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800eb26:	4294      	cmp	r4, r2
 800eb28:	d002      	beq.n	800eb30 <std+0x48>
 800eb2a:	33d0      	adds	r3, #208	@ 0xd0
 800eb2c:	429c      	cmp	r4, r3
 800eb2e:	d105      	bne.n	800eb3c <std+0x54>
 800eb30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800eb34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb38:	f000 b98a 	b.w	800ee50 <__retarget_lock_init_recursive>
 800eb3c:	bd10      	pop	{r4, pc}
 800eb3e:	bf00      	nop
 800eb40:	0800ecd1 	.word	0x0800ecd1
 800eb44:	0800ecf3 	.word	0x0800ecf3
 800eb48:	0800ed2b 	.word	0x0800ed2b
 800eb4c:	0800ed4f 	.word	0x0800ed4f
 800eb50:	200026b0 	.word	0x200026b0

0800eb54 <stdio_exit_handler>:
 800eb54:	4a02      	ldr	r2, [pc, #8]	@ (800eb60 <stdio_exit_handler+0xc>)
 800eb56:	4903      	ldr	r1, [pc, #12]	@ (800eb64 <stdio_exit_handler+0x10>)
 800eb58:	4803      	ldr	r0, [pc, #12]	@ (800eb68 <stdio_exit_handler+0x14>)
 800eb5a:	f000 b869 	b.w	800ec30 <_fwalk_sglue>
 800eb5e:	bf00      	nop
 800eb60:	2000012c 	.word	0x2000012c
 800eb64:	08010a71 	.word	0x08010a71
 800eb68:	2000013c 	.word	0x2000013c

0800eb6c <cleanup_stdio>:
 800eb6c:	6841      	ldr	r1, [r0, #4]
 800eb6e:	4b0c      	ldr	r3, [pc, #48]	@ (800eba0 <cleanup_stdio+0x34>)
 800eb70:	4299      	cmp	r1, r3
 800eb72:	b510      	push	{r4, lr}
 800eb74:	4604      	mov	r4, r0
 800eb76:	d001      	beq.n	800eb7c <cleanup_stdio+0x10>
 800eb78:	f001 ff7a 	bl	8010a70 <_fflush_r>
 800eb7c:	68a1      	ldr	r1, [r4, #8]
 800eb7e:	4b09      	ldr	r3, [pc, #36]	@ (800eba4 <cleanup_stdio+0x38>)
 800eb80:	4299      	cmp	r1, r3
 800eb82:	d002      	beq.n	800eb8a <cleanup_stdio+0x1e>
 800eb84:	4620      	mov	r0, r4
 800eb86:	f001 ff73 	bl	8010a70 <_fflush_r>
 800eb8a:	68e1      	ldr	r1, [r4, #12]
 800eb8c:	4b06      	ldr	r3, [pc, #24]	@ (800eba8 <cleanup_stdio+0x3c>)
 800eb8e:	4299      	cmp	r1, r3
 800eb90:	d004      	beq.n	800eb9c <cleanup_stdio+0x30>
 800eb92:	4620      	mov	r0, r4
 800eb94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb98:	f001 bf6a 	b.w	8010a70 <_fflush_r>
 800eb9c:	bd10      	pop	{r4, pc}
 800eb9e:	bf00      	nop
 800eba0:	200026b0 	.word	0x200026b0
 800eba4:	20002718 	.word	0x20002718
 800eba8:	20002780 	.word	0x20002780

0800ebac <global_stdio_init.part.0>:
 800ebac:	b510      	push	{r4, lr}
 800ebae:	4b0b      	ldr	r3, [pc, #44]	@ (800ebdc <global_stdio_init.part.0+0x30>)
 800ebb0:	4c0b      	ldr	r4, [pc, #44]	@ (800ebe0 <global_stdio_init.part.0+0x34>)
 800ebb2:	4a0c      	ldr	r2, [pc, #48]	@ (800ebe4 <global_stdio_init.part.0+0x38>)
 800ebb4:	601a      	str	r2, [r3, #0]
 800ebb6:	4620      	mov	r0, r4
 800ebb8:	2200      	movs	r2, #0
 800ebba:	2104      	movs	r1, #4
 800ebbc:	f7ff ff94 	bl	800eae8 <std>
 800ebc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	2109      	movs	r1, #9
 800ebc8:	f7ff ff8e 	bl	800eae8 <std>
 800ebcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ebd0:	2202      	movs	r2, #2
 800ebd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebd6:	2112      	movs	r1, #18
 800ebd8:	f7ff bf86 	b.w	800eae8 <std>
 800ebdc:	200027e8 	.word	0x200027e8
 800ebe0:	200026b0 	.word	0x200026b0
 800ebe4:	0800eb55 	.word	0x0800eb55

0800ebe8 <__sfp_lock_acquire>:
 800ebe8:	4801      	ldr	r0, [pc, #4]	@ (800ebf0 <__sfp_lock_acquire+0x8>)
 800ebea:	f000 b932 	b.w	800ee52 <__retarget_lock_acquire_recursive>
 800ebee:	bf00      	nop
 800ebf0:	200027f1 	.word	0x200027f1

0800ebf4 <__sfp_lock_release>:
 800ebf4:	4801      	ldr	r0, [pc, #4]	@ (800ebfc <__sfp_lock_release+0x8>)
 800ebf6:	f000 b92d 	b.w	800ee54 <__retarget_lock_release_recursive>
 800ebfa:	bf00      	nop
 800ebfc:	200027f1 	.word	0x200027f1

0800ec00 <__sinit>:
 800ec00:	b510      	push	{r4, lr}
 800ec02:	4604      	mov	r4, r0
 800ec04:	f7ff fff0 	bl	800ebe8 <__sfp_lock_acquire>
 800ec08:	6a23      	ldr	r3, [r4, #32]
 800ec0a:	b11b      	cbz	r3, 800ec14 <__sinit+0x14>
 800ec0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec10:	f7ff bff0 	b.w	800ebf4 <__sfp_lock_release>
 800ec14:	4b04      	ldr	r3, [pc, #16]	@ (800ec28 <__sinit+0x28>)
 800ec16:	6223      	str	r3, [r4, #32]
 800ec18:	4b04      	ldr	r3, [pc, #16]	@ (800ec2c <__sinit+0x2c>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d1f5      	bne.n	800ec0c <__sinit+0xc>
 800ec20:	f7ff ffc4 	bl	800ebac <global_stdio_init.part.0>
 800ec24:	e7f2      	b.n	800ec0c <__sinit+0xc>
 800ec26:	bf00      	nop
 800ec28:	0800eb6d 	.word	0x0800eb6d
 800ec2c:	200027e8 	.word	0x200027e8

0800ec30 <_fwalk_sglue>:
 800ec30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec34:	4607      	mov	r7, r0
 800ec36:	4688      	mov	r8, r1
 800ec38:	4614      	mov	r4, r2
 800ec3a:	2600      	movs	r6, #0
 800ec3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec40:	f1b9 0901 	subs.w	r9, r9, #1
 800ec44:	d505      	bpl.n	800ec52 <_fwalk_sglue+0x22>
 800ec46:	6824      	ldr	r4, [r4, #0]
 800ec48:	2c00      	cmp	r4, #0
 800ec4a:	d1f7      	bne.n	800ec3c <_fwalk_sglue+0xc>
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec52:	89ab      	ldrh	r3, [r5, #12]
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d907      	bls.n	800ec68 <_fwalk_sglue+0x38>
 800ec58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec5c:	3301      	adds	r3, #1
 800ec5e:	d003      	beq.n	800ec68 <_fwalk_sglue+0x38>
 800ec60:	4629      	mov	r1, r5
 800ec62:	4638      	mov	r0, r7
 800ec64:	47c0      	blx	r8
 800ec66:	4306      	orrs	r6, r0
 800ec68:	3568      	adds	r5, #104	@ 0x68
 800ec6a:	e7e9      	b.n	800ec40 <_fwalk_sglue+0x10>

0800ec6c <iprintf>:
 800ec6c:	b40f      	push	{r0, r1, r2, r3}
 800ec6e:	b507      	push	{r0, r1, r2, lr}
 800ec70:	4906      	ldr	r1, [pc, #24]	@ (800ec8c <iprintf+0x20>)
 800ec72:	ab04      	add	r3, sp, #16
 800ec74:	6808      	ldr	r0, [r1, #0]
 800ec76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec7a:	6881      	ldr	r1, [r0, #8]
 800ec7c:	9301      	str	r3, [sp, #4]
 800ec7e:	f001 fd5b 	bl	8010738 <_vfiprintf_r>
 800ec82:	b003      	add	sp, #12
 800ec84:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec88:	b004      	add	sp, #16
 800ec8a:	4770      	bx	lr
 800ec8c:	20000138 	.word	0x20000138

0800ec90 <siprintf>:
 800ec90:	b40e      	push	{r1, r2, r3}
 800ec92:	b500      	push	{lr}
 800ec94:	b09c      	sub	sp, #112	@ 0x70
 800ec96:	ab1d      	add	r3, sp, #116	@ 0x74
 800ec98:	9002      	str	r0, [sp, #8]
 800ec9a:	9006      	str	r0, [sp, #24]
 800ec9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eca0:	4809      	ldr	r0, [pc, #36]	@ (800ecc8 <siprintf+0x38>)
 800eca2:	9107      	str	r1, [sp, #28]
 800eca4:	9104      	str	r1, [sp, #16]
 800eca6:	4909      	ldr	r1, [pc, #36]	@ (800eccc <siprintf+0x3c>)
 800eca8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecac:	9105      	str	r1, [sp, #20]
 800ecae:	6800      	ldr	r0, [r0, #0]
 800ecb0:	9301      	str	r3, [sp, #4]
 800ecb2:	a902      	add	r1, sp, #8
 800ecb4:	f001 fc1a 	bl	80104ec <_svfiprintf_r>
 800ecb8:	9b02      	ldr	r3, [sp, #8]
 800ecba:	2200      	movs	r2, #0
 800ecbc:	701a      	strb	r2, [r3, #0]
 800ecbe:	b01c      	add	sp, #112	@ 0x70
 800ecc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ecc4:	b003      	add	sp, #12
 800ecc6:	4770      	bx	lr
 800ecc8:	20000138 	.word	0x20000138
 800eccc:	ffff0208 	.word	0xffff0208

0800ecd0 <__sread>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	460c      	mov	r4, r1
 800ecd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecd8:	f000 f86c 	bl	800edb4 <_read_r>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	bfab      	itete	ge
 800ece0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ece2:	89a3      	ldrhlt	r3, [r4, #12]
 800ece4:	181b      	addge	r3, r3, r0
 800ece6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ecea:	bfac      	ite	ge
 800ecec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ecee:	81a3      	strhlt	r3, [r4, #12]
 800ecf0:	bd10      	pop	{r4, pc}

0800ecf2 <__swrite>:
 800ecf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecf6:	461f      	mov	r7, r3
 800ecf8:	898b      	ldrh	r3, [r1, #12]
 800ecfa:	05db      	lsls	r3, r3, #23
 800ecfc:	4605      	mov	r5, r0
 800ecfe:	460c      	mov	r4, r1
 800ed00:	4616      	mov	r6, r2
 800ed02:	d505      	bpl.n	800ed10 <__swrite+0x1e>
 800ed04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed08:	2302      	movs	r3, #2
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	f000 f840 	bl	800ed90 <_lseek_r>
 800ed10:	89a3      	ldrh	r3, [r4, #12]
 800ed12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ed1a:	81a3      	strh	r3, [r4, #12]
 800ed1c:	4632      	mov	r2, r6
 800ed1e:	463b      	mov	r3, r7
 800ed20:	4628      	mov	r0, r5
 800ed22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed26:	f000 b857 	b.w	800edd8 <_write_r>

0800ed2a <__sseek>:
 800ed2a:	b510      	push	{r4, lr}
 800ed2c:	460c      	mov	r4, r1
 800ed2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed32:	f000 f82d 	bl	800ed90 <_lseek_r>
 800ed36:	1c43      	adds	r3, r0, #1
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	bf15      	itete	ne
 800ed3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ed3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ed42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ed46:	81a3      	strheq	r3, [r4, #12]
 800ed48:	bf18      	it	ne
 800ed4a:	81a3      	strhne	r3, [r4, #12]
 800ed4c:	bd10      	pop	{r4, pc}

0800ed4e <__sclose>:
 800ed4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed52:	f000 b80d 	b.w	800ed70 <_close_r>

0800ed56 <memset>:
 800ed56:	4402      	add	r2, r0
 800ed58:	4603      	mov	r3, r0
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d100      	bne.n	800ed60 <memset+0xa>
 800ed5e:	4770      	bx	lr
 800ed60:	f803 1b01 	strb.w	r1, [r3], #1
 800ed64:	e7f9      	b.n	800ed5a <memset+0x4>
	...

0800ed68 <_localeconv_r>:
 800ed68:	4800      	ldr	r0, [pc, #0]	@ (800ed6c <_localeconv_r+0x4>)
 800ed6a:	4770      	bx	lr
 800ed6c:	20000278 	.word	0x20000278

0800ed70 <_close_r>:
 800ed70:	b538      	push	{r3, r4, r5, lr}
 800ed72:	4d06      	ldr	r5, [pc, #24]	@ (800ed8c <_close_r+0x1c>)
 800ed74:	2300      	movs	r3, #0
 800ed76:	4604      	mov	r4, r0
 800ed78:	4608      	mov	r0, r1
 800ed7a:	602b      	str	r3, [r5, #0]
 800ed7c:	f7f5 f9f4 	bl	8004168 <_close>
 800ed80:	1c43      	adds	r3, r0, #1
 800ed82:	d102      	bne.n	800ed8a <_close_r+0x1a>
 800ed84:	682b      	ldr	r3, [r5, #0]
 800ed86:	b103      	cbz	r3, 800ed8a <_close_r+0x1a>
 800ed88:	6023      	str	r3, [r4, #0]
 800ed8a:	bd38      	pop	{r3, r4, r5, pc}
 800ed8c:	200027ec 	.word	0x200027ec

0800ed90 <_lseek_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	4d07      	ldr	r5, [pc, #28]	@ (800edb0 <_lseek_r+0x20>)
 800ed94:	4604      	mov	r4, r0
 800ed96:	4608      	mov	r0, r1
 800ed98:	4611      	mov	r1, r2
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	602a      	str	r2, [r5, #0]
 800ed9e:	461a      	mov	r2, r3
 800eda0:	f7f5 fa09 	bl	80041b6 <_lseek>
 800eda4:	1c43      	adds	r3, r0, #1
 800eda6:	d102      	bne.n	800edae <_lseek_r+0x1e>
 800eda8:	682b      	ldr	r3, [r5, #0]
 800edaa:	b103      	cbz	r3, 800edae <_lseek_r+0x1e>
 800edac:	6023      	str	r3, [r4, #0]
 800edae:	bd38      	pop	{r3, r4, r5, pc}
 800edb0:	200027ec 	.word	0x200027ec

0800edb4 <_read_r>:
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	4d07      	ldr	r5, [pc, #28]	@ (800edd4 <_read_r+0x20>)
 800edb8:	4604      	mov	r4, r0
 800edba:	4608      	mov	r0, r1
 800edbc:	4611      	mov	r1, r2
 800edbe:	2200      	movs	r2, #0
 800edc0:	602a      	str	r2, [r5, #0]
 800edc2:	461a      	mov	r2, r3
 800edc4:	f7f5 f997 	bl	80040f6 <_read>
 800edc8:	1c43      	adds	r3, r0, #1
 800edca:	d102      	bne.n	800edd2 <_read_r+0x1e>
 800edcc:	682b      	ldr	r3, [r5, #0]
 800edce:	b103      	cbz	r3, 800edd2 <_read_r+0x1e>
 800edd0:	6023      	str	r3, [r4, #0]
 800edd2:	bd38      	pop	{r3, r4, r5, pc}
 800edd4:	200027ec 	.word	0x200027ec

0800edd8 <_write_r>:
 800edd8:	b538      	push	{r3, r4, r5, lr}
 800edda:	4d07      	ldr	r5, [pc, #28]	@ (800edf8 <_write_r+0x20>)
 800eddc:	4604      	mov	r4, r0
 800edde:	4608      	mov	r0, r1
 800ede0:	4611      	mov	r1, r2
 800ede2:	2200      	movs	r2, #0
 800ede4:	602a      	str	r2, [r5, #0]
 800ede6:	461a      	mov	r2, r3
 800ede8:	f7f5 f9a2 	bl	8004130 <_write>
 800edec:	1c43      	adds	r3, r0, #1
 800edee:	d102      	bne.n	800edf6 <_write_r+0x1e>
 800edf0:	682b      	ldr	r3, [r5, #0]
 800edf2:	b103      	cbz	r3, 800edf6 <_write_r+0x1e>
 800edf4:	6023      	str	r3, [r4, #0]
 800edf6:	bd38      	pop	{r3, r4, r5, pc}
 800edf8:	200027ec 	.word	0x200027ec

0800edfc <__errno>:
 800edfc:	4b01      	ldr	r3, [pc, #4]	@ (800ee04 <__errno+0x8>)
 800edfe:	6818      	ldr	r0, [r3, #0]
 800ee00:	4770      	bx	lr
 800ee02:	bf00      	nop
 800ee04:	20000138 	.word	0x20000138

0800ee08 <__libc_init_array>:
 800ee08:	b570      	push	{r4, r5, r6, lr}
 800ee0a:	4d0d      	ldr	r5, [pc, #52]	@ (800ee40 <__libc_init_array+0x38>)
 800ee0c:	4c0d      	ldr	r4, [pc, #52]	@ (800ee44 <__libc_init_array+0x3c>)
 800ee0e:	1b64      	subs	r4, r4, r5
 800ee10:	10a4      	asrs	r4, r4, #2
 800ee12:	2600      	movs	r6, #0
 800ee14:	42a6      	cmp	r6, r4
 800ee16:	d109      	bne.n	800ee2c <__libc_init_array+0x24>
 800ee18:	4d0b      	ldr	r5, [pc, #44]	@ (800ee48 <__libc_init_array+0x40>)
 800ee1a:	4c0c      	ldr	r4, [pc, #48]	@ (800ee4c <__libc_init_array+0x44>)
 800ee1c:	f003 fcb0 	bl	8012780 <_init>
 800ee20:	1b64      	subs	r4, r4, r5
 800ee22:	10a4      	asrs	r4, r4, #2
 800ee24:	2600      	movs	r6, #0
 800ee26:	42a6      	cmp	r6, r4
 800ee28:	d105      	bne.n	800ee36 <__libc_init_array+0x2e>
 800ee2a:	bd70      	pop	{r4, r5, r6, pc}
 800ee2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee30:	4798      	blx	r3
 800ee32:	3601      	adds	r6, #1
 800ee34:	e7ee      	b.n	800ee14 <__libc_init_array+0xc>
 800ee36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee3a:	4798      	blx	r3
 800ee3c:	3601      	adds	r6, #1
 800ee3e:	e7f2      	b.n	800ee26 <__libc_init_array+0x1e>
 800ee40:	08013050 	.word	0x08013050
 800ee44:	08013050 	.word	0x08013050
 800ee48:	08013050 	.word	0x08013050
 800ee4c:	08013054 	.word	0x08013054

0800ee50 <__retarget_lock_init_recursive>:
 800ee50:	4770      	bx	lr

0800ee52 <__retarget_lock_acquire_recursive>:
 800ee52:	4770      	bx	lr

0800ee54 <__retarget_lock_release_recursive>:
 800ee54:	4770      	bx	lr

0800ee56 <memcpy>:
 800ee56:	440a      	add	r2, r1
 800ee58:	4291      	cmp	r1, r2
 800ee5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee5e:	d100      	bne.n	800ee62 <memcpy+0xc>
 800ee60:	4770      	bx	lr
 800ee62:	b510      	push	{r4, lr}
 800ee64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee6c:	4291      	cmp	r1, r2
 800ee6e:	d1f9      	bne.n	800ee64 <memcpy+0xe>
 800ee70:	bd10      	pop	{r4, pc}

0800ee72 <copysign>:
 800ee72:	b082      	sub	sp, #8
 800ee74:	ec51 0b10 	vmov	r0, r1, d0
 800ee78:	ed8d 1b00 	vstr	d1, [sp]
 800ee7c:	4602      	mov	r2, r0
 800ee7e:	f021 4000 	bic.w	r0, r1, #2147483648	@ 0x80000000
 800ee82:	9901      	ldr	r1, [sp, #4]
 800ee84:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800ee88:	ea40 0301 	orr.w	r3, r0, r1
 800ee8c:	ec43 2b10 	vmov	d0, r2, r3
 800ee90:	b002      	add	sp, #8
 800ee92:	4770      	bx	lr

0800ee94 <quorem>:
 800ee94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee98:	6903      	ldr	r3, [r0, #16]
 800ee9a:	690c      	ldr	r4, [r1, #16]
 800ee9c:	42a3      	cmp	r3, r4
 800ee9e:	4607      	mov	r7, r0
 800eea0:	db7e      	blt.n	800efa0 <quorem+0x10c>
 800eea2:	3c01      	subs	r4, #1
 800eea4:	f101 0814 	add.w	r8, r1, #20
 800eea8:	00a3      	lsls	r3, r4, #2
 800eeaa:	f100 0514 	add.w	r5, r0, #20
 800eeae:	9300      	str	r3, [sp, #0]
 800eeb0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eeb4:	9301      	str	r3, [sp, #4]
 800eeb6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eeba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eebe:	3301      	adds	r3, #1
 800eec0:	429a      	cmp	r2, r3
 800eec2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eec6:	fbb2 f6f3 	udiv	r6, r2, r3
 800eeca:	d32e      	bcc.n	800ef2a <quorem+0x96>
 800eecc:	f04f 0a00 	mov.w	sl, #0
 800eed0:	46c4      	mov	ip, r8
 800eed2:	46ae      	mov	lr, r5
 800eed4:	46d3      	mov	fp, sl
 800eed6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eeda:	b298      	uxth	r0, r3
 800eedc:	fb06 a000 	mla	r0, r6, r0, sl
 800eee0:	0c02      	lsrs	r2, r0, #16
 800eee2:	0c1b      	lsrs	r3, r3, #16
 800eee4:	fb06 2303 	mla	r3, r6, r3, r2
 800eee8:	f8de 2000 	ldr.w	r2, [lr]
 800eeec:	b280      	uxth	r0, r0
 800eeee:	b292      	uxth	r2, r2
 800eef0:	1a12      	subs	r2, r2, r0
 800eef2:	445a      	add	r2, fp
 800eef4:	f8de 0000 	ldr.w	r0, [lr]
 800eef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eefc:	b29b      	uxth	r3, r3
 800eefe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ef02:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ef06:	b292      	uxth	r2, r2
 800ef08:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ef0c:	45e1      	cmp	r9, ip
 800ef0e:	f84e 2b04 	str.w	r2, [lr], #4
 800ef12:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ef16:	d2de      	bcs.n	800eed6 <quorem+0x42>
 800ef18:	9b00      	ldr	r3, [sp, #0]
 800ef1a:	58eb      	ldr	r3, [r5, r3]
 800ef1c:	b92b      	cbnz	r3, 800ef2a <quorem+0x96>
 800ef1e:	9b01      	ldr	r3, [sp, #4]
 800ef20:	3b04      	subs	r3, #4
 800ef22:	429d      	cmp	r5, r3
 800ef24:	461a      	mov	r2, r3
 800ef26:	d32f      	bcc.n	800ef88 <quorem+0xf4>
 800ef28:	613c      	str	r4, [r7, #16]
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	f001 f97a 	bl	8010224 <__mcmp>
 800ef30:	2800      	cmp	r0, #0
 800ef32:	db25      	blt.n	800ef80 <quorem+0xec>
 800ef34:	4629      	mov	r1, r5
 800ef36:	2000      	movs	r0, #0
 800ef38:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef3c:	f8d1 c000 	ldr.w	ip, [r1]
 800ef40:	fa1f fe82 	uxth.w	lr, r2
 800ef44:	fa1f f38c 	uxth.w	r3, ip
 800ef48:	eba3 030e 	sub.w	r3, r3, lr
 800ef4c:	4403      	add	r3, r0
 800ef4e:	0c12      	lsrs	r2, r2, #16
 800ef50:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ef54:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ef58:	b29b      	uxth	r3, r3
 800ef5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef5e:	45c1      	cmp	r9, r8
 800ef60:	f841 3b04 	str.w	r3, [r1], #4
 800ef64:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ef68:	d2e6      	bcs.n	800ef38 <quorem+0xa4>
 800ef6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef72:	b922      	cbnz	r2, 800ef7e <quorem+0xea>
 800ef74:	3b04      	subs	r3, #4
 800ef76:	429d      	cmp	r5, r3
 800ef78:	461a      	mov	r2, r3
 800ef7a:	d30b      	bcc.n	800ef94 <quorem+0x100>
 800ef7c:	613c      	str	r4, [r7, #16]
 800ef7e:	3601      	adds	r6, #1
 800ef80:	4630      	mov	r0, r6
 800ef82:	b003      	add	sp, #12
 800ef84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef88:	6812      	ldr	r2, [r2, #0]
 800ef8a:	3b04      	subs	r3, #4
 800ef8c:	2a00      	cmp	r2, #0
 800ef8e:	d1cb      	bne.n	800ef28 <quorem+0x94>
 800ef90:	3c01      	subs	r4, #1
 800ef92:	e7c6      	b.n	800ef22 <quorem+0x8e>
 800ef94:	6812      	ldr	r2, [r2, #0]
 800ef96:	3b04      	subs	r3, #4
 800ef98:	2a00      	cmp	r2, #0
 800ef9a:	d1ef      	bne.n	800ef7c <quorem+0xe8>
 800ef9c:	3c01      	subs	r4, #1
 800ef9e:	e7ea      	b.n	800ef76 <quorem+0xe2>
 800efa0:	2000      	movs	r0, #0
 800efa2:	e7ee      	b.n	800ef82 <quorem+0xee>
 800efa4:	0000      	movs	r0, r0
	...

0800efa8 <_dtoa_r>:
 800efa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efac:	69c7      	ldr	r7, [r0, #28]
 800efae:	b099      	sub	sp, #100	@ 0x64
 800efb0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800efb4:	ec55 4b10 	vmov	r4, r5, d0
 800efb8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800efba:	9109      	str	r1, [sp, #36]	@ 0x24
 800efbc:	4683      	mov	fp, r0
 800efbe:	920e      	str	r2, [sp, #56]	@ 0x38
 800efc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800efc2:	b97f      	cbnz	r7, 800efe4 <_dtoa_r+0x3c>
 800efc4:	2010      	movs	r0, #16
 800efc6:	f000 fdfd 	bl	800fbc4 <malloc>
 800efca:	4602      	mov	r2, r0
 800efcc:	f8cb 001c 	str.w	r0, [fp, #28]
 800efd0:	b920      	cbnz	r0, 800efdc <_dtoa_r+0x34>
 800efd2:	4ba7      	ldr	r3, [pc, #668]	@ (800f270 <_dtoa_r+0x2c8>)
 800efd4:	21ef      	movs	r1, #239	@ 0xef
 800efd6:	48a7      	ldr	r0, [pc, #668]	@ (800f274 <_dtoa_r+0x2cc>)
 800efd8:	f001 fe30 	bl	8010c3c <__assert_func>
 800efdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800efe0:	6007      	str	r7, [r0, #0]
 800efe2:	60c7      	str	r7, [r0, #12]
 800efe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800efe8:	6819      	ldr	r1, [r3, #0]
 800efea:	b159      	cbz	r1, 800f004 <_dtoa_r+0x5c>
 800efec:	685a      	ldr	r2, [r3, #4]
 800efee:	604a      	str	r2, [r1, #4]
 800eff0:	2301      	movs	r3, #1
 800eff2:	4093      	lsls	r3, r2
 800eff4:	608b      	str	r3, [r1, #8]
 800eff6:	4658      	mov	r0, fp
 800eff8:	f000 feda 	bl	800fdb0 <_Bfree>
 800effc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f000:	2200      	movs	r2, #0
 800f002:	601a      	str	r2, [r3, #0]
 800f004:	1e2b      	subs	r3, r5, #0
 800f006:	bfb9      	ittee	lt
 800f008:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f00c:	9303      	strlt	r3, [sp, #12]
 800f00e:	2300      	movge	r3, #0
 800f010:	6033      	strge	r3, [r6, #0]
 800f012:	9f03      	ldr	r7, [sp, #12]
 800f014:	4b98      	ldr	r3, [pc, #608]	@ (800f278 <_dtoa_r+0x2d0>)
 800f016:	bfbc      	itt	lt
 800f018:	2201      	movlt	r2, #1
 800f01a:	6032      	strlt	r2, [r6, #0]
 800f01c:	43bb      	bics	r3, r7
 800f01e:	d112      	bne.n	800f046 <_dtoa_r+0x9e>
 800f020:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f022:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f026:	6013      	str	r3, [r2, #0]
 800f028:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f02c:	4323      	orrs	r3, r4
 800f02e:	f000 854d 	beq.w	800facc <_dtoa_r+0xb24>
 800f032:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f034:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f28c <_dtoa_r+0x2e4>
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f000 854f 	beq.w	800fadc <_dtoa_r+0xb34>
 800f03e:	f10a 0303 	add.w	r3, sl, #3
 800f042:	f000 bd49 	b.w	800fad8 <_dtoa_r+0xb30>
 800f046:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f04a:	2200      	movs	r2, #0
 800f04c:	ec51 0b17 	vmov	r0, r1, d7
 800f050:	2300      	movs	r3, #0
 800f052:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f056:	f7f1 fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800f05a:	4680      	mov	r8, r0
 800f05c:	b158      	cbz	r0, 800f076 <_dtoa_r+0xce>
 800f05e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f060:	2301      	movs	r3, #1
 800f062:	6013      	str	r3, [r2, #0]
 800f064:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f066:	b113      	cbz	r3, 800f06e <_dtoa_r+0xc6>
 800f068:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f06a:	4b84      	ldr	r3, [pc, #528]	@ (800f27c <_dtoa_r+0x2d4>)
 800f06c:	6013      	str	r3, [r2, #0]
 800f06e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f290 <_dtoa_r+0x2e8>
 800f072:	f000 bd33 	b.w	800fadc <_dtoa_r+0xb34>
 800f076:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f07a:	aa16      	add	r2, sp, #88	@ 0x58
 800f07c:	a917      	add	r1, sp, #92	@ 0x5c
 800f07e:	4658      	mov	r0, fp
 800f080:	f001 f980 	bl	8010384 <__d2b>
 800f084:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f088:	4681      	mov	r9, r0
 800f08a:	2e00      	cmp	r6, #0
 800f08c:	d077      	beq.n	800f17e <_dtoa_r+0x1d6>
 800f08e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f090:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f09c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f0a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f0a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f0a8:	4619      	mov	r1, r3
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	4b74      	ldr	r3, [pc, #464]	@ (800f280 <_dtoa_r+0x2d8>)
 800f0ae:	f7f1 f8eb 	bl	8000288 <__aeabi_dsub>
 800f0b2:	a369      	add	r3, pc, #420	@ (adr r3, 800f258 <_dtoa_r+0x2b0>)
 800f0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b8:	f7f1 fa9e 	bl	80005f8 <__aeabi_dmul>
 800f0bc:	a368      	add	r3, pc, #416	@ (adr r3, 800f260 <_dtoa_r+0x2b8>)
 800f0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c2:	f7f1 f8e3 	bl	800028c <__adddf3>
 800f0c6:	4604      	mov	r4, r0
 800f0c8:	4630      	mov	r0, r6
 800f0ca:	460d      	mov	r5, r1
 800f0cc:	f7f1 fa2a 	bl	8000524 <__aeabi_i2d>
 800f0d0:	a365      	add	r3, pc, #404	@ (adr r3, 800f268 <_dtoa_r+0x2c0>)
 800f0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d6:	f7f1 fa8f 	bl	80005f8 <__aeabi_dmul>
 800f0da:	4602      	mov	r2, r0
 800f0dc:	460b      	mov	r3, r1
 800f0de:	4620      	mov	r0, r4
 800f0e0:	4629      	mov	r1, r5
 800f0e2:	f7f1 f8d3 	bl	800028c <__adddf3>
 800f0e6:	4604      	mov	r4, r0
 800f0e8:	460d      	mov	r5, r1
 800f0ea:	f7f1 fd35 	bl	8000b58 <__aeabi_d2iz>
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	4607      	mov	r7, r0
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	4620      	mov	r0, r4
 800f0f6:	4629      	mov	r1, r5
 800f0f8:	f7f1 fcf0 	bl	8000adc <__aeabi_dcmplt>
 800f0fc:	b140      	cbz	r0, 800f110 <_dtoa_r+0x168>
 800f0fe:	4638      	mov	r0, r7
 800f100:	f7f1 fa10 	bl	8000524 <__aeabi_i2d>
 800f104:	4622      	mov	r2, r4
 800f106:	462b      	mov	r3, r5
 800f108:	f7f1 fcde 	bl	8000ac8 <__aeabi_dcmpeq>
 800f10c:	b900      	cbnz	r0, 800f110 <_dtoa_r+0x168>
 800f10e:	3f01      	subs	r7, #1
 800f110:	2f16      	cmp	r7, #22
 800f112:	d851      	bhi.n	800f1b8 <_dtoa_r+0x210>
 800f114:	4b5b      	ldr	r3, [pc, #364]	@ (800f284 <_dtoa_r+0x2dc>)
 800f116:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f11e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f122:	f7f1 fcdb 	bl	8000adc <__aeabi_dcmplt>
 800f126:	2800      	cmp	r0, #0
 800f128:	d048      	beq.n	800f1bc <_dtoa_r+0x214>
 800f12a:	3f01      	subs	r7, #1
 800f12c:	2300      	movs	r3, #0
 800f12e:	9312      	str	r3, [sp, #72]	@ 0x48
 800f130:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f132:	1b9b      	subs	r3, r3, r6
 800f134:	1e5a      	subs	r2, r3, #1
 800f136:	bf44      	itt	mi
 800f138:	f1c3 0801 	rsbmi	r8, r3, #1
 800f13c:	2300      	movmi	r3, #0
 800f13e:	9208      	str	r2, [sp, #32]
 800f140:	bf54      	ite	pl
 800f142:	f04f 0800 	movpl.w	r8, #0
 800f146:	9308      	strmi	r3, [sp, #32]
 800f148:	2f00      	cmp	r7, #0
 800f14a:	db39      	blt.n	800f1c0 <_dtoa_r+0x218>
 800f14c:	9b08      	ldr	r3, [sp, #32]
 800f14e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f150:	443b      	add	r3, r7
 800f152:	9308      	str	r3, [sp, #32]
 800f154:	2300      	movs	r3, #0
 800f156:	930a      	str	r3, [sp, #40]	@ 0x28
 800f158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f15a:	2b09      	cmp	r3, #9
 800f15c:	d864      	bhi.n	800f228 <_dtoa_r+0x280>
 800f15e:	2b05      	cmp	r3, #5
 800f160:	bfc4      	itt	gt
 800f162:	3b04      	subgt	r3, #4
 800f164:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f168:	f1a3 0302 	sub.w	r3, r3, #2
 800f16c:	bfcc      	ite	gt
 800f16e:	2400      	movgt	r4, #0
 800f170:	2401      	movle	r4, #1
 800f172:	2b03      	cmp	r3, #3
 800f174:	d863      	bhi.n	800f23e <_dtoa_r+0x296>
 800f176:	e8df f003 	tbb	[pc, r3]
 800f17a:	372a      	.short	0x372a
 800f17c:	5535      	.short	0x5535
 800f17e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f182:	441e      	add	r6, r3
 800f184:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f188:	2b20      	cmp	r3, #32
 800f18a:	bfc1      	itttt	gt
 800f18c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f190:	409f      	lslgt	r7, r3
 800f192:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f196:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f19a:	bfd6      	itet	le
 800f19c:	f1c3 0320 	rsble	r3, r3, #32
 800f1a0:	ea47 0003 	orrgt.w	r0, r7, r3
 800f1a4:	fa04 f003 	lslle.w	r0, r4, r3
 800f1a8:	f7f1 f9ac 	bl	8000504 <__aeabi_ui2d>
 800f1ac:	2201      	movs	r2, #1
 800f1ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f1b2:	3e01      	subs	r6, #1
 800f1b4:	9214      	str	r2, [sp, #80]	@ 0x50
 800f1b6:	e777      	b.n	800f0a8 <_dtoa_r+0x100>
 800f1b8:	2301      	movs	r3, #1
 800f1ba:	e7b8      	b.n	800f12e <_dtoa_r+0x186>
 800f1bc:	9012      	str	r0, [sp, #72]	@ 0x48
 800f1be:	e7b7      	b.n	800f130 <_dtoa_r+0x188>
 800f1c0:	427b      	negs	r3, r7
 800f1c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	eba8 0807 	sub.w	r8, r8, r7
 800f1ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1cc:	e7c4      	b.n	800f158 <_dtoa_r+0x1b0>
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	dc35      	bgt.n	800f244 <_dtoa_r+0x29c>
 800f1d8:	2301      	movs	r3, #1
 800f1da:	9300      	str	r3, [sp, #0]
 800f1dc:	9307      	str	r3, [sp, #28]
 800f1de:	461a      	mov	r2, r3
 800f1e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800f1e2:	e00b      	b.n	800f1fc <_dtoa_r+0x254>
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	e7f3      	b.n	800f1d0 <_dtoa_r+0x228>
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1ee:	18fb      	adds	r3, r7, r3
 800f1f0:	9300      	str	r3, [sp, #0]
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	2b01      	cmp	r3, #1
 800f1f6:	9307      	str	r3, [sp, #28]
 800f1f8:	bfb8      	it	lt
 800f1fa:	2301      	movlt	r3, #1
 800f1fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f200:	2100      	movs	r1, #0
 800f202:	2204      	movs	r2, #4
 800f204:	f102 0514 	add.w	r5, r2, #20
 800f208:	429d      	cmp	r5, r3
 800f20a:	d91f      	bls.n	800f24c <_dtoa_r+0x2a4>
 800f20c:	6041      	str	r1, [r0, #4]
 800f20e:	4658      	mov	r0, fp
 800f210:	f000 fd8e 	bl	800fd30 <_Balloc>
 800f214:	4682      	mov	sl, r0
 800f216:	2800      	cmp	r0, #0
 800f218:	d13c      	bne.n	800f294 <_dtoa_r+0x2ec>
 800f21a:	4b1b      	ldr	r3, [pc, #108]	@ (800f288 <_dtoa_r+0x2e0>)
 800f21c:	4602      	mov	r2, r0
 800f21e:	f240 11af 	movw	r1, #431	@ 0x1af
 800f222:	e6d8      	b.n	800efd6 <_dtoa_r+0x2e>
 800f224:	2301      	movs	r3, #1
 800f226:	e7e0      	b.n	800f1ea <_dtoa_r+0x242>
 800f228:	2401      	movs	r4, #1
 800f22a:	2300      	movs	r3, #0
 800f22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f22e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f230:	f04f 33ff 	mov.w	r3, #4294967295
 800f234:	9300      	str	r3, [sp, #0]
 800f236:	9307      	str	r3, [sp, #28]
 800f238:	2200      	movs	r2, #0
 800f23a:	2312      	movs	r3, #18
 800f23c:	e7d0      	b.n	800f1e0 <_dtoa_r+0x238>
 800f23e:	2301      	movs	r3, #1
 800f240:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f242:	e7f5      	b.n	800f230 <_dtoa_r+0x288>
 800f244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f246:	9300      	str	r3, [sp, #0]
 800f248:	9307      	str	r3, [sp, #28]
 800f24a:	e7d7      	b.n	800f1fc <_dtoa_r+0x254>
 800f24c:	3101      	adds	r1, #1
 800f24e:	0052      	lsls	r2, r2, #1
 800f250:	e7d8      	b.n	800f204 <_dtoa_r+0x25c>
 800f252:	bf00      	nop
 800f254:	f3af 8000 	nop.w
 800f258:	636f4361 	.word	0x636f4361
 800f25c:	3fd287a7 	.word	0x3fd287a7
 800f260:	8b60c8b3 	.word	0x8b60c8b3
 800f264:	3fc68a28 	.word	0x3fc68a28
 800f268:	509f79fb 	.word	0x509f79fb
 800f26c:	3fd34413 	.word	0x3fd34413
 800f270:	080129be 	.word	0x080129be
 800f274:	080129d5 	.word	0x080129d5
 800f278:	7ff00000 	.word	0x7ff00000
 800f27c:	0801298e 	.word	0x0801298e
 800f280:	3ff80000 	.word	0x3ff80000
 800f284:	08012ad0 	.word	0x08012ad0
 800f288:	08012a2d 	.word	0x08012a2d
 800f28c:	080129ba 	.word	0x080129ba
 800f290:	0801298d 	.word	0x0801298d
 800f294:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f298:	6018      	str	r0, [r3, #0]
 800f29a:	9b07      	ldr	r3, [sp, #28]
 800f29c:	2b0e      	cmp	r3, #14
 800f29e:	f200 80a4 	bhi.w	800f3ea <_dtoa_r+0x442>
 800f2a2:	2c00      	cmp	r4, #0
 800f2a4:	f000 80a1 	beq.w	800f3ea <_dtoa_r+0x442>
 800f2a8:	2f00      	cmp	r7, #0
 800f2aa:	dd33      	ble.n	800f314 <_dtoa_r+0x36c>
 800f2ac:	4bad      	ldr	r3, [pc, #692]	@ (800f564 <_dtoa_r+0x5bc>)
 800f2ae:	f007 020f 	and.w	r2, r7, #15
 800f2b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2b6:	ed93 7b00 	vldr	d7, [r3]
 800f2ba:	05f8      	lsls	r0, r7, #23
 800f2bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f2c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f2c4:	d516      	bpl.n	800f2f4 <_dtoa_r+0x34c>
 800f2c6:	4ba8      	ldr	r3, [pc, #672]	@ (800f568 <_dtoa_r+0x5c0>)
 800f2c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f2d0:	f7f1 fabc 	bl	800084c <__aeabi_ddiv>
 800f2d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2d8:	f004 040f 	and.w	r4, r4, #15
 800f2dc:	2603      	movs	r6, #3
 800f2de:	4da2      	ldr	r5, [pc, #648]	@ (800f568 <_dtoa_r+0x5c0>)
 800f2e0:	b954      	cbnz	r4, 800f2f8 <_dtoa_r+0x350>
 800f2e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2ea:	f7f1 faaf 	bl	800084c <__aeabi_ddiv>
 800f2ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2f2:	e028      	b.n	800f346 <_dtoa_r+0x39e>
 800f2f4:	2602      	movs	r6, #2
 800f2f6:	e7f2      	b.n	800f2de <_dtoa_r+0x336>
 800f2f8:	07e1      	lsls	r1, r4, #31
 800f2fa:	d508      	bpl.n	800f30e <_dtoa_r+0x366>
 800f2fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f300:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f304:	f7f1 f978 	bl	80005f8 <__aeabi_dmul>
 800f308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f30c:	3601      	adds	r6, #1
 800f30e:	1064      	asrs	r4, r4, #1
 800f310:	3508      	adds	r5, #8
 800f312:	e7e5      	b.n	800f2e0 <_dtoa_r+0x338>
 800f314:	f000 80d2 	beq.w	800f4bc <_dtoa_r+0x514>
 800f318:	427c      	negs	r4, r7
 800f31a:	4b92      	ldr	r3, [pc, #584]	@ (800f564 <_dtoa_r+0x5bc>)
 800f31c:	4d92      	ldr	r5, [pc, #584]	@ (800f568 <_dtoa_r+0x5c0>)
 800f31e:	f004 020f 	and.w	r2, r4, #15
 800f322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f32a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f32e:	f7f1 f963 	bl	80005f8 <__aeabi_dmul>
 800f332:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f336:	1124      	asrs	r4, r4, #4
 800f338:	2300      	movs	r3, #0
 800f33a:	2602      	movs	r6, #2
 800f33c:	2c00      	cmp	r4, #0
 800f33e:	f040 80b2 	bne.w	800f4a6 <_dtoa_r+0x4fe>
 800f342:	2b00      	cmp	r3, #0
 800f344:	d1d3      	bne.n	800f2ee <_dtoa_r+0x346>
 800f346:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f348:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f000 80b7 	beq.w	800f4c0 <_dtoa_r+0x518>
 800f352:	4b86      	ldr	r3, [pc, #536]	@ (800f56c <_dtoa_r+0x5c4>)
 800f354:	2200      	movs	r2, #0
 800f356:	4620      	mov	r0, r4
 800f358:	4629      	mov	r1, r5
 800f35a:	f7f1 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800f35e:	2800      	cmp	r0, #0
 800f360:	f000 80ae 	beq.w	800f4c0 <_dtoa_r+0x518>
 800f364:	9b07      	ldr	r3, [sp, #28]
 800f366:	2b00      	cmp	r3, #0
 800f368:	f000 80aa 	beq.w	800f4c0 <_dtoa_r+0x518>
 800f36c:	9b00      	ldr	r3, [sp, #0]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	dd37      	ble.n	800f3e2 <_dtoa_r+0x43a>
 800f372:	1e7b      	subs	r3, r7, #1
 800f374:	9304      	str	r3, [sp, #16]
 800f376:	4620      	mov	r0, r4
 800f378:	4b7d      	ldr	r3, [pc, #500]	@ (800f570 <_dtoa_r+0x5c8>)
 800f37a:	2200      	movs	r2, #0
 800f37c:	4629      	mov	r1, r5
 800f37e:	f7f1 f93b 	bl	80005f8 <__aeabi_dmul>
 800f382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f386:	9c00      	ldr	r4, [sp, #0]
 800f388:	3601      	adds	r6, #1
 800f38a:	4630      	mov	r0, r6
 800f38c:	f7f1 f8ca 	bl	8000524 <__aeabi_i2d>
 800f390:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f394:	f7f1 f930 	bl	80005f8 <__aeabi_dmul>
 800f398:	4b76      	ldr	r3, [pc, #472]	@ (800f574 <_dtoa_r+0x5cc>)
 800f39a:	2200      	movs	r2, #0
 800f39c:	f7f0 ff76 	bl	800028c <__adddf3>
 800f3a0:	4605      	mov	r5, r0
 800f3a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f3a6:	2c00      	cmp	r4, #0
 800f3a8:	f040 808d 	bne.w	800f4c6 <_dtoa_r+0x51e>
 800f3ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3b0:	4b71      	ldr	r3, [pc, #452]	@ (800f578 <_dtoa_r+0x5d0>)
 800f3b2:	2200      	movs	r2, #0
 800f3b4:	f7f0 ff68 	bl	8000288 <__aeabi_dsub>
 800f3b8:	4602      	mov	r2, r0
 800f3ba:	460b      	mov	r3, r1
 800f3bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f3c0:	462a      	mov	r2, r5
 800f3c2:	4633      	mov	r3, r6
 800f3c4:	f7f1 fba8 	bl	8000b18 <__aeabi_dcmpgt>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	f040 828b 	bne.w	800f8e4 <_dtoa_r+0x93c>
 800f3ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3d2:	462a      	mov	r2, r5
 800f3d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f3d8:	f7f1 fb80 	bl	8000adc <__aeabi_dcmplt>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	f040 8128 	bne.w	800f632 <_dtoa_r+0x68a>
 800f3e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f3e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f3ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	f2c0 815a 	blt.w	800f6a6 <_dtoa_r+0x6fe>
 800f3f2:	2f0e      	cmp	r7, #14
 800f3f4:	f300 8157 	bgt.w	800f6a6 <_dtoa_r+0x6fe>
 800f3f8:	4b5a      	ldr	r3, [pc, #360]	@ (800f564 <_dtoa_r+0x5bc>)
 800f3fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f3fe:	ed93 7b00 	vldr	d7, [r3]
 800f402:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f404:	2b00      	cmp	r3, #0
 800f406:	ed8d 7b00 	vstr	d7, [sp]
 800f40a:	da03      	bge.n	800f414 <_dtoa_r+0x46c>
 800f40c:	9b07      	ldr	r3, [sp, #28]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	f340 8101 	ble.w	800f616 <_dtoa_r+0x66e>
 800f414:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f418:	4656      	mov	r6, sl
 800f41a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f41e:	4620      	mov	r0, r4
 800f420:	4629      	mov	r1, r5
 800f422:	f7f1 fa13 	bl	800084c <__aeabi_ddiv>
 800f426:	f7f1 fb97 	bl	8000b58 <__aeabi_d2iz>
 800f42a:	4680      	mov	r8, r0
 800f42c:	f7f1 f87a 	bl	8000524 <__aeabi_i2d>
 800f430:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f434:	f7f1 f8e0 	bl	80005f8 <__aeabi_dmul>
 800f438:	4602      	mov	r2, r0
 800f43a:	460b      	mov	r3, r1
 800f43c:	4620      	mov	r0, r4
 800f43e:	4629      	mov	r1, r5
 800f440:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f444:	f7f0 ff20 	bl	8000288 <__aeabi_dsub>
 800f448:	f806 4b01 	strb.w	r4, [r6], #1
 800f44c:	9d07      	ldr	r5, [sp, #28]
 800f44e:	eba6 040a 	sub.w	r4, r6, sl
 800f452:	42a5      	cmp	r5, r4
 800f454:	4602      	mov	r2, r0
 800f456:	460b      	mov	r3, r1
 800f458:	f040 8117 	bne.w	800f68a <_dtoa_r+0x6e2>
 800f45c:	f7f0 ff16 	bl	800028c <__adddf3>
 800f460:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f464:	4604      	mov	r4, r0
 800f466:	460d      	mov	r5, r1
 800f468:	f7f1 fb56 	bl	8000b18 <__aeabi_dcmpgt>
 800f46c:	2800      	cmp	r0, #0
 800f46e:	f040 80f9 	bne.w	800f664 <_dtoa_r+0x6bc>
 800f472:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f476:	4620      	mov	r0, r4
 800f478:	4629      	mov	r1, r5
 800f47a:	f7f1 fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800f47e:	b118      	cbz	r0, 800f488 <_dtoa_r+0x4e0>
 800f480:	f018 0f01 	tst.w	r8, #1
 800f484:	f040 80ee 	bne.w	800f664 <_dtoa_r+0x6bc>
 800f488:	4649      	mov	r1, r9
 800f48a:	4658      	mov	r0, fp
 800f48c:	f000 fc90 	bl	800fdb0 <_Bfree>
 800f490:	2300      	movs	r3, #0
 800f492:	7033      	strb	r3, [r6, #0]
 800f494:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f496:	3701      	adds	r7, #1
 800f498:	601f      	str	r7, [r3, #0]
 800f49a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	f000 831d 	beq.w	800fadc <_dtoa_r+0xb34>
 800f4a2:	601e      	str	r6, [r3, #0]
 800f4a4:	e31a      	b.n	800fadc <_dtoa_r+0xb34>
 800f4a6:	07e2      	lsls	r2, r4, #31
 800f4a8:	d505      	bpl.n	800f4b6 <_dtoa_r+0x50e>
 800f4aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f4ae:	f7f1 f8a3 	bl	80005f8 <__aeabi_dmul>
 800f4b2:	3601      	adds	r6, #1
 800f4b4:	2301      	movs	r3, #1
 800f4b6:	1064      	asrs	r4, r4, #1
 800f4b8:	3508      	adds	r5, #8
 800f4ba:	e73f      	b.n	800f33c <_dtoa_r+0x394>
 800f4bc:	2602      	movs	r6, #2
 800f4be:	e742      	b.n	800f346 <_dtoa_r+0x39e>
 800f4c0:	9c07      	ldr	r4, [sp, #28]
 800f4c2:	9704      	str	r7, [sp, #16]
 800f4c4:	e761      	b.n	800f38a <_dtoa_r+0x3e2>
 800f4c6:	4b27      	ldr	r3, [pc, #156]	@ (800f564 <_dtoa_r+0x5bc>)
 800f4c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f4ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f4ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4d2:	4454      	add	r4, sl
 800f4d4:	2900      	cmp	r1, #0
 800f4d6:	d053      	beq.n	800f580 <_dtoa_r+0x5d8>
 800f4d8:	4928      	ldr	r1, [pc, #160]	@ (800f57c <_dtoa_r+0x5d4>)
 800f4da:	2000      	movs	r0, #0
 800f4dc:	f7f1 f9b6 	bl	800084c <__aeabi_ddiv>
 800f4e0:	4633      	mov	r3, r6
 800f4e2:	462a      	mov	r2, r5
 800f4e4:	f7f0 fed0 	bl	8000288 <__aeabi_dsub>
 800f4e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f4ec:	4656      	mov	r6, sl
 800f4ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4f2:	f7f1 fb31 	bl	8000b58 <__aeabi_d2iz>
 800f4f6:	4605      	mov	r5, r0
 800f4f8:	f7f1 f814 	bl	8000524 <__aeabi_i2d>
 800f4fc:	4602      	mov	r2, r0
 800f4fe:	460b      	mov	r3, r1
 800f500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f504:	f7f0 fec0 	bl	8000288 <__aeabi_dsub>
 800f508:	3530      	adds	r5, #48	@ 0x30
 800f50a:	4602      	mov	r2, r0
 800f50c:	460b      	mov	r3, r1
 800f50e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f512:	f806 5b01 	strb.w	r5, [r6], #1
 800f516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f51a:	f7f1 fadf 	bl	8000adc <__aeabi_dcmplt>
 800f51e:	2800      	cmp	r0, #0
 800f520:	d171      	bne.n	800f606 <_dtoa_r+0x65e>
 800f522:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f526:	4911      	ldr	r1, [pc, #68]	@ (800f56c <_dtoa_r+0x5c4>)
 800f528:	2000      	movs	r0, #0
 800f52a:	f7f0 fead 	bl	8000288 <__aeabi_dsub>
 800f52e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f532:	f7f1 fad3 	bl	8000adc <__aeabi_dcmplt>
 800f536:	2800      	cmp	r0, #0
 800f538:	f040 8095 	bne.w	800f666 <_dtoa_r+0x6be>
 800f53c:	42a6      	cmp	r6, r4
 800f53e:	f43f af50 	beq.w	800f3e2 <_dtoa_r+0x43a>
 800f542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f546:	4b0a      	ldr	r3, [pc, #40]	@ (800f570 <_dtoa_r+0x5c8>)
 800f548:	2200      	movs	r2, #0
 800f54a:	f7f1 f855 	bl	80005f8 <__aeabi_dmul>
 800f54e:	4b08      	ldr	r3, [pc, #32]	@ (800f570 <_dtoa_r+0x5c8>)
 800f550:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f554:	2200      	movs	r2, #0
 800f556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f55a:	f7f1 f84d 	bl	80005f8 <__aeabi_dmul>
 800f55e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f562:	e7c4      	b.n	800f4ee <_dtoa_r+0x546>
 800f564:	08012ad0 	.word	0x08012ad0
 800f568:	08012aa8 	.word	0x08012aa8
 800f56c:	3ff00000 	.word	0x3ff00000
 800f570:	40240000 	.word	0x40240000
 800f574:	401c0000 	.word	0x401c0000
 800f578:	40140000 	.word	0x40140000
 800f57c:	3fe00000 	.word	0x3fe00000
 800f580:	4631      	mov	r1, r6
 800f582:	4628      	mov	r0, r5
 800f584:	f7f1 f838 	bl	80005f8 <__aeabi_dmul>
 800f588:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f58c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f58e:	4656      	mov	r6, sl
 800f590:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f594:	f7f1 fae0 	bl	8000b58 <__aeabi_d2iz>
 800f598:	4605      	mov	r5, r0
 800f59a:	f7f0 ffc3 	bl	8000524 <__aeabi_i2d>
 800f59e:	4602      	mov	r2, r0
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5a6:	f7f0 fe6f 	bl	8000288 <__aeabi_dsub>
 800f5aa:	3530      	adds	r5, #48	@ 0x30
 800f5ac:	f806 5b01 	strb.w	r5, [r6], #1
 800f5b0:	4602      	mov	r2, r0
 800f5b2:	460b      	mov	r3, r1
 800f5b4:	42a6      	cmp	r6, r4
 800f5b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f5ba:	f04f 0200 	mov.w	r2, #0
 800f5be:	d124      	bne.n	800f60a <_dtoa_r+0x662>
 800f5c0:	4bac      	ldr	r3, [pc, #688]	@ (800f874 <_dtoa_r+0x8cc>)
 800f5c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f5c6:	f7f0 fe61 	bl	800028c <__adddf3>
 800f5ca:	4602      	mov	r2, r0
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5d2:	f7f1 faa1 	bl	8000b18 <__aeabi_dcmpgt>
 800f5d6:	2800      	cmp	r0, #0
 800f5d8:	d145      	bne.n	800f666 <_dtoa_r+0x6be>
 800f5da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f5de:	49a5      	ldr	r1, [pc, #660]	@ (800f874 <_dtoa_r+0x8cc>)
 800f5e0:	2000      	movs	r0, #0
 800f5e2:	f7f0 fe51 	bl	8000288 <__aeabi_dsub>
 800f5e6:	4602      	mov	r2, r0
 800f5e8:	460b      	mov	r3, r1
 800f5ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5ee:	f7f1 fa75 	bl	8000adc <__aeabi_dcmplt>
 800f5f2:	2800      	cmp	r0, #0
 800f5f4:	f43f aef5 	beq.w	800f3e2 <_dtoa_r+0x43a>
 800f5f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f5fa:	1e73      	subs	r3, r6, #1
 800f5fc:	9315      	str	r3, [sp, #84]	@ 0x54
 800f5fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f602:	2b30      	cmp	r3, #48	@ 0x30
 800f604:	d0f8      	beq.n	800f5f8 <_dtoa_r+0x650>
 800f606:	9f04      	ldr	r7, [sp, #16]
 800f608:	e73e      	b.n	800f488 <_dtoa_r+0x4e0>
 800f60a:	4b9b      	ldr	r3, [pc, #620]	@ (800f878 <_dtoa_r+0x8d0>)
 800f60c:	f7f0 fff4 	bl	80005f8 <__aeabi_dmul>
 800f610:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f614:	e7bc      	b.n	800f590 <_dtoa_r+0x5e8>
 800f616:	d10c      	bne.n	800f632 <_dtoa_r+0x68a>
 800f618:	4b98      	ldr	r3, [pc, #608]	@ (800f87c <_dtoa_r+0x8d4>)
 800f61a:	2200      	movs	r2, #0
 800f61c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f620:	f7f0 ffea 	bl	80005f8 <__aeabi_dmul>
 800f624:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f628:	f7f1 fa6c 	bl	8000b04 <__aeabi_dcmpge>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	f000 8157 	beq.w	800f8e0 <_dtoa_r+0x938>
 800f632:	2400      	movs	r4, #0
 800f634:	4625      	mov	r5, r4
 800f636:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f638:	43db      	mvns	r3, r3
 800f63a:	9304      	str	r3, [sp, #16]
 800f63c:	4656      	mov	r6, sl
 800f63e:	2700      	movs	r7, #0
 800f640:	4621      	mov	r1, r4
 800f642:	4658      	mov	r0, fp
 800f644:	f000 fbb4 	bl	800fdb0 <_Bfree>
 800f648:	2d00      	cmp	r5, #0
 800f64a:	d0dc      	beq.n	800f606 <_dtoa_r+0x65e>
 800f64c:	b12f      	cbz	r7, 800f65a <_dtoa_r+0x6b2>
 800f64e:	42af      	cmp	r7, r5
 800f650:	d003      	beq.n	800f65a <_dtoa_r+0x6b2>
 800f652:	4639      	mov	r1, r7
 800f654:	4658      	mov	r0, fp
 800f656:	f000 fbab 	bl	800fdb0 <_Bfree>
 800f65a:	4629      	mov	r1, r5
 800f65c:	4658      	mov	r0, fp
 800f65e:	f000 fba7 	bl	800fdb0 <_Bfree>
 800f662:	e7d0      	b.n	800f606 <_dtoa_r+0x65e>
 800f664:	9704      	str	r7, [sp, #16]
 800f666:	4633      	mov	r3, r6
 800f668:	461e      	mov	r6, r3
 800f66a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f66e:	2a39      	cmp	r2, #57	@ 0x39
 800f670:	d107      	bne.n	800f682 <_dtoa_r+0x6da>
 800f672:	459a      	cmp	sl, r3
 800f674:	d1f8      	bne.n	800f668 <_dtoa_r+0x6c0>
 800f676:	9a04      	ldr	r2, [sp, #16]
 800f678:	3201      	adds	r2, #1
 800f67a:	9204      	str	r2, [sp, #16]
 800f67c:	2230      	movs	r2, #48	@ 0x30
 800f67e:	f88a 2000 	strb.w	r2, [sl]
 800f682:	781a      	ldrb	r2, [r3, #0]
 800f684:	3201      	adds	r2, #1
 800f686:	701a      	strb	r2, [r3, #0]
 800f688:	e7bd      	b.n	800f606 <_dtoa_r+0x65e>
 800f68a:	4b7b      	ldr	r3, [pc, #492]	@ (800f878 <_dtoa_r+0x8d0>)
 800f68c:	2200      	movs	r2, #0
 800f68e:	f7f0 ffb3 	bl	80005f8 <__aeabi_dmul>
 800f692:	2200      	movs	r2, #0
 800f694:	2300      	movs	r3, #0
 800f696:	4604      	mov	r4, r0
 800f698:	460d      	mov	r5, r1
 800f69a:	f7f1 fa15 	bl	8000ac8 <__aeabi_dcmpeq>
 800f69e:	2800      	cmp	r0, #0
 800f6a0:	f43f aebb 	beq.w	800f41a <_dtoa_r+0x472>
 800f6a4:	e6f0      	b.n	800f488 <_dtoa_r+0x4e0>
 800f6a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f6a8:	2a00      	cmp	r2, #0
 800f6aa:	f000 80db 	beq.w	800f864 <_dtoa_r+0x8bc>
 800f6ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6b0:	2a01      	cmp	r2, #1
 800f6b2:	f300 80bf 	bgt.w	800f834 <_dtoa_r+0x88c>
 800f6b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f6b8:	2a00      	cmp	r2, #0
 800f6ba:	f000 80b7 	beq.w	800f82c <_dtoa_r+0x884>
 800f6be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f6c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f6c4:	4646      	mov	r6, r8
 800f6c6:	9a08      	ldr	r2, [sp, #32]
 800f6c8:	2101      	movs	r1, #1
 800f6ca:	441a      	add	r2, r3
 800f6cc:	4658      	mov	r0, fp
 800f6ce:	4498      	add	r8, r3
 800f6d0:	9208      	str	r2, [sp, #32]
 800f6d2:	f000 fc21 	bl	800ff18 <__i2b>
 800f6d6:	4605      	mov	r5, r0
 800f6d8:	b15e      	cbz	r6, 800f6f2 <_dtoa_r+0x74a>
 800f6da:	9b08      	ldr	r3, [sp, #32]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	dd08      	ble.n	800f6f2 <_dtoa_r+0x74a>
 800f6e0:	42b3      	cmp	r3, r6
 800f6e2:	9a08      	ldr	r2, [sp, #32]
 800f6e4:	bfa8      	it	ge
 800f6e6:	4633      	movge	r3, r6
 800f6e8:	eba8 0803 	sub.w	r8, r8, r3
 800f6ec:	1af6      	subs	r6, r6, r3
 800f6ee:	1ad3      	subs	r3, r2, r3
 800f6f0:	9308      	str	r3, [sp, #32]
 800f6f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6f4:	b1f3      	cbz	r3, 800f734 <_dtoa_r+0x78c>
 800f6f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	f000 80b7 	beq.w	800f86c <_dtoa_r+0x8c4>
 800f6fe:	b18c      	cbz	r4, 800f724 <_dtoa_r+0x77c>
 800f700:	4629      	mov	r1, r5
 800f702:	4622      	mov	r2, r4
 800f704:	4658      	mov	r0, fp
 800f706:	f000 fcc7 	bl	8010098 <__pow5mult>
 800f70a:	464a      	mov	r2, r9
 800f70c:	4601      	mov	r1, r0
 800f70e:	4605      	mov	r5, r0
 800f710:	4658      	mov	r0, fp
 800f712:	f000 fc17 	bl	800ff44 <__multiply>
 800f716:	4649      	mov	r1, r9
 800f718:	9004      	str	r0, [sp, #16]
 800f71a:	4658      	mov	r0, fp
 800f71c:	f000 fb48 	bl	800fdb0 <_Bfree>
 800f720:	9b04      	ldr	r3, [sp, #16]
 800f722:	4699      	mov	r9, r3
 800f724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f726:	1b1a      	subs	r2, r3, r4
 800f728:	d004      	beq.n	800f734 <_dtoa_r+0x78c>
 800f72a:	4649      	mov	r1, r9
 800f72c:	4658      	mov	r0, fp
 800f72e:	f000 fcb3 	bl	8010098 <__pow5mult>
 800f732:	4681      	mov	r9, r0
 800f734:	2101      	movs	r1, #1
 800f736:	4658      	mov	r0, fp
 800f738:	f000 fbee 	bl	800ff18 <__i2b>
 800f73c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f73e:	4604      	mov	r4, r0
 800f740:	2b00      	cmp	r3, #0
 800f742:	f000 81cf 	beq.w	800fae4 <_dtoa_r+0xb3c>
 800f746:	461a      	mov	r2, r3
 800f748:	4601      	mov	r1, r0
 800f74a:	4658      	mov	r0, fp
 800f74c:	f000 fca4 	bl	8010098 <__pow5mult>
 800f750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f752:	2b01      	cmp	r3, #1
 800f754:	4604      	mov	r4, r0
 800f756:	f300 8095 	bgt.w	800f884 <_dtoa_r+0x8dc>
 800f75a:	9b02      	ldr	r3, [sp, #8]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	f040 8087 	bne.w	800f870 <_dtoa_r+0x8c8>
 800f762:	9b03      	ldr	r3, [sp, #12]
 800f764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f768:	2b00      	cmp	r3, #0
 800f76a:	f040 8089 	bne.w	800f880 <_dtoa_r+0x8d8>
 800f76e:	9b03      	ldr	r3, [sp, #12]
 800f770:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f774:	0d1b      	lsrs	r3, r3, #20
 800f776:	051b      	lsls	r3, r3, #20
 800f778:	b12b      	cbz	r3, 800f786 <_dtoa_r+0x7de>
 800f77a:	9b08      	ldr	r3, [sp, #32]
 800f77c:	3301      	adds	r3, #1
 800f77e:	9308      	str	r3, [sp, #32]
 800f780:	f108 0801 	add.w	r8, r8, #1
 800f784:	2301      	movs	r3, #1
 800f786:	930a      	str	r3, [sp, #40]	@ 0x28
 800f788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f000 81b0 	beq.w	800faf0 <_dtoa_r+0xb48>
 800f790:	6923      	ldr	r3, [r4, #16]
 800f792:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f796:	6918      	ldr	r0, [r3, #16]
 800f798:	f000 fb72 	bl	800fe80 <__hi0bits>
 800f79c:	f1c0 0020 	rsb	r0, r0, #32
 800f7a0:	9b08      	ldr	r3, [sp, #32]
 800f7a2:	4418      	add	r0, r3
 800f7a4:	f010 001f 	ands.w	r0, r0, #31
 800f7a8:	d077      	beq.n	800f89a <_dtoa_r+0x8f2>
 800f7aa:	f1c0 0320 	rsb	r3, r0, #32
 800f7ae:	2b04      	cmp	r3, #4
 800f7b0:	dd6b      	ble.n	800f88a <_dtoa_r+0x8e2>
 800f7b2:	9b08      	ldr	r3, [sp, #32]
 800f7b4:	f1c0 001c 	rsb	r0, r0, #28
 800f7b8:	4403      	add	r3, r0
 800f7ba:	4480      	add	r8, r0
 800f7bc:	4406      	add	r6, r0
 800f7be:	9308      	str	r3, [sp, #32]
 800f7c0:	f1b8 0f00 	cmp.w	r8, #0
 800f7c4:	dd05      	ble.n	800f7d2 <_dtoa_r+0x82a>
 800f7c6:	4649      	mov	r1, r9
 800f7c8:	4642      	mov	r2, r8
 800f7ca:	4658      	mov	r0, fp
 800f7cc:	f000 fcbe 	bl	801014c <__lshift>
 800f7d0:	4681      	mov	r9, r0
 800f7d2:	9b08      	ldr	r3, [sp, #32]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	dd05      	ble.n	800f7e4 <_dtoa_r+0x83c>
 800f7d8:	4621      	mov	r1, r4
 800f7da:	461a      	mov	r2, r3
 800f7dc:	4658      	mov	r0, fp
 800f7de:	f000 fcb5 	bl	801014c <__lshift>
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d059      	beq.n	800f89e <_dtoa_r+0x8f6>
 800f7ea:	4621      	mov	r1, r4
 800f7ec:	4648      	mov	r0, r9
 800f7ee:	f000 fd19 	bl	8010224 <__mcmp>
 800f7f2:	2800      	cmp	r0, #0
 800f7f4:	da53      	bge.n	800f89e <_dtoa_r+0x8f6>
 800f7f6:	1e7b      	subs	r3, r7, #1
 800f7f8:	9304      	str	r3, [sp, #16]
 800f7fa:	4649      	mov	r1, r9
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	220a      	movs	r2, #10
 800f800:	4658      	mov	r0, fp
 800f802:	f000 faf7 	bl	800fdf4 <__multadd>
 800f806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f808:	4681      	mov	r9, r0
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	f000 8172 	beq.w	800faf4 <_dtoa_r+0xb4c>
 800f810:	2300      	movs	r3, #0
 800f812:	4629      	mov	r1, r5
 800f814:	220a      	movs	r2, #10
 800f816:	4658      	mov	r0, fp
 800f818:	f000 faec 	bl	800fdf4 <__multadd>
 800f81c:	9b00      	ldr	r3, [sp, #0]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	4605      	mov	r5, r0
 800f822:	dc67      	bgt.n	800f8f4 <_dtoa_r+0x94c>
 800f824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f826:	2b02      	cmp	r3, #2
 800f828:	dc41      	bgt.n	800f8ae <_dtoa_r+0x906>
 800f82a:	e063      	b.n	800f8f4 <_dtoa_r+0x94c>
 800f82c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f82e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f832:	e746      	b.n	800f6c2 <_dtoa_r+0x71a>
 800f834:	9b07      	ldr	r3, [sp, #28]
 800f836:	1e5c      	subs	r4, r3, #1
 800f838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f83a:	42a3      	cmp	r3, r4
 800f83c:	bfbf      	itttt	lt
 800f83e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f840:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f842:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f844:	1ae3      	sublt	r3, r4, r3
 800f846:	bfb4      	ite	lt
 800f848:	18d2      	addlt	r2, r2, r3
 800f84a:	1b1c      	subge	r4, r3, r4
 800f84c:	9b07      	ldr	r3, [sp, #28]
 800f84e:	bfbc      	itt	lt
 800f850:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f852:	2400      	movlt	r4, #0
 800f854:	2b00      	cmp	r3, #0
 800f856:	bfb5      	itete	lt
 800f858:	eba8 0603 	sublt.w	r6, r8, r3
 800f85c:	9b07      	ldrge	r3, [sp, #28]
 800f85e:	2300      	movlt	r3, #0
 800f860:	4646      	movge	r6, r8
 800f862:	e730      	b.n	800f6c6 <_dtoa_r+0x71e>
 800f864:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f866:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f868:	4646      	mov	r6, r8
 800f86a:	e735      	b.n	800f6d8 <_dtoa_r+0x730>
 800f86c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f86e:	e75c      	b.n	800f72a <_dtoa_r+0x782>
 800f870:	2300      	movs	r3, #0
 800f872:	e788      	b.n	800f786 <_dtoa_r+0x7de>
 800f874:	3fe00000 	.word	0x3fe00000
 800f878:	40240000 	.word	0x40240000
 800f87c:	40140000 	.word	0x40140000
 800f880:	9b02      	ldr	r3, [sp, #8]
 800f882:	e780      	b.n	800f786 <_dtoa_r+0x7de>
 800f884:	2300      	movs	r3, #0
 800f886:	930a      	str	r3, [sp, #40]	@ 0x28
 800f888:	e782      	b.n	800f790 <_dtoa_r+0x7e8>
 800f88a:	d099      	beq.n	800f7c0 <_dtoa_r+0x818>
 800f88c:	9a08      	ldr	r2, [sp, #32]
 800f88e:	331c      	adds	r3, #28
 800f890:	441a      	add	r2, r3
 800f892:	4498      	add	r8, r3
 800f894:	441e      	add	r6, r3
 800f896:	9208      	str	r2, [sp, #32]
 800f898:	e792      	b.n	800f7c0 <_dtoa_r+0x818>
 800f89a:	4603      	mov	r3, r0
 800f89c:	e7f6      	b.n	800f88c <_dtoa_r+0x8e4>
 800f89e:	9b07      	ldr	r3, [sp, #28]
 800f8a0:	9704      	str	r7, [sp, #16]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	dc20      	bgt.n	800f8e8 <_dtoa_r+0x940>
 800f8a6:	9300      	str	r3, [sp, #0]
 800f8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8aa:	2b02      	cmp	r3, #2
 800f8ac:	dd1e      	ble.n	800f8ec <_dtoa_r+0x944>
 800f8ae:	9b00      	ldr	r3, [sp, #0]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	f47f aec0 	bne.w	800f636 <_dtoa_r+0x68e>
 800f8b6:	4621      	mov	r1, r4
 800f8b8:	2205      	movs	r2, #5
 800f8ba:	4658      	mov	r0, fp
 800f8bc:	f000 fa9a 	bl	800fdf4 <__multadd>
 800f8c0:	4601      	mov	r1, r0
 800f8c2:	4604      	mov	r4, r0
 800f8c4:	4648      	mov	r0, r9
 800f8c6:	f000 fcad 	bl	8010224 <__mcmp>
 800f8ca:	2800      	cmp	r0, #0
 800f8cc:	f77f aeb3 	ble.w	800f636 <_dtoa_r+0x68e>
 800f8d0:	4656      	mov	r6, sl
 800f8d2:	2331      	movs	r3, #49	@ 0x31
 800f8d4:	f806 3b01 	strb.w	r3, [r6], #1
 800f8d8:	9b04      	ldr	r3, [sp, #16]
 800f8da:	3301      	adds	r3, #1
 800f8dc:	9304      	str	r3, [sp, #16]
 800f8de:	e6ae      	b.n	800f63e <_dtoa_r+0x696>
 800f8e0:	9c07      	ldr	r4, [sp, #28]
 800f8e2:	9704      	str	r7, [sp, #16]
 800f8e4:	4625      	mov	r5, r4
 800f8e6:	e7f3      	b.n	800f8d0 <_dtoa_r+0x928>
 800f8e8:	9b07      	ldr	r3, [sp, #28]
 800f8ea:	9300      	str	r3, [sp, #0]
 800f8ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	f000 8104 	beq.w	800fafc <_dtoa_r+0xb54>
 800f8f4:	2e00      	cmp	r6, #0
 800f8f6:	dd05      	ble.n	800f904 <_dtoa_r+0x95c>
 800f8f8:	4629      	mov	r1, r5
 800f8fa:	4632      	mov	r2, r6
 800f8fc:	4658      	mov	r0, fp
 800f8fe:	f000 fc25 	bl	801014c <__lshift>
 800f902:	4605      	mov	r5, r0
 800f904:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f906:	2b00      	cmp	r3, #0
 800f908:	d05a      	beq.n	800f9c0 <_dtoa_r+0xa18>
 800f90a:	6869      	ldr	r1, [r5, #4]
 800f90c:	4658      	mov	r0, fp
 800f90e:	f000 fa0f 	bl	800fd30 <_Balloc>
 800f912:	4606      	mov	r6, r0
 800f914:	b928      	cbnz	r0, 800f922 <_dtoa_r+0x97a>
 800f916:	4b84      	ldr	r3, [pc, #528]	@ (800fb28 <_dtoa_r+0xb80>)
 800f918:	4602      	mov	r2, r0
 800f91a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f91e:	f7ff bb5a 	b.w	800efd6 <_dtoa_r+0x2e>
 800f922:	692a      	ldr	r2, [r5, #16]
 800f924:	3202      	adds	r2, #2
 800f926:	0092      	lsls	r2, r2, #2
 800f928:	f105 010c 	add.w	r1, r5, #12
 800f92c:	300c      	adds	r0, #12
 800f92e:	f7ff fa92 	bl	800ee56 <memcpy>
 800f932:	2201      	movs	r2, #1
 800f934:	4631      	mov	r1, r6
 800f936:	4658      	mov	r0, fp
 800f938:	f000 fc08 	bl	801014c <__lshift>
 800f93c:	f10a 0301 	add.w	r3, sl, #1
 800f940:	9307      	str	r3, [sp, #28]
 800f942:	9b00      	ldr	r3, [sp, #0]
 800f944:	4453      	add	r3, sl
 800f946:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f948:	9b02      	ldr	r3, [sp, #8]
 800f94a:	f003 0301 	and.w	r3, r3, #1
 800f94e:	462f      	mov	r7, r5
 800f950:	930a      	str	r3, [sp, #40]	@ 0x28
 800f952:	4605      	mov	r5, r0
 800f954:	9b07      	ldr	r3, [sp, #28]
 800f956:	4621      	mov	r1, r4
 800f958:	3b01      	subs	r3, #1
 800f95a:	4648      	mov	r0, r9
 800f95c:	9300      	str	r3, [sp, #0]
 800f95e:	f7ff fa99 	bl	800ee94 <quorem>
 800f962:	4639      	mov	r1, r7
 800f964:	9002      	str	r0, [sp, #8]
 800f966:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f96a:	4648      	mov	r0, r9
 800f96c:	f000 fc5a 	bl	8010224 <__mcmp>
 800f970:	462a      	mov	r2, r5
 800f972:	9008      	str	r0, [sp, #32]
 800f974:	4621      	mov	r1, r4
 800f976:	4658      	mov	r0, fp
 800f978:	f000 fc70 	bl	801025c <__mdiff>
 800f97c:	68c2      	ldr	r2, [r0, #12]
 800f97e:	4606      	mov	r6, r0
 800f980:	bb02      	cbnz	r2, 800f9c4 <_dtoa_r+0xa1c>
 800f982:	4601      	mov	r1, r0
 800f984:	4648      	mov	r0, r9
 800f986:	f000 fc4d 	bl	8010224 <__mcmp>
 800f98a:	4602      	mov	r2, r0
 800f98c:	4631      	mov	r1, r6
 800f98e:	4658      	mov	r0, fp
 800f990:	920e      	str	r2, [sp, #56]	@ 0x38
 800f992:	f000 fa0d 	bl	800fdb0 <_Bfree>
 800f996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f998:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f99a:	9e07      	ldr	r6, [sp, #28]
 800f99c:	ea43 0102 	orr.w	r1, r3, r2
 800f9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9a2:	4319      	orrs	r1, r3
 800f9a4:	d110      	bne.n	800f9c8 <_dtoa_r+0xa20>
 800f9a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f9aa:	d029      	beq.n	800fa00 <_dtoa_r+0xa58>
 800f9ac:	9b08      	ldr	r3, [sp, #32]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	dd02      	ble.n	800f9b8 <_dtoa_r+0xa10>
 800f9b2:	9b02      	ldr	r3, [sp, #8]
 800f9b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f9b8:	9b00      	ldr	r3, [sp, #0]
 800f9ba:	f883 8000 	strb.w	r8, [r3]
 800f9be:	e63f      	b.n	800f640 <_dtoa_r+0x698>
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	e7bb      	b.n	800f93c <_dtoa_r+0x994>
 800f9c4:	2201      	movs	r2, #1
 800f9c6:	e7e1      	b.n	800f98c <_dtoa_r+0x9e4>
 800f9c8:	9b08      	ldr	r3, [sp, #32]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	db04      	blt.n	800f9d8 <_dtoa_r+0xa30>
 800f9ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f9d0:	430b      	orrs	r3, r1
 800f9d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f9d4:	430b      	orrs	r3, r1
 800f9d6:	d120      	bne.n	800fa1a <_dtoa_r+0xa72>
 800f9d8:	2a00      	cmp	r2, #0
 800f9da:	dded      	ble.n	800f9b8 <_dtoa_r+0xa10>
 800f9dc:	4649      	mov	r1, r9
 800f9de:	2201      	movs	r2, #1
 800f9e0:	4658      	mov	r0, fp
 800f9e2:	f000 fbb3 	bl	801014c <__lshift>
 800f9e6:	4621      	mov	r1, r4
 800f9e8:	4681      	mov	r9, r0
 800f9ea:	f000 fc1b 	bl	8010224 <__mcmp>
 800f9ee:	2800      	cmp	r0, #0
 800f9f0:	dc03      	bgt.n	800f9fa <_dtoa_r+0xa52>
 800f9f2:	d1e1      	bne.n	800f9b8 <_dtoa_r+0xa10>
 800f9f4:	f018 0f01 	tst.w	r8, #1
 800f9f8:	d0de      	beq.n	800f9b8 <_dtoa_r+0xa10>
 800f9fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f9fe:	d1d8      	bne.n	800f9b2 <_dtoa_r+0xa0a>
 800fa00:	9a00      	ldr	r2, [sp, #0]
 800fa02:	2339      	movs	r3, #57	@ 0x39
 800fa04:	7013      	strb	r3, [r2, #0]
 800fa06:	4633      	mov	r3, r6
 800fa08:	461e      	mov	r6, r3
 800fa0a:	3b01      	subs	r3, #1
 800fa0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fa10:	2a39      	cmp	r2, #57	@ 0x39
 800fa12:	d052      	beq.n	800faba <_dtoa_r+0xb12>
 800fa14:	3201      	adds	r2, #1
 800fa16:	701a      	strb	r2, [r3, #0]
 800fa18:	e612      	b.n	800f640 <_dtoa_r+0x698>
 800fa1a:	2a00      	cmp	r2, #0
 800fa1c:	dd07      	ble.n	800fa2e <_dtoa_r+0xa86>
 800fa1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fa22:	d0ed      	beq.n	800fa00 <_dtoa_r+0xa58>
 800fa24:	9a00      	ldr	r2, [sp, #0]
 800fa26:	f108 0301 	add.w	r3, r8, #1
 800fa2a:	7013      	strb	r3, [r2, #0]
 800fa2c:	e608      	b.n	800f640 <_dtoa_r+0x698>
 800fa2e:	9b07      	ldr	r3, [sp, #28]
 800fa30:	9a07      	ldr	r2, [sp, #28]
 800fa32:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fa36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa38:	4293      	cmp	r3, r2
 800fa3a:	d028      	beq.n	800fa8e <_dtoa_r+0xae6>
 800fa3c:	4649      	mov	r1, r9
 800fa3e:	2300      	movs	r3, #0
 800fa40:	220a      	movs	r2, #10
 800fa42:	4658      	mov	r0, fp
 800fa44:	f000 f9d6 	bl	800fdf4 <__multadd>
 800fa48:	42af      	cmp	r7, r5
 800fa4a:	4681      	mov	r9, r0
 800fa4c:	f04f 0300 	mov.w	r3, #0
 800fa50:	f04f 020a 	mov.w	r2, #10
 800fa54:	4639      	mov	r1, r7
 800fa56:	4658      	mov	r0, fp
 800fa58:	d107      	bne.n	800fa6a <_dtoa_r+0xac2>
 800fa5a:	f000 f9cb 	bl	800fdf4 <__multadd>
 800fa5e:	4607      	mov	r7, r0
 800fa60:	4605      	mov	r5, r0
 800fa62:	9b07      	ldr	r3, [sp, #28]
 800fa64:	3301      	adds	r3, #1
 800fa66:	9307      	str	r3, [sp, #28]
 800fa68:	e774      	b.n	800f954 <_dtoa_r+0x9ac>
 800fa6a:	f000 f9c3 	bl	800fdf4 <__multadd>
 800fa6e:	4629      	mov	r1, r5
 800fa70:	4607      	mov	r7, r0
 800fa72:	2300      	movs	r3, #0
 800fa74:	220a      	movs	r2, #10
 800fa76:	4658      	mov	r0, fp
 800fa78:	f000 f9bc 	bl	800fdf4 <__multadd>
 800fa7c:	4605      	mov	r5, r0
 800fa7e:	e7f0      	b.n	800fa62 <_dtoa_r+0xaba>
 800fa80:	9b00      	ldr	r3, [sp, #0]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	bfcc      	ite	gt
 800fa86:	461e      	movgt	r6, r3
 800fa88:	2601      	movle	r6, #1
 800fa8a:	4456      	add	r6, sl
 800fa8c:	2700      	movs	r7, #0
 800fa8e:	4649      	mov	r1, r9
 800fa90:	2201      	movs	r2, #1
 800fa92:	4658      	mov	r0, fp
 800fa94:	f000 fb5a 	bl	801014c <__lshift>
 800fa98:	4621      	mov	r1, r4
 800fa9a:	4681      	mov	r9, r0
 800fa9c:	f000 fbc2 	bl	8010224 <__mcmp>
 800faa0:	2800      	cmp	r0, #0
 800faa2:	dcb0      	bgt.n	800fa06 <_dtoa_r+0xa5e>
 800faa4:	d102      	bne.n	800faac <_dtoa_r+0xb04>
 800faa6:	f018 0f01 	tst.w	r8, #1
 800faaa:	d1ac      	bne.n	800fa06 <_dtoa_r+0xa5e>
 800faac:	4633      	mov	r3, r6
 800faae:	461e      	mov	r6, r3
 800fab0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fab4:	2a30      	cmp	r2, #48	@ 0x30
 800fab6:	d0fa      	beq.n	800faae <_dtoa_r+0xb06>
 800fab8:	e5c2      	b.n	800f640 <_dtoa_r+0x698>
 800faba:	459a      	cmp	sl, r3
 800fabc:	d1a4      	bne.n	800fa08 <_dtoa_r+0xa60>
 800fabe:	9b04      	ldr	r3, [sp, #16]
 800fac0:	3301      	adds	r3, #1
 800fac2:	9304      	str	r3, [sp, #16]
 800fac4:	2331      	movs	r3, #49	@ 0x31
 800fac6:	f88a 3000 	strb.w	r3, [sl]
 800faca:	e5b9      	b.n	800f640 <_dtoa_r+0x698>
 800facc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800face:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800fb2c <_dtoa_r+0xb84>
 800fad2:	b11b      	cbz	r3, 800fadc <_dtoa_r+0xb34>
 800fad4:	f10a 0308 	add.w	r3, sl, #8
 800fad8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fada:	6013      	str	r3, [r2, #0]
 800fadc:	4650      	mov	r0, sl
 800fade:	b019      	add	sp, #100	@ 0x64
 800fae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fae6:	2b01      	cmp	r3, #1
 800fae8:	f77f ae37 	ble.w	800f75a <_dtoa_r+0x7b2>
 800faec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800faee:	930a      	str	r3, [sp, #40]	@ 0x28
 800faf0:	2001      	movs	r0, #1
 800faf2:	e655      	b.n	800f7a0 <_dtoa_r+0x7f8>
 800faf4:	9b00      	ldr	r3, [sp, #0]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	f77f aed6 	ble.w	800f8a8 <_dtoa_r+0x900>
 800fafc:	4656      	mov	r6, sl
 800fafe:	4621      	mov	r1, r4
 800fb00:	4648      	mov	r0, r9
 800fb02:	f7ff f9c7 	bl	800ee94 <quorem>
 800fb06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fb0a:	f806 8b01 	strb.w	r8, [r6], #1
 800fb0e:	9b00      	ldr	r3, [sp, #0]
 800fb10:	eba6 020a 	sub.w	r2, r6, sl
 800fb14:	4293      	cmp	r3, r2
 800fb16:	ddb3      	ble.n	800fa80 <_dtoa_r+0xad8>
 800fb18:	4649      	mov	r1, r9
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	220a      	movs	r2, #10
 800fb1e:	4658      	mov	r0, fp
 800fb20:	f000 f968 	bl	800fdf4 <__multadd>
 800fb24:	4681      	mov	r9, r0
 800fb26:	e7ea      	b.n	800fafe <_dtoa_r+0xb56>
 800fb28:	08012a2d 	.word	0x08012a2d
 800fb2c:	080129b1 	.word	0x080129b1

0800fb30 <_free_r>:
 800fb30:	b538      	push	{r3, r4, r5, lr}
 800fb32:	4605      	mov	r5, r0
 800fb34:	2900      	cmp	r1, #0
 800fb36:	d041      	beq.n	800fbbc <_free_r+0x8c>
 800fb38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb3c:	1f0c      	subs	r4, r1, #4
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	bfb8      	it	lt
 800fb42:	18e4      	addlt	r4, r4, r3
 800fb44:	f000 f8e8 	bl	800fd18 <__malloc_lock>
 800fb48:	4a1d      	ldr	r2, [pc, #116]	@ (800fbc0 <_free_r+0x90>)
 800fb4a:	6813      	ldr	r3, [r2, #0]
 800fb4c:	b933      	cbnz	r3, 800fb5c <_free_r+0x2c>
 800fb4e:	6063      	str	r3, [r4, #4]
 800fb50:	6014      	str	r4, [r2, #0]
 800fb52:	4628      	mov	r0, r5
 800fb54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb58:	f000 b8e4 	b.w	800fd24 <__malloc_unlock>
 800fb5c:	42a3      	cmp	r3, r4
 800fb5e:	d908      	bls.n	800fb72 <_free_r+0x42>
 800fb60:	6820      	ldr	r0, [r4, #0]
 800fb62:	1821      	adds	r1, r4, r0
 800fb64:	428b      	cmp	r3, r1
 800fb66:	bf01      	itttt	eq
 800fb68:	6819      	ldreq	r1, [r3, #0]
 800fb6a:	685b      	ldreq	r3, [r3, #4]
 800fb6c:	1809      	addeq	r1, r1, r0
 800fb6e:	6021      	streq	r1, [r4, #0]
 800fb70:	e7ed      	b.n	800fb4e <_free_r+0x1e>
 800fb72:	461a      	mov	r2, r3
 800fb74:	685b      	ldr	r3, [r3, #4]
 800fb76:	b10b      	cbz	r3, 800fb7c <_free_r+0x4c>
 800fb78:	42a3      	cmp	r3, r4
 800fb7a:	d9fa      	bls.n	800fb72 <_free_r+0x42>
 800fb7c:	6811      	ldr	r1, [r2, #0]
 800fb7e:	1850      	adds	r0, r2, r1
 800fb80:	42a0      	cmp	r0, r4
 800fb82:	d10b      	bne.n	800fb9c <_free_r+0x6c>
 800fb84:	6820      	ldr	r0, [r4, #0]
 800fb86:	4401      	add	r1, r0
 800fb88:	1850      	adds	r0, r2, r1
 800fb8a:	4283      	cmp	r3, r0
 800fb8c:	6011      	str	r1, [r2, #0]
 800fb8e:	d1e0      	bne.n	800fb52 <_free_r+0x22>
 800fb90:	6818      	ldr	r0, [r3, #0]
 800fb92:	685b      	ldr	r3, [r3, #4]
 800fb94:	6053      	str	r3, [r2, #4]
 800fb96:	4408      	add	r0, r1
 800fb98:	6010      	str	r0, [r2, #0]
 800fb9a:	e7da      	b.n	800fb52 <_free_r+0x22>
 800fb9c:	d902      	bls.n	800fba4 <_free_r+0x74>
 800fb9e:	230c      	movs	r3, #12
 800fba0:	602b      	str	r3, [r5, #0]
 800fba2:	e7d6      	b.n	800fb52 <_free_r+0x22>
 800fba4:	6820      	ldr	r0, [r4, #0]
 800fba6:	1821      	adds	r1, r4, r0
 800fba8:	428b      	cmp	r3, r1
 800fbaa:	bf04      	itt	eq
 800fbac:	6819      	ldreq	r1, [r3, #0]
 800fbae:	685b      	ldreq	r3, [r3, #4]
 800fbb0:	6063      	str	r3, [r4, #4]
 800fbb2:	bf04      	itt	eq
 800fbb4:	1809      	addeq	r1, r1, r0
 800fbb6:	6021      	streq	r1, [r4, #0]
 800fbb8:	6054      	str	r4, [r2, #4]
 800fbba:	e7ca      	b.n	800fb52 <_free_r+0x22>
 800fbbc:	bd38      	pop	{r3, r4, r5, pc}
 800fbbe:	bf00      	nop
 800fbc0:	200027f8 	.word	0x200027f8

0800fbc4 <malloc>:
 800fbc4:	4b02      	ldr	r3, [pc, #8]	@ (800fbd0 <malloc+0xc>)
 800fbc6:	4601      	mov	r1, r0
 800fbc8:	6818      	ldr	r0, [r3, #0]
 800fbca:	f000 b825 	b.w	800fc18 <_malloc_r>
 800fbce:	bf00      	nop
 800fbd0:	20000138 	.word	0x20000138

0800fbd4 <sbrk_aligned>:
 800fbd4:	b570      	push	{r4, r5, r6, lr}
 800fbd6:	4e0f      	ldr	r6, [pc, #60]	@ (800fc14 <sbrk_aligned+0x40>)
 800fbd8:	460c      	mov	r4, r1
 800fbda:	6831      	ldr	r1, [r6, #0]
 800fbdc:	4605      	mov	r5, r0
 800fbde:	b911      	cbnz	r1, 800fbe6 <sbrk_aligned+0x12>
 800fbe0:	f001 f81c 	bl	8010c1c <_sbrk_r>
 800fbe4:	6030      	str	r0, [r6, #0]
 800fbe6:	4621      	mov	r1, r4
 800fbe8:	4628      	mov	r0, r5
 800fbea:	f001 f817 	bl	8010c1c <_sbrk_r>
 800fbee:	1c43      	adds	r3, r0, #1
 800fbf0:	d103      	bne.n	800fbfa <sbrk_aligned+0x26>
 800fbf2:	f04f 34ff 	mov.w	r4, #4294967295
 800fbf6:	4620      	mov	r0, r4
 800fbf8:	bd70      	pop	{r4, r5, r6, pc}
 800fbfa:	1cc4      	adds	r4, r0, #3
 800fbfc:	f024 0403 	bic.w	r4, r4, #3
 800fc00:	42a0      	cmp	r0, r4
 800fc02:	d0f8      	beq.n	800fbf6 <sbrk_aligned+0x22>
 800fc04:	1a21      	subs	r1, r4, r0
 800fc06:	4628      	mov	r0, r5
 800fc08:	f001 f808 	bl	8010c1c <_sbrk_r>
 800fc0c:	3001      	adds	r0, #1
 800fc0e:	d1f2      	bne.n	800fbf6 <sbrk_aligned+0x22>
 800fc10:	e7ef      	b.n	800fbf2 <sbrk_aligned+0x1e>
 800fc12:	bf00      	nop
 800fc14:	200027f4 	.word	0x200027f4

0800fc18 <_malloc_r>:
 800fc18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc1c:	1ccd      	adds	r5, r1, #3
 800fc1e:	f025 0503 	bic.w	r5, r5, #3
 800fc22:	3508      	adds	r5, #8
 800fc24:	2d0c      	cmp	r5, #12
 800fc26:	bf38      	it	cc
 800fc28:	250c      	movcc	r5, #12
 800fc2a:	2d00      	cmp	r5, #0
 800fc2c:	4606      	mov	r6, r0
 800fc2e:	db01      	blt.n	800fc34 <_malloc_r+0x1c>
 800fc30:	42a9      	cmp	r1, r5
 800fc32:	d904      	bls.n	800fc3e <_malloc_r+0x26>
 800fc34:	230c      	movs	r3, #12
 800fc36:	6033      	str	r3, [r6, #0]
 800fc38:	2000      	movs	r0, #0
 800fc3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fd14 <_malloc_r+0xfc>
 800fc42:	f000 f869 	bl	800fd18 <__malloc_lock>
 800fc46:	f8d8 3000 	ldr.w	r3, [r8]
 800fc4a:	461c      	mov	r4, r3
 800fc4c:	bb44      	cbnz	r4, 800fca0 <_malloc_r+0x88>
 800fc4e:	4629      	mov	r1, r5
 800fc50:	4630      	mov	r0, r6
 800fc52:	f7ff ffbf 	bl	800fbd4 <sbrk_aligned>
 800fc56:	1c43      	adds	r3, r0, #1
 800fc58:	4604      	mov	r4, r0
 800fc5a:	d158      	bne.n	800fd0e <_malloc_r+0xf6>
 800fc5c:	f8d8 4000 	ldr.w	r4, [r8]
 800fc60:	4627      	mov	r7, r4
 800fc62:	2f00      	cmp	r7, #0
 800fc64:	d143      	bne.n	800fcee <_malloc_r+0xd6>
 800fc66:	2c00      	cmp	r4, #0
 800fc68:	d04b      	beq.n	800fd02 <_malloc_r+0xea>
 800fc6a:	6823      	ldr	r3, [r4, #0]
 800fc6c:	4639      	mov	r1, r7
 800fc6e:	4630      	mov	r0, r6
 800fc70:	eb04 0903 	add.w	r9, r4, r3
 800fc74:	f000 ffd2 	bl	8010c1c <_sbrk_r>
 800fc78:	4581      	cmp	r9, r0
 800fc7a:	d142      	bne.n	800fd02 <_malloc_r+0xea>
 800fc7c:	6821      	ldr	r1, [r4, #0]
 800fc7e:	1a6d      	subs	r5, r5, r1
 800fc80:	4629      	mov	r1, r5
 800fc82:	4630      	mov	r0, r6
 800fc84:	f7ff ffa6 	bl	800fbd4 <sbrk_aligned>
 800fc88:	3001      	adds	r0, #1
 800fc8a:	d03a      	beq.n	800fd02 <_malloc_r+0xea>
 800fc8c:	6823      	ldr	r3, [r4, #0]
 800fc8e:	442b      	add	r3, r5
 800fc90:	6023      	str	r3, [r4, #0]
 800fc92:	f8d8 3000 	ldr.w	r3, [r8]
 800fc96:	685a      	ldr	r2, [r3, #4]
 800fc98:	bb62      	cbnz	r2, 800fcf4 <_malloc_r+0xdc>
 800fc9a:	f8c8 7000 	str.w	r7, [r8]
 800fc9e:	e00f      	b.n	800fcc0 <_malloc_r+0xa8>
 800fca0:	6822      	ldr	r2, [r4, #0]
 800fca2:	1b52      	subs	r2, r2, r5
 800fca4:	d420      	bmi.n	800fce8 <_malloc_r+0xd0>
 800fca6:	2a0b      	cmp	r2, #11
 800fca8:	d917      	bls.n	800fcda <_malloc_r+0xc2>
 800fcaa:	1961      	adds	r1, r4, r5
 800fcac:	42a3      	cmp	r3, r4
 800fcae:	6025      	str	r5, [r4, #0]
 800fcb0:	bf18      	it	ne
 800fcb2:	6059      	strne	r1, [r3, #4]
 800fcb4:	6863      	ldr	r3, [r4, #4]
 800fcb6:	bf08      	it	eq
 800fcb8:	f8c8 1000 	streq.w	r1, [r8]
 800fcbc:	5162      	str	r2, [r4, r5]
 800fcbe:	604b      	str	r3, [r1, #4]
 800fcc0:	4630      	mov	r0, r6
 800fcc2:	f000 f82f 	bl	800fd24 <__malloc_unlock>
 800fcc6:	f104 000b 	add.w	r0, r4, #11
 800fcca:	1d23      	adds	r3, r4, #4
 800fccc:	f020 0007 	bic.w	r0, r0, #7
 800fcd0:	1ac2      	subs	r2, r0, r3
 800fcd2:	bf1c      	itt	ne
 800fcd4:	1a1b      	subne	r3, r3, r0
 800fcd6:	50a3      	strne	r3, [r4, r2]
 800fcd8:	e7af      	b.n	800fc3a <_malloc_r+0x22>
 800fcda:	6862      	ldr	r2, [r4, #4]
 800fcdc:	42a3      	cmp	r3, r4
 800fcde:	bf0c      	ite	eq
 800fce0:	f8c8 2000 	streq.w	r2, [r8]
 800fce4:	605a      	strne	r2, [r3, #4]
 800fce6:	e7eb      	b.n	800fcc0 <_malloc_r+0xa8>
 800fce8:	4623      	mov	r3, r4
 800fcea:	6864      	ldr	r4, [r4, #4]
 800fcec:	e7ae      	b.n	800fc4c <_malloc_r+0x34>
 800fcee:	463c      	mov	r4, r7
 800fcf0:	687f      	ldr	r7, [r7, #4]
 800fcf2:	e7b6      	b.n	800fc62 <_malloc_r+0x4a>
 800fcf4:	461a      	mov	r2, r3
 800fcf6:	685b      	ldr	r3, [r3, #4]
 800fcf8:	42a3      	cmp	r3, r4
 800fcfa:	d1fb      	bne.n	800fcf4 <_malloc_r+0xdc>
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	6053      	str	r3, [r2, #4]
 800fd00:	e7de      	b.n	800fcc0 <_malloc_r+0xa8>
 800fd02:	230c      	movs	r3, #12
 800fd04:	6033      	str	r3, [r6, #0]
 800fd06:	4630      	mov	r0, r6
 800fd08:	f000 f80c 	bl	800fd24 <__malloc_unlock>
 800fd0c:	e794      	b.n	800fc38 <_malloc_r+0x20>
 800fd0e:	6005      	str	r5, [r0, #0]
 800fd10:	e7d6      	b.n	800fcc0 <_malloc_r+0xa8>
 800fd12:	bf00      	nop
 800fd14:	200027f8 	.word	0x200027f8

0800fd18 <__malloc_lock>:
 800fd18:	4801      	ldr	r0, [pc, #4]	@ (800fd20 <__malloc_lock+0x8>)
 800fd1a:	f7ff b89a 	b.w	800ee52 <__retarget_lock_acquire_recursive>
 800fd1e:	bf00      	nop
 800fd20:	200027f0 	.word	0x200027f0

0800fd24 <__malloc_unlock>:
 800fd24:	4801      	ldr	r0, [pc, #4]	@ (800fd2c <__malloc_unlock+0x8>)
 800fd26:	f7ff b895 	b.w	800ee54 <__retarget_lock_release_recursive>
 800fd2a:	bf00      	nop
 800fd2c:	200027f0 	.word	0x200027f0

0800fd30 <_Balloc>:
 800fd30:	b570      	push	{r4, r5, r6, lr}
 800fd32:	69c6      	ldr	r6, [r0, #28]
 800fd34:	4604      	mov	r4, r0
 800fd36:	460d      	mov	r5, r1
 800fd38:	b976      	cbnz	r6, 800fd58 <_Balloc+0x28>
 800fd3a:	2010      	movs	r0, #16
 800fd3c:	f7ff ff42 	bl	800fbc4 <malloc>
 800fd40:	4602      	mov	r2, r0
 800fd42:	61e0      	str	r0, [r4, #28]
 800fd44:	b920      	cbnz	r0, 800fd50 <_Balloc+0x20>
 800fd46:	4b18      	ldr	r3, [pc, #96]	@ (800fda8 <_Balloc+0x78>)
 800fd48:	4818      	ldr	r0, [pc, #96]	@ (800fdac <_Balloc+0x7c>)
 800fd4a:	216b      	movs	r1, #107	@ 0x6b
 800fd4c:	f000 ff76 	bl	8010c3c <__assert_func>
 800fd50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd54:	6006      	str	r6, [r0, #0]
 800fd56:	60c6      	str	r6, [r0, #12]
 800fd58:	69e6      	ldr	r6, [r4, #28]
 800fd5a:	68f3      	ldr	r3, [r6, #12]
 800fd5c:	b183      	cbz	r3, 800fd80 <_Balloc+0x50>
 800fd5e:	69e3      	ldr	r3, [r4, #28]
 800fd60:	68db      	ldr	r3, [r3, #12]
 800fd62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd66:	b9b8      	cbnz	r0, 800fd98 <_Balloc+0x68>
 800fd68:	2101      	movs	r1, #1
 800fd6a:	fa01 f605 	lsl.w	r6, r1, r5
 800fd6e:	1d72      	adds	r2, r6, #5
 800fd70:	0092      	lsls	r2, r2, #2
 800fd72:	4620      	mov	r0, r4
 800fd74:	f000 ff80 	bl	8010c78 <_calloc_r>
 800fd78:	b160      	cbz	r0, 800fd94 <_Balloc+0x64>
 800fd7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd7e:	e00e      	b.n	800fd9e <_Balloc+0x6e>
 800fd80:	2221      	movs	r2, #33	@ 0x21
 800fd82:	2104      	movs	r1, #4
 800fd84:	4620      	mov	r0, r4
 800fd86:	f000 ff77 	bl	8010c78 <_calloc_r>
 800fd8a:	69e3      	ldr	r3, [r4, #28]
 800fd8c:	60f0      	str	r0, [r6, #12]
 800fd8e:	68db      	ldr	r3, [r3, #12]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d1e4      	bne.n	800fd5e <_Balloc+0x2e>
 800fd94:	2000      	movs	r0, #0
 800fd96:	bd70      	pop	{r4, r5, r6, pc}
 800fd98:	6802      	ldr	r2, [r0, #0]
 800fd9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd9e:	2300      	movs	r3, #0
 800fda0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fda4:	e7f7      	b.n	800fd96 <_Balloc+0x66>
 800fda6:	bf00      	nop
 800fda8:	080129be 	.word	0x080129be
 800fdac:	08012a3e 	.word	0x08012a3e

0800fdb0 <_Bfree>:
 800fdb0:	b570      	push	{r4, r5, r6, lr}
 800fdb2:	69c6      	ldr	r6, [r0, #28]
 800fdb4:	4605      	mov	r5, r0
 800fdb6:	460c      	mov	r4, r1
 800fdb8:	b976      	cbnz	r6, 800fdd8 <_Bfree+0x28>
 800fdba:	2010      	movs	r0, #16
 800fdbc:	f7ff ff02 	bl	800fbc4 <malloc>
 800fdc0:	4602      	mov	r2, r0
 800fdc2:	61e8      	str	r0, [r5, #28]
 800fdc4:	b920      	cbnz	r0, 800fdd0 <_Bfree+0x20>
 800fdc6:	4b09      	ldr	r3, [pc, #36]	@ (800fdec <_Bfree+0x3c>)
 800fdc8:	4809      	ldr	r0, [pc, #36]	@ (800fdf0 <_Bfree+0x40>)
 800fdca:	218f      	movs	r1, #143	@ 0x8f
 800fdcc:	f000 ff36 	bl	8010c3c <__assert_func>
 800fdd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdd4:	6006      	str	r6, [r0, #0]
 800fdd6:	60c6      	str	r6, [r0, #12]
 800fdd8:	b13c      	cbz	r4, 800fdea <_Bfree+0x3a>
 800fdda:	69eb      	ldr	r3, [r5, #28]
 800fddc:	6862      	ldr	r2, [r4, #4]
 800fdde:	68db      	ldr	r3, [r3, #12]
 800fde0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fde4:	6021      	str	r1, [r4, #0]
 800fde6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fdea:	bd70      	pop	{r4, r5, r6, pc}
 800fdec:	080129be 	.word	0x080129be
 800fdf0:	08012a3e 	.word	0x08012a3e

0800fdf4 <__multadd>:
 800fdf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdf8:	690d      	ldr	r5, [r1, #16]
 800fdfa:	4607      	mov	r7, r0
 800fdfc:	460c      	mov	r4, r1
 800fdfe:	461e      	mov	r6, r3
 800fe00:	f101 0c14 	add.w	ip, r1, #20
 800fe04:	2000      	movs	r0, #0
 800fe06:	f8dc 3000 	ldr.w	r3, [ip]
 800fe0a:	b299      	uxth	r1, r3
 800fe0c:	fb02 6101 	mla	r1, r2, r1, r6
 800fe10:	0c1e      	lsrs	r6, r3, #16
 800fe12:	0c0b      	lsrs	r3, r1, #16
 800fe14:	fb02 3306 	mla	r3, r2, r6, r3
 800fe18:	b289      	uxth	r1, r1
 800fe1a:	3001      	adds	r0, #1
 800fe1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fe20:	4285      	cmp	r5, r0
 800fe22:	f84c 1b04 	str.w	r1, [ip], #4
 800fe26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fe2a:	dcec      	bgt.n	800fe06 <__multadd+0x12>
 800fe2c:	b30e      	cbz	r6, 800fe72 <__multadd+0x7e>
 800fe2e:	68a3      	ldr	r3, [r4, #8]
 800fe30:	42ab      	cmp	r3, r5
 800fe32:	dc19      	bgt.n	800fe68 <__multadd+0x74>
 800fe34:	6861      	ldr	r1, [r4, #4]
 800fe36:	4638      	mov	r0, r7
 800fe38:	3101      	adds	r1, #1
 800fe3a:	f7ff ff79 	bl	800fd30 <_Balloc>
 800fe3e:	4680      	mov	r8, r0
 800fe40:	b928      	cbnz	r0, 800fe4e <__multadd+0x5a>
 800fe42:	4602      	mov	r2, r0
 800fe44:	4b0c      	ldr	r3, [pc, #48]	@ (800fe78 <__multadd+0x84>)
 800fe46:	480d      	ldr	r0, [pc, #52]	@ (800fe7c <__multadd+0x88>)
 800fe48:	21ba      	movs	r1, #186	@ 0xba
 800fe4a:	f000 fef7 	bl	8010c3c <__assert_func>
 800fe4e:	6922      	ldr	r2, [r4, #16]
 800fe50:	3202      	adds	r2, #2
 800fe52:	f104 010c 	add.w	r1, r4, #12
 800fe56:	0092      	lsls	r2, r2, #2
 800fe58:	300c      	adds	r0, #12
 800fe5a:	f7fe fffc 	bl	800ee56 <memcpy>
 800fe5e:	4621      	mov	r1, r4
 800fe60:	4638      	mov	r0, r7
 800fe62:	f7ff ffa5 	bl	800fdb0 <_Bfree>
 800fe66:	4644      	mov	r4, r8
 800fe68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe6c:	3501      	adds	r5, #1
 800fe6e:	615e      	str	r6, [r3, #20]
 800fe70:	6125      	str	r5, [r4, #16]
 800fe72:	4620      	mov	r0, r4
 800fe74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe78:	08012a2d 	.word	0x08012a2d
 800fe7c:	08012a3e 	.word	0x08012a3e

0800fe80 <__hi0bits>:
 800fe80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fe84:	4603      	mov	r3, r0
 800fe86:	bf36      	itet	cc
 800fe88:	0403      	lslcc	r3, r0, #16
 800fe8a:	2000      	movcs	r0, #0
 800fe8c:	2010      	movcc	r0, #16
 800fe8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fe92:	bf3c      	itt	cc
 800fe94:	021b      	lslcc	r3, r3, #8
 800fe96:	3008      	addcc	r0, #8
 800fe98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe9c:	bf3c      	itt	cc
 800fe9e:	011b      	lslcc	r3, r3, #4
 800fea0:	3004      	addcc	r0, #4
 800fea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fea6:	bf3c      	itt	cc
 800fea8:	009b      	lslcc	r3, r3, #2
 800feaa:	3002      	addcc	r0, #2
 800feac:	2b00      	cmp	r3, #0
 800feae:	db05      	blt.n	800febc <__hi0bits+0x3c>
 800feb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800feb4:	f100 0001 	add.w	r0, r0, #1
 800feb8:	bf08      	it	eq
 800feba:	2020      	moveq	r0, #32
 800febc:	4770      	bx	lr

0800febe <__lo0bits>:
 800febe:	6803      	ldr	r3, [r0, #0]
 800fec0:	4602      	mov	r2, r0
 800fec2:	f013 0007 	ands.w	r0, r3, #7
 800fec6:	d00b      	beq.n	800fee0 <__lo0bits+0x22>
 800fec8:	07d9      	lsls	r1, r3, #31
 800feca:	d421      	bmi.n	800ff10 <__lo0bits+0x52>
 800fecc:	0798      	lsls	r0, r3, #30
 800fece:	bf49      	itett	mi
 800fed0:	085b      	lsrmi	r3, r3, #1
 800fed2:	089b      	lsrpl	r3, r3, #2
 800fed4:	2001      	movmi	r0, #1
 800fed6:	6013      	strmi	r3, [r2, #0]
 800fed8:	bf5c      	itt	pl
 800feda:	6013      	strpl	r3, [r2, #0]
 800fedc:	2002      	movpl	r0, #2
 800fede:	4770      	bx	lr
 800fee0:	b299      	uxth	r1, r3
 800fee2:	b909      	cbnz	r1, 800fee8 <__lo0bits+0x2a>
 800fee4:	0c1b      	lsrs	r3, r3, #16
 800fee6:	2010      	movs	r0, #16
 800fee8:	b2d9      	uxtb	r1, r3
 800feea:	b909      	cbnz	r1, 800fef0 <__lo0bits+0x32>
 800feec:	3008      	adds	r0, #8
 800feee:	0a1b      	lsrs	r3, r3, #8
 800fef0:	0719      	lsls	r1, r3, #28
 800fef2:	bf04      	itt	eq
 800fef4:	091b      	lsreq	r3, r3, #4
 800fef6:	3004      	addeq	r0, #4
 800fef8:	0799      	lsls	r1, r3, #30
 800fefa:	bf04      	itt	eq
 800fefc:	089b      	lsreq	r3, r3, #2
 800fefe:	3002      	addeq	r0, #2
 800ff00:	07d9      	lsls	r1, r3, #31
 800ff02:	d403      	bmi.n	800ff0c <__lo0bits+0x4e>
 800ff04:	085b      	lsrs	r3, r3, #1
 800ff06:	f100 0001 	add.w	r0, r0, #1
 800ff0a:	d003      	beq.n	800ff14 <__lo0bits+0x56>
 800ff0c:	6013      	str	r3, [r2, #0]
 800ff0e:	4770      	bx	lr
 800ff10:	2000      	movs	r0, #0
 800ff12:	4770      	bx	lr
 800ff14:	2020      	movs	r0, #32
 800ff16:	4770      	bx	lr

0800ff18 <__i2b>:
 800ff18:	b510      	push	{r4, lr}
 800ff1a:	460c      	mov	r4, r1
 800ff1c:	2101      	movs	r1, #1
 800ff1e:	f7ff ff07 	bl	800fd30 <_Balloc>
 800ff22:	4602      	mov	r2, r0
 800ff24:	b928      	cbnz	r0, 800ff32 <__i2b+0x1a>
 800ff26:	4b05      	ldr	r3, [pc, #20]	@ (800ff3c <__i2b+0x24>)
 800ff28:	4805      	ldr	r0, [pc, #20]	@ (800ff40 <__i2b+0x28>)
 800ff2a:	f240 1145 	movw	r1, #325	@ 0x145
 800ff2e:	f000 fe85 	bl	8010c3c <__assert_func>
 800ff32:	2301      	movs	r3, #1
 800ff34:	6144      	str	r4, [r0, #20]
 800ff36:	6103      	str	r3, [r0, #16]
 800ff38:	bd10      	pop	{r4, pc}
 800ff3a:	bf00      	nop
 800ff3c:	08012a2d 	.word	0x08012a2d
 800ff40:	08012a3e 	.word	0x08012a3e

0800ff44 <__multiply>:
 800ff44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff48:	4614      	mov	r4, r2
 800ff4a:	690a      	ldr	r2, [r1, #16]
 800ff4c:	6923      	ldr	r3, [r4, #16]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	bfa8      	it	ge
 800ff52:	4623      	movge	r3, r4
 800ff54:	460f      	mov	r7, r1
 800ff56:	bfa4      	itt	ge
 800ff58:	460c      	movge	r4, r1
 800ff5a:	461f      	movge	r7, r3
 800ff5c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ff60:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ff64:	68a3      	ldr	r3, [r4, #8]
 800ff66:	6861      	ldr	r1, [r4, #4]
 800ff68:	eb0a 0609 	add.w	r6, sl, r9
 800ff6c:	42b3      	cmp	r3, r6
 800ff6e:	b085      	sub	sp, #20
 800ff70:	bfb8      	it	lt
 800ff72:	3101      	addlt	r1, #1
 800ff74:	f7ff fedc 	bl	800fd30 <_Balloc>
 800ff78:	b930      	cbnz	r0, 800ff88 <__multiply+0x44>
 800ff7a:	4602      	mov	r2, r0
 800ff7c:	4b44      	ldr	r3, [pc, #272]	@ (8010090 <__multiply+0x14c>)
 800ff7e:	4845      	ldr	r0, [pc, #276]	@ (8010094 <__multiply+0x150>)
 800ff80:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ff84:	f000 fe5a 	bl	8010c3c <__assert_func>
 800ff88:	f100 0514 	add.w	r5, r0, #20
 800ff8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ff90:	462b      	mov	r3, r5
 800ff92:	2200      	movs	r2, #0
 800ff94:	4543      	cmp	r3, r8
 800ff96:	d321      	bcc.n	800ffdc <__multiply+0x98>
 800ff98:	f107 0114 	add.w	r1, r7, #20
 800ff9c:	f104 0214 	add.w	r2, r4, #20
 800ffa0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ffa4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ffa8:	9302      	str	r3, [sp, #8]
 800ffaa:	1b13      	subs	r3, r2, r4
 800ffac:	3b15      	subs	r3, #21
 800ffae:	f023 0303 	bic.w	r3, r3, #3
 800ffb2:	3304      	adds	r3, #4
 800ffb4:	f104 0715 	add.w	r7, r4, #21
 800ffb8:	42ba      	cmp	r2, r7
 800ffba:	bf38      	it	cc
 800ffbc:	2304      	movcc	r3, #4
 800ffbe:	9301      	str	r3, [sp, #4]
 800ffc0:	9b02      	ldr	r3, [sp, #8]
 800ffc2:	9103      	str	r1, [sp, #12]
 800ffc4:	428b      	cmp	r3, r1
 800ffc6:	d80c      	bhi.n	800ffe2 <__multiply+0x9e>
 800ffc8:	2e00      	cmp	r6, #0
 800ffca:	dd03      	ble.n	800ffd4 <__multiply+0x90>
 800ffcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d05b      	beq.n	801008c <__multiply+0x148>
 800ffd4:	6106      	str	r6, [r0, #16]
 800ffd6:	b005      	add	sp, #20
 800ffd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffdc:	f843 2b04 	str.w	r2, [r3], #4
 800ffe0:	e7d8      	b.n	800ff94 <__multiply+0x50>
 800ffe2:	f8b1 a000 	ldrh.w	sl, [r1]
 800ffe6:	f1ba 0f00 	cmp.w	sl, #0
 800ffea:	d024      	beq.n	8010036 <__multiply+0xf2>
 800ffec:	f104 0e14 	add.w	lr, r4, #20
 800fff0:	46a9      	mov	r9, r5
 800fff2:	f04f 0c00 	mov.w	ip, #0
 800fff6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fffa:	f8d9 3000 	ldr.w	r3, [r9]
 800fffe:	fa1f fb87 	uxth.w	fp, r7
 8010002:	b29b      	uxth	r3, r3
 8010004:	fb0a 330b 	mla	r3, sl, fp, r3
 8010008:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801000c:	f8d9 7000 	ldr.w	r7, [r9]
 8010010:	4463      	add	r3, ip
 8010012:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010016:	fb0a c70b 	mla	r7, sl, fp, ip
 801001a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801001e:	b29b      	uxth	r3, r3
 8010020:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010024:	4572      	cmp	r2, lr
 8010026:	f849 3b04 	str.w	r3, [r9], #4
 801002a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801002e:	d8e2      	bhi.n	800fff6 <__multiply+0xb2>
 8010030:	9b01      	ldr	r3, [sp, #4]
 8010032:	f845 c003 	str.w	ip, [r5, r3]
 8010036:	9b03      	ldr	r3, [sp, #12]
 8010038:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801003c:	3104      	adds	r1, #4
 801003e:	f1b9 0f00 	cmp.w	r9, #0
 8010042:	d021      	beq.n	8010088 <__multiply+0x144>
 8010044:	682b      	ldr	r3, [r5, #0]
 8010046:	f104 0c14 	add.w	ip, r4, #20
 801004a:	46ae      	mov	lr, r5
 801004c:	f04f 0a00 	mov.w	sl, #0
 8010050:	f8bc b000 	ldrh.w	fp, [ip]
 8010054:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010058:	fb09 770b 	mla	r7, r9, fp, r7
 801005c:	4457      	add	r7, sl
 801005e:	b29b      	uxth	r3, r3
 8010060:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010064:	f84e 3b04 	str.w	r3, [lr], #4
 8010068:	f85c 3b04 	ldr.w	r3, [ip], #4
 801006c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010070:	f8be 3000 	ldrh.w	r3, [lr]
 8010074:	fb09 330a 	mla	r3, r9, sl, r3
 8010078:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801007c:	4562      	cmp	r2, ip
 801007e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010082:	d8e5      	bhi.n	8010050 <__multiply+0x10c>
 8010084:	9f01      	ldr	r7, [sp, #4]
 8010086:	51eb      	str	r3, [r5, r7]
 8010088:	3504      	adds	r5, #4
 801008a:	e799      	b.n	800ffc0 <__multiply+0x7c>
 801008c:	3e01      	subs	r6, #1
 801008e:	e79b      	b.n	800ffc8 <__multiply+0x84>
 8010090:	08012a2d 	.word	0x08012a2d
 8010094:	08012a3e 	.word	0x08012a3e

08010098 <__pow5mult>:
 8010098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801009c:	4615      	mov	r5, r2
 801009e:	f012 0203 	ands.w	r2, r2, #3
 80100a2:	4607      	mov	r7, r0
 80100a4:	460e      	mov	r6, r1
 80100a6:	d007      	beq.n	80100b8 <__pow5mult+0x20>
 80100a8:	4c25      	ldr	r4, [pc, #148]	@ (8010140 <__pow5mult+0xa8>)
 80100aa:	3a01      	subs	r2, #1
 80100ac:	2300      	movs	r3, #0
 80100ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80100b2:	f7ff fe9f 	bl	800fdf4 <__multadd>
 80100b6:	4606      	mov	r6, r0
 80100b8:	10ad      	asrs	r5, r5, #2
 80100ba:	d03d      	beq.n	8010138 <__pow5mult+0xa0>
 80100bc:	69fc      	ldr	r4, [r7, #28]
 80100be:	b97c      	cbnz	r4, 80100e0 <__pow5mult+0x48>
 80100c0:	2010      	movs	r0, #16
 80100c2:	f7ff fd7f 	bl	800fbc4 <malloc>
 80100c6:	4602      	mov	r2, r0
 80100c8:	61f8      	str	r0, [r7, #28]
 80100ca:	b928      	cbnz	r0, 80100d8 <__pow5mult+0x40>
 80100cc:	4b1d      	ldr	r3, [pc, #116]	@ (8010144 <__pow5mult+0xac>)
 80100ce:	481e      	ldr	r0, [pc, #120]	@ (8010148 <__pow5mult+0xb0>)
 80100d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80100d4:	f000 fdb2 	bl	8010c3c <__assert_func>
 80100d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80100dc:	6004      	str	r4, [r0, #0]
 80100de:	60c4      	str	r4, [r0, #12]
 80100e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80100e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80100e8:	b94c      	cbnz	r4, 80100fe <__pow5mult+0x66>
 80100ea:	f240 2171 	movw	r1, #625	@ 0x271
 80100ee:	4638      	mov	r0, r7
 80100f0:	f7ff ff12 	bl	800ff18 <__i2b>
 80100f4:	2300      	movs	r3, #0
 80100f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80100fa:	4604      	mov	r4, r0
 80100fc:	6003      	str	r3, [r0, #0]
 80100fe:	f04f 0900 	mov.w	r9, #0
 8010102:	07eb      	lsls	r3, r5, #31
 8010104:	d50a      	bpl.n	801011c <__pow5mult+0x84>
 8010106:	4631      	mov	r1, r6
 8010108:	4622      	mov	r2, r4
 801010a:	4638      	mov	r0, r7
 801010c:	f7ff ff1a 	bl	800ff44 <__multiply>
 8010110:	4631      	mov	r1, r6
 8010112:	4680      	mov	r8, r0
 8010114:	4638      	mov	r0, r7
 8010116:	f7ff fe4b 	bl	800fdb0 <_Bfree>
 801011a:	4646      	mov	r6, r8
 801011c:	106d      	asrs	r5, r5, #1
 801011e:	d00b      	beq.n	8010138 <__pow5mult+0xa0>
 8010120:	6820      	ldr	r0, [r4, #0]
 8010122:	b938      	cbnz	r0, 8010134 <__pow5mult+0x9c>
 8010124:	4622      	mov	r2, r4
 8010126:	4621      	mov	r1, r4
 8010128:	4638      	mov	r0, r7
 801012a:	f7ff ff0b 	bl	800ff44 <__multiply>
 801012e:	6020      	str	r0, [r4, #0]
 8010130:	f8c0 9000 	str.w	r9, [r0]
 8010134:	4604      	mov	r4, r0
 8010136:	e7e4      	b.n	8010102 <__pow5mult+0x6a>
 8010138:	4630      	mov	r0, r6
 801013a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801013e:	bf00      	nop
 8010140:	08012a98 	.word	0x08012a98
 8010144:	080129be 	.word	0x080129be
 8010148:	08012a3e 	.word	0x08012a3e

0801014c <__lshift>:
 801014c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010150:	460c      	mov	r4, r1
 8010152:	6849      	ldr	r1, [r1, #4]
 8010154:	6923      	ldr	r3, [r4, #16]
 8010156:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801015a:	68a3      	ldr	r3, [r4, #8]
 801015c:	4607      	mov	r7, r0
 801015e:	4691      	mov	r9, r2
 8010160:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010164:	f108 0601 	add.w	r6, r8, #1
 8010168:	42b3      	cmp	r3, r6
 801016a:	db0b      	blt.n	8010184 <__lshift+0x38>
 801016c:	4638      	mov	r0, r7
 801016e:	f7ff fddf 	bl	800fd30 <_Balloc>
 8010172:	4605      	mov	r5, r0
 8010174:	b948      	cbnz	r0, 801018a <__lshift+0x3e>
 8010176:	4602      	mov	r2, r0
 8010178:	4b28      	ldr	r3, [pc, #160]	@ (801021c <__lshift+0xd0>)
 801017a:	4829      	ldr	r0, [pc, #164]	@ (8010220 <__lshift+0xd4>)
 801017c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010180:	f000 fd5c 	bl	8010c3c <__assert_func>
 8010184:	3101      	adds	r1, #1
 8010186:	005b      	lsls	r3, r3, #1
 8010188:	e7ee      	b.n	8010168 <__lshift+0x1c>
 801018a:	2300      	movs	r3, #0
 801018c:	f100 0114 	add.w	r1, r0, #20
 8010190:	f100 0210 	add.w	r2, r0, #16
 8010194:	4618      	mov	r0, r3
 8010196:	4553      	cmp	r3, sl
 8010198:	db33      	blt.n	8010202 <__lshift+0xb6>
 801019a:	6920      	ldr	r0, [r4, #16]
 801019c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80101a0:	f104 0314 	add.w	r3, r4, #20
 80101a4:	f019 091f 	ands.w	r9, r9, #31
 80101a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80101ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80101b0:	d02b      	beq.n	801020a <__lshift+0xbe>
 80101b2:	f1c9 0e20 	rsb	lr, r9, #32
 80101b6:	468a      	mov	sl, r1
 80101b8:	2200      	movs	r2, #0
 80101ba:	6818      	ldr	r0, [r3, #0]
 80101bc:	fa00 f009 	lsl.w	r0, r0, r9
 80101c0:	4310      	orrs	r0, r2
 80101c2:	f84a 0b04 	str.w	r0, [sl], #4
 80101c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80101ca:	459c      	cmp	ip, r3
 80101cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80101d0:	d8f3      	bhi.n	80101ba <__lshift+0x6e>
 80101d2:	ebac 0304 	sub.w	r3, ip, r4
 80101d6:	3b15      	subs	r3, #21
 80101d8:	f023 0303 	bic.w	r3, r3, #3
 80101dc:	3304      	adds	r3, #4
 80101de:	f104 0015 	add.w	r0, r4, #21
 80101e2:	4584      	cmp	ip, r0
 80101e4:	bf38      	it	cc
 80101e6:	2304      	movcc	r3, #4
 80101e8:	50ca      	str	r2, [r1, r3]
 80101ea:	b10a      	cbz	r2, 80101f0 <__lshift+0xa4>
 80101ec:	f108 0602 	add.w	r6, r8, #2
 80101f0:	3e01      	subs	r6, #1
 80101f2:	4638      	mov	r0, r7
 80101f4:	612e      	str	r6, [r5, #16]
 80101f6:	4621      	mov	r1, r4
 80101f8:	f7ff fdda 	bl	800fdb0 <_Bfree>
 80101fc:	4628      	mov	r0, r5
 80101fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010202:	f842 0f04 	str.w	r0, [r2, #4]!
 8010206:	3301      	adds	r3, #1
 8010208:	e7c5      	b.n	8010196 <__lshift+0x4a>
 801020a:	3904      	subs	r1, #4
 801020c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010210:	f841 2f04 	str.w	r2, [r1, #4]!
 8010214:	459c      	cmp	ip, r3
 8010216:	d8f9      	bhi.n	801020c <__lshift+0xc0>
 8010218:	e7ea      	b.n	80101f0 <__lshift+0xa4>
 801021a:	bf00      	nop
 801021c:	08012a2d 	.word	0x08012a2d
 8010220:	08012a3e 	.word	0x08012a3e

08010224 <__mcmp>:
 8010224:	690a      	ldr	r2, [r1, #16]
 8010226:	4603      	mov	r3, r0
 8010228:	6900      	ldr	r0, [r0, #16]
 801022a:	1a80      	subs	r0, r0, r2
 801022c:	b530      	push	{r4, r5, lr}
 801022e:	d10e      	bne.n	801024e <__mcmp+0x2a>
 8010230:	3314      	adds	r3, #20
 8010232:	3114      	adds	r1, #20
 8010234:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010238:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801023c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010240:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010244:	4295      	cmp	r5, r2
 8010246:	d003      	beq.n	8010250 <__mcmp+0x2c>
 8010248:	d205      	bcs.n	8010256 <__mcmp+0x32>
 801024a:	f04f 30ff 	mov.w	r0, #4294967295
 801024e:	bd30      	pop	{r4, r5, pc}
 8010250:	42a3      	cmp	r3, r4
 8010252:	d3f3      	bcc.n	801023c <__mcmp+0x18>
 8010254:	e7fb      	b.n	801024e <__mcmp+0x2a>
 8010256:	2001      	movs	r0, #1
 8010258:	e7f9      	b.n	801024e <__mcmp+0x2a>
	...

0801025c <__mdiff>:
 801025c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010260:	4689      	mov	r9, r1
 8010262:	4606      	mov	r6, r0
 8010264:	4611      	mov	r1, r2
 8010266:	4648      	mov	r0, r9
 8010268:	4614      	mov	r4, r2
 801026a:	f7ff ffdb 	bl	8010224 <__mcmp>
 801026e:	1e05      	subs	r5, r0, #0
 8010270:	d112      	bne.n	8010298 <__mdiff+0x3c>
 8010272:	4629      	mov	r1, r5
 8010274:	4630      	mov	r0, r6
 8010276:	f7ff fd5b 	bl	800fd30 <_Balloc>
 801027a:	4602      	mov	r2, r0
 801027c:	b928      	cbnz	r0, 801028a <__mdiff+0x2e>
 801027e:	4b3f      	ldr	r3, [pc, #252]	@ (801037c <__mdiff+0x120>)
 8010280:	f240 2137 	movw	r1, #567	@ 0x237
 8010284:	483e      	ldr	r0, [pc, #248]	@ (8010380 <__mdiff+0x124>)
 8010286:	f000 fcd9 	bl	8010c3c <__assert_func>
 801028a:	2301      	movs	r3, #1
 801028c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010290:	4610      	mov	r0, r2
 8010292:	b003      	add	sp, #12
 8010294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010298:	bfbc      	itt	lt
 801029a:	464b      	movlt	r3, r9
 801029c:	46a1      	movlt	r9, r4
 801029e:	4630      	mov	r0, r6
 80102a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80102a4:	bfba      	itte	lt
 80102a6:	461c      	movlt	r4, r3
 80102a8:	2501      	movlt	r5, #1
 80102aa:	2500      	movge	r5, #0
 80102ac:	f7ff fd40 	bl	800fd30 <_Balloc>
 80102b0:	4602      	mov	r2, r0
 80102b2:	b918      	cbnz	r0, 80102bc <__mdiff+0x60>
 80102b4:	4b31      	ldr	r3, [pc, #196]	@ (801037c <__mdiff+0x120>)
 80102b6:	f240 2145 	movw	r1, #581	@ 0x245
 80102ba:	e7e3      	b.n	8010284 <__mdiff+0x28>
 80102bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80102c0:	6926      	ldr	r6, [r4, #16]
 80102c2:	60c5      	str	r5, [r0, #12]
 80102c4:	f109 0310 	add.w	r3, r9, #16
 80102c8:	f109 0514 	add.w	r5, r9, #20
 80102cc:	f104 0e14 	add.w	lr, r4, #20
 80102d0:	f100 0b14 	add.w	fp, r0, #20
 80102d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80102d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80102dc:	9301      	str	r3, [sp, #4]
 80102de:	46d9      	mov	r9, fp
 80102e0:	f04f 0c00 	mov.w	ip, #0
 80102e4:	9b01      	ldr	r3, [sp, #4]
 80102e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80102ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80102ee:	9301      	str	r3, [sp, #4]
 80102f0:	fa1f f38a 	uxth.w	r3, sl
 80102f4:	4619      	mov	r1, r3
 80102f6:	b283      	uxth	r3, r0
 80102f8:	1acb      	subs	r3, r1, r3
 80102fa:	0c00      	lsrs	r0, r0, #16
 80102fc:	4463      	add	r3, ip
 80102fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010302:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010306:	b29b      	uxth	r3, r3
 8010308:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801030c:	4576      	cmp	r6, lr
 801030e:	f849 3b04 	str.w	r3, [r9], #4
 8010312:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010316:	d8e5      	bhi.n	80102e4 <__mdiff+0x88>
 8010318:	1b33      	subs	r3, r6, r4
 801031a:	3b15      	subs	r3, #21
 801031c:	f023 0303 	bic.w	r3, r3, #3
 8010320:	3415      	adds	r4, #21
 8010322:	3304      	adds	r3, #4
 8010324:	42a6      	cmp	r6, r4
 8010326:	bf38      	it	cc
 8010328:	2304      	movcc	r3, #4
 801032a:	441d      	add	r5, r3
 801032c:	445b      	add	r3, fp
 801032e:	461e      	mov	r6, r3
 8010330:	462c      	mov	r4, r5
 8010332:	4544      	cmp	r4, r8
 8010334:	d30e      	bcc.n	8010354 <__mdiff+0xf8>
 8010336:	f108 0103 	add.w	r1, r8, #3
 801033a:	1b49      	subs	r1, r1, r5
 801033c:	f021 0103 	bic.w	r1, r1, #3
 8010340:	3d03      	subs	r5, #3
 8010342:	45a8      	cmp	r8, r5
 8010344:	bf38      	it	cc
 8010346:	2100      	movcc	r1, #0
 8010348:	440b      	add	r3, r1
 801034a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801034e:	b191      	cbz	r1, 8010376 <__mdiff+0x11a>
 8010350:	6117      	str	r7, [r2, #16]
 8010352:	e79d      	b.n	8010290 <__mdiff+0x34>
 8010354:	f854 1b04 	ldr.w	r1, [r4], #4
 8010358:	46e6      	mov	lr, ip
 801035a:	0c08      	lsrs	r0, r1, #16
 801035c:	fa1c fc81 	uxtah	ip, ip, r1
 8010360:	4471      	add	r1, lr
 8010362:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010366:	b289      	uxth	r1, r1
 8010368:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801036c:	f846 1b04 	str.w	r1, [r6], #4
 8010370:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010374:	e7dd      	b.n	8010332 <__mdiff+0xd6>
 8010376:	3f01      	subs	r7, #1
 8010378:	e7e7      	b.n	801034a <__mdiff+0xee>
 801037a:	bf00      	nop
 801037c:	08012a2d 	.word	0x08012a2d
 8010380:	08012a3e 	.word	0x08012a3e

08010384 <__d2b>:
 8010384:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010388:	460f      	mov	r7, r1
 801038a:	2101      	movs	r1, #1
 801038c:	ec59 8b10 	vmov	r8, r9, d0
 8010390:	4616      	mov	r6, r2
 8010392:	f7ff fccd 	bl	800fd30 <_Balloc>
 8010396:	4604      	mov	r4, r0
 8010398:	b930      	cbnz	r0, 80103a8 <__d2b+0x24>
 801039a:	4602      	mov	r2, r0
 801039c:	4b23      	ldr	r3, [pc, #140]	@ (801042c <__d2b+0xa8>)
 801039e:	4824      	ldr	r0, [pc, #144]	@ (8010430 <__d2b+0xac>)
 80103a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80103a4:	f000 fc4a 	bl	8010c3c <__assert_func>
 80103a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80103ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80103b0:	b10d      	cbz	r5, 80103b6 <__d2b+0x32>
 80103b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80103b6:	9301      	str	r3, [sp, #4]
 80103b8:	f1b8 0300 	subs.w	r3, r8, #0
 80103bc:	d023      	beq.n	8010406 <__d2b+0x82>
 80103be:	4668      	mov	r0, sp
 80103c0:	9300      	str	r3, [sp, #0]
 80103c2:	f7ff fd7c 	bl	800febe <__lo0bits>
 80103c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80103ca:	b1d0      	cbz	r0, 8010402 <__d2b+0x7e>
 80103cc:	f1c0 0320 	rsb	r3, r0, #32
 80103d0:	fa02 f303 	lsl.w	r3, r2, r3
 80103d4:	430b      	orrs	r3, r1
 80103d6:	40c2      	lsrs	r2, r0
 80103d8:	6163      	str	r3, [r4, #20]
 80103da:	9201      	str	r2, [sp, #4]
 80103dc:	9b01      	ldr	r3, [sp, #4]
 80103de:	61a3      	str	r3, [r4, #24]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	bf0c      	ite	eq
 80103e4:	2201      	moveq	r2, #1
 80103e6:	2202      	movne	r2, #2
 80103e8:	6122      	str	r2, [r4, #16]
 80103ea:	b1a5      	cbz	r5, 8010416 <__d2b+0x92>
 80103ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80103f0:	4405      	add	r5, r0
 80103f2:	603d      	str	r5, [r7, #0]
 80103f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80103f8:	6030      	str	r0, [r6, #0]
 80103fa:	4620      	mov	r0, r4
 80103fc:	b003      	add	sp, #12
 80103fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010402:	6161      	str	r1, [r4, #20]
 8010404:	e7ea      	b.n	80103dc <__d2b+0x58>
 8010406:	a801      	add	r0, sp, #4
 8010408:	f7ff fd59 	bl	800febe <__lo0bits>
 801040c:	9b01      	ldr	r3, [sp, #4]
 801040e:	6163      	str	r3, [r4, #20]
 8010410:	3020      	adds	r0, #32
 8010412:	2201      	movs	r2, #1
 8010414:	e7e8      	b.n	80103e8 <__d2b+0x64>
 8010416:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801041a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801041e:	6038      	str	r0, [r7, #0]
 8010420:	6918      	ldr	r0, [r3, #16]
 8010422:	f7ff fd2d 	bl	800fe80 <__hi0bits>
 8010426:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801042a:	e7e5      	b.n	80103f8 <__d2b+0x74>
 801042c:	08012a2d 	.word	0x08012a2d
 8010430:	08012a3e 	.word	0x08012a3e

08010434 <__ssputs_r>:
 8010434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010438:	688e      	ldr	r6, [r1, #8]
 801043a:	461f      	mov	r7, r3
 801043c:	42be      	cmp	r6, r7
 801043e:	680b      	ldr	r3, [r1, #0]
 8010440:	4682      	mov	sl, r0
 8010442:	460c      	mov	r4, r1
 8010444:	4690      	mov	r8, r2
 8010446:	d82d      	bhi.n	80104a4 <__ssputs_r+0x70>
 8010448:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801044c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010450:	d026      	beq.n	80104a0 <__ssputs_r+0x6c>
 8010452:	6965      	ldr	r5, [r4, #20]
 8010454:	6909      	ldr	r1, [r1, #16]
 8010456:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801045a:	eba3 0901 	sub.w	r9, r3, r1
 801045e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010462:	1c7b      	adds	r3, r7, #1
 8010464:	444b      	add	r3, r9
 8010466:	106d      	asrs	r5, r5, #1
 8010468:	429d      	cmp	r5, r3
 801046a:	bf38      	it	cc
 801046c:	461d      	movcc	r5, r3
 801046e:	0553      	lsls	r3, r2, #21
 8010470:	d527      	bpl.n	80104c2 <__ssputs_r+0x8e>
 8010472:	4629      	mov	r1, r5
 8010474:	f7ff fbd0 	bl	800fc18 <_malloc_r>
 8010478:	4606      	mov	r6, r0
 801047a:	b360      	cbz	r0, 80104d6 <__ssputs_r+0xa2>
 801047c:	6921      	ldr	r1, [r4, #16]
 801047e:	464a      	mov	r2, r9
 8010480:	f7fe fce9 	bl	800ee56 <memcpy>
 8010484:	89a3      	ldrh	r3, [r4, #12]
 8010486:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801048a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801048e:	81a3      	strh	r3, [r4, #12]
 8010490:	6126      	str	r6, [r4, #16]
 8010492:	6165      	str	r5, [r4, #20]
 8010494:	444e      	add	r6, r9
 8010496:	eba5 0509 	sub.w	r5, r5, r9
 801049a:	6026      	str	r6, [r4, #0]
 801049c:	60a5      	str	r5, [r4, #8]
 801049e:	463e      	mov	r6, r7
 80104a0:	42be      	cmp	r6, r7
 80104a2:	d900      	bls.n	80104a6 <__ssputs_r+0x72>
 80104a4:	463e      	mov	r6, r7
 80104a6:	6820      	ldr	r0, [r4, #0]
 80104a8:	4632      	mov	r2, r6
 80104aa:	4641      	mov	r1, r8
 80104ac:	f000 fb9c 	bl	8010be8 <memmove>
 80104b0:	68a3      	ldr	r3, [r4, #8]
 80104b2:	1b9b      	subs	r3, r3, r6
 80104b4:	60a3      	str	r3, [r4, #8]
 80104b6:	6823      	ldr	r3, [r4, #0]
 80104b8:	4433      	add	r3, r6
 80104ba:	6023      	str	r3, [r4, #0]
 80104bc:	2000      	movs	r0, #0
 80104be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104c2:	462a      	mov	r2, r5
 80104c4:	f000 fbfe 	bl	8010cc4 <_realloc_r>
 80104c8:	4606      	mov	r6, r0
 80104ca:	2800      	cmp	r0, #0
 80104cc:	d1e0      	bne.n	8010490 <__ssputs_r+0x5c>
 80104ce:	6921      	ldr	r1, [r4, #16]
 80104d0:	4650      	mov	r0, sl
 80104d2:	f7ff fb2d 	bl	800fb30 <_free_r>
 80104d6:	230c      	movs	r3, #12
 80104d8:	f8ca 3000 	str.w	r3, [sl]
 80104dc:	89a3      	ldrh	r3, [r4, #12]
 80104de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104e2:	81a3      	strh	r3, [r4, #12]
 80104e4:	f04f 30ff 	mov.w	r0, #4294967295
 80104e8:	e7e9      	b.n	80104be <__ssputs_r+0x8a>
	...

080104ec <_svfiprintf_r>:
 80104ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104f0:	4698      	mov	r8, r3
 80104f2:	898b      	ldrh	r3, [r1, #12]
 80104f4:	061b      	lsls	r3, r3, #24
 80104f6:	b09d      	sub	sp, #116	@ 0x74
 80104f8:	4607      	mov	r7, r0
 80104fa:	460d      	mov	r5, r1
 80104fc:	4614      	mov	r4, r2
 80104fe:	d510      	bpl.n	8010522 <_svfiprintf_r+0x36>
 8010500:	690b      	ldr	r3, [r1, #16]
 8010502:	b973      	cbnz	r3, 8010522 <_svfiprintf_r+0x36>
 8010504:	2140      	movs	r1, #64	@ 0x40
 8010506:	f7ff fb87 	bl	800fc18 <_malloc_r>
 801050a:	6028      	str	r0, [r5, #0]
 801050c:	6128      	str	r0, [r5, #16]
 801050e:	b930      	cbnz	r0, 801051e <_svfiprintf_r+0x32>
 8010510:	230c      	movs	r3, #12
 8010512:	603b      	str	r3, [r7, #0]
 8010514:	f04f 30ff 	mov.w	r0, #4294967295
 8010518:	b01d      	add	sp, #116	@ 0x74
 801051a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801051e:	2340      	movs	r3, #64	@ 0x40
 8010520:	616b      	str	r3, [r5, #20]
 8010522:	2300      	movs	r3, #0
 8010524:	9309      	str	r3, [sp, #36]	@ 0x24
 8010526:	2320      	movs	r3, #32
 8010528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801052c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010530:	2330      	movs	r3, #48	@ 0x30
 8010532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80106d0 <_svfiprintf_r+0x1e4>
 8010536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801053a:	f04f 0901 	mov.w	r9, #1
 801053e:	4623      	mov	r3, r4
 8010540:	469a      	mov	sl, r3
 8010542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010546:	b10a      	cbz	r2, 801054c <_svfiprintf_r+0x60>
 8010548:	2a25      	cmp	r2, #37	@ 0x25
 801054a:	d1f9      	bne.n	8010540 <_svfiprintf_r+0x54>
 801054c:	ebba 0b04 	subs.w	fp, sl, r4
 8010550:	d00b      	beq.n	801056a <_svfiprintf_r+0x7e>
 8010552:	465b      	mov	r3, fp
 8010554:	4622      	mov	r2, r4
 8010556:	4629      	mov	r1, r5
 8010558:	4638      	mov	r0, r7
 801055a:	f7ff ff6b 	bl	8010434 <__ssputs_r>
 801055e:	3001      	adds	r0, #1
 8010560:	f000 80a7 	beq.w	80106b2 <_svfiprintf_r+0x1c6>
 8010564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010566:	445a      	add	r2, fp
 8010568:	9209      	str	r2, [sp, #36]	@ 0x24
 801056a:	f89a 3000 	ldrb.w	r3, [sl]
 801056e:	2b00      	cmp	r3, #0
 8010570:	f000 809f 	beq.w	80106b2 <_svfiprintf_r+0x1c6>
 8010574:	2300      	movs	r3, #0
 8010576:	f04f 32ff 	mov.w	r2, #4294967295
 801057a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801057e:	f10a 0a01 	add.w	sl, sl, #1
 8010582:	9304      	str	r3, [sp, #16]
 8010584:	9307      	str	r3, [sp, #28]
 8010586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801058a:	931a      	str	r3, [sp, #104]	@ 0x68
 801058c:	4654      	mov	r4, sl
 801058e:	2205      	movs	r2, #5
 8010590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010594:	484e      	ldr	r0, [pc, #312]	@ (80106d0 <_svfiprintf_r+0x1e4>)
 8010596:	f7ef fe1b 	bl	80001d0 <memchr>
 801059a:	9a04      	ldr	r2, [sp, #16]
 801059c:	b9d8      	cbnz	r0, 80105d6 <_svfiprintf_r+0xea>
 801059e:	06d0      	lsls	r0, r2, #27
 80105a0:	bf44      	itt	mi
 80105a2:	2320      	movmi	r3, #32
 80105a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80105a8:	0711      	lsls	r1, r2, #28
 80105aa:	bf44      	itt	mi
 80105ac:	232b      	movmi	r3, #43	@ 0x2b
 80105ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80105b2:	f89a 3000 	ldrb.w	r3, [sl]
 80105b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80105b8:	d015      	beq.n	80105e6 <_svfiprintf_r+0xfa>
 80105ba:	9a07      	ldr	r2, [sp, #28]
 80105bc:	4654      	mov	r4, sl
 80105be:	2000      	movs	r0, #0
 80105c0:	f04f 0c0a 	mov.w	ip, #10
 80105c4:	4621      	mov	r1, r4
 80105c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105ca:	3b30      	subs	r3, #48	@ 0x30
 80105cc:	2b09      	cmp	r3, #9
 80105ce:	d94b      	bls.n	8010668 <_svfiprintf_r+0x17c>
 80105d0:	b1b0      	cbz	r0, 8010600 <_svfiprintf_r+0x114>
 80105d2:	9207      	str	r2, [sp, #28]
 80105d4:	e014      	b.n	8010600 <_svfiprintf_r+0x114>
 80105d6:	eba0 0308 	sub.w	r3, r0, r8
 80105da:	fa09 f303 	lsl.w	r3, r9, r3
 80105de:	4313      	orrs	r3, r2
 80105e0:	9304      	str	r3, [sp, #16]
 80105e2:	46a2      	mov	sl, r4
 80105e4:	e7d2      	b.n	801058c <_svfiprintf_r+0xa0>
 80105e6:	9b03      	ldr	r3, [sp, #12]
 80105e8:	1d19      	adds	r1, r3, #4
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	9103      	str	r1, [sp, #12]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	bfbb      	ittet	lt
 80105f2:	425b      	neglt	r3, r3
 80105f4:	f042 0202 	orrlt.w	r2, r2, #2
 80105f8:	9307      	strge	r3, [sp, #28]
 80105fa:	9307      	strlt	r3, [sp, #28]
 80105fc:	bfb8      	it	lt
 80105fe:	9204      	strlt	r2, [sp, #16]
 8010600:	7823      	ldrb	r3, [r4, #0]
 8010602:	2b2e      	cmp	r3, #46	@ 0x2e
 8010604:	d10a      	bne.n	801061c <_svfiprintf_r+0x130>
 8010606:	7863      	ldrb	r3, [r4, #1]
 8010608:	2b2a      	cmp	r3, #42	@ 0x2a
 801060a:	d132      	bne.n	8010672 <_svfiprintf_r+0x186>
 801060c:	9b03      	ldr	r3, [sp, #12]
 801060e:	1d1a      	adds	r2, r3, #4
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	9203      	str	r2, [sp, #12]
 8010614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010618:	3402      	adds	r4, #2
 801061a:	9305      	str	r3, [sp, #20]
 801061c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80106e0 <_svfiprintf_r+0x1f4>
 8010620:	7821      	ldrb	r1, [r4, #0]
 8010622:	2203      	movs	r2, #3
 8010624:	4650      	mov	r0, sl
 8010626:	f7ef fdd3 	bl	80001d0 <memchr>
 801062a:	b138      	cbz	r0, 801063c <_svfiprintf_r+0x150>
 801062c:	9b04      	ldr	r3, [sp, #16]
 801062e:	eba0 000a 	sub.w	r0, r0, sl
 8010632:	2240      	movs	r2, #64	@ 0x40
 8010634:	4082      	lsls	r2, r0
 8010636:	4313      	orrs	r3, r2
 8010638:	3401      	adds	r4, #1
 801063a:	9304      	str	r3, [sp, #16]
 801063c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010640:	4824      	ldr	r0, [pc, #144]	@ (80106d4 <_svfiprintf_r+0x1e8>)
 8010642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010646:	2206      	movs	r2, #6
 8010648:	f7ef fdc2 	bl	80001d0 <memchr>
 801064c:	2800      	cmp	r0, #0
 801064e:	d036      	beq.n	80106be <_svfiprintf_r+0x1d2>
 8010650:	4b21      	ldr	r3, [pc, #132]	@ (80106d8 <_svfiprintf_r+0x1ec>)
 8010652:	bb1b      	cbnz	r3, 801069c <_svfiprintf_r+0x1b0>
 8010654:	9b03      	ldr	r3, [sp, #12]
 8010656:	3307      	adds	r3, #7
 8010658:	f023 0307 	bic.w	r3, r3, #7
 801065c:	3308      	adds	r3, #8
 801065e:	9303      	str	r3, [sp, #12]
 8010660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010662:	4433      	add	r3, r6
 8010664:	9309      	str	r3, [sp, #36]	@ 0x24
 8010666:	e76a      	b.n	801053e <_svfiprintf_r+0x52>
 8010668:	fb0c 3202 	mla	r2, ip, r2, r3
 801066c:	460c      	mov	r4, r1
 801066e:	2001      	movs	r0, #1
 8010670:	e7a8      	b.n	80105c4 <_svfiprintf_r+0xd8>
 8010672:	2300      	movs	r3, #0
 8010674:	3401      	adds	r4, #1
 8010676:	9305      	str	r3, [sp, #20]
 8010678:	4619      	mov	r1, r3
 801067a:	f04f 0c0a 	mov.w	ip, #10
 801067e:	4620      	mov	r0, r4
 8010680:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010684:	3a30      	subs	r2, #48	@ 0x30
 8010686:	2a09      	cmp	r2, #9
 8010688:	d903      	bls.n	8010692 <_svfiprintf_r+0x1a6>
 801068a:	2b00      	cmp	r3, #0
 801068c:	d0c6      	beq.n	801061c <_svfiprintf_r+0x130>
 801068e:	9105      	str	r1, [sp, #20]
 8010690:	e7c4      	b.n	801061c <_svfiprintf_r+0x130>
 8010692:	fb0c 2101 	mla	r1, ip, r1, r2
 8010696:	4604      	mov	r4, r0
 8010698:	2301      	movs	r3, #1
 801069a:	e7f0      	b.n	801067e <_svfiprintf_r+0x192>
 801069c:	ab03      	add	r3, sp, #12
 801069e:	9300      	str	r3, [sp, #0]
 80106a0:	462a      	mov	r2, r5
 80106a2:	4b0e      	ldr	r3, [pc, #56]	@ (80106dc <_svfiprintf_r+0x1f0>)
 80106a4:	a904      	add	r1, sp, #16
 80106a6:	4638      	mov	r0, r7
 80106a8:	f7fd fe66 	bl	800e378 <_printf_float>
 80106ac:	1c42      	adds	r2, r0, #1
 80106ae:	4606      	mov	r6, r0
 80106b0:	d1d6      	bne.n	8010660 <_svfiprintf_r+0x174>
 80106b2:	89ab      	ldrh	r3, [r5, #12]
 80106b4:	065b      	lsls	r3, r3, #25
 80106b6:	f53f af2d 	bmi.w	8010514 <_svfiprintf_r+0x28>
 80106ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80106bc:	e72c      	b.n	8010518 <_svfiprintf_r+0x2c>
 80106be:	ab03      	add	r3, sp, #12
 80106c0:	9300      	str	r3, [sp, #0]
 80106c2:	462a      	mov	r2, r5
 80106c4:	4b05      	ldr	r3, [pc, #20]	@ (80106dc <_svfiprintf_r+0x1f0>)
 80106c6:	a904      	add	r1, sp, #16
 80106c8:	4638      	mov	r0, r7
 80106ca:	f7fe f8ed 	bl	800e8a8 <_printf_i>
 80106ce:	e7ed      	b.n	80106ac <_svfiprintf_r+0x1c0>
 80106d0:	08012b98 	.word	0x08012b98
 80106d4:	08012ba2 	.word	0x08012ba2
 80106d8:	0800e379 	.word	0x0800e379
 80106dc:	08010435 	.word	0x08010435
 80106e0:	08012b9e 	.word	0x08012b9e

080106e4 <__sfputc_r>:
 80106e4:	6893      	ldr	r3, [r2, #8]
 80106e6:	3b01      	subs	r3, #1
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	b410      	push	{r4}
 80106ec:	6093      	str	r3, [r2, #8]
 80106ee:	da08      	bge.n	8010702 <__sfputc_r+0x1e>
 80106f0:	6994      	ldr	r4, [r2, #24]
 80106f2:	42a3      	cmp	r3, r4
 80106f4:	db01      	blt.n	80106fa <__sfputc_r+0x16>
 80106f6:	290a      	cmp	r1, #10
 80106f8:	d103      	bne.n	8010702 <__sfputc_r+0x1e>
 80106fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80106fe:	f000 b9df 	b.w	8010ac0 <__swbuf_r>
 8010702:	6813      	ldr	r3, [r2, #0]
 8010704:	1c58      	adds	r0, r3, #1
 8010706:	6010      	str	r0, [r2, #0]
 8010708:	7019      	strb	r1, [r3, #0]
 801070a:	4608      	mov	r0, r1
 801070c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010710:	4770      	bx	lr

08010712 <__sfputs_r>:
 8010712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010714:	4606      	mov	r6, r0
 8010716:	460f      	mov	r7, r1
 8010718:	4614      	mov	r4, r2
 801071a:	18d5      	adds	r5, r2, r3
 801071c:	42ac      	cmp	r4, r5
 801071e:	d101      	bne.n	8010724 <__sfputs_r+0x12>
 8010720:	2000      	movs	r0, #0
 8010722:	e007      	b.n	8010734 <__sfputs_r+0x22>
 8010724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010728:	463a      	mov	r2, r7
 801072a:	4630      	mov	r0, r6
 801072c:	f7ff ffda 	bl	80106e4 <__sfputc_r>
 8010730:	1c43      	adds	r3, r0, #1
 8010732:	d1f3      	bne.n	801071c <__sfputs_r+0xa>
 8010734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010738 <_vfiprintf_r>:
 8010738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801073c:	460d      	mov	r5, r1
 801073e:	b09d      	sub	sp, #116	@ 0x74
 8010740:	4614      	mov	r4, r2
 8010742:	4698      	mov	r8, r3
 8010744:	4606      	mov	r6, r0
 8010746:	b118      	cbz	r0, 8010750 <_vfiprintf_r+0x18>
 8010748:	6a03      	ldr	r3, [r0, #32]
 801074a:	b90b      	cbnz	r3, 8010750 <_vfiprintf_r+0x18>
 801074c:	f7fe fa58 	bl	800ec00 <__sinit>
 8010750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010752:	07d9      	lsls	r1, r3, #31
 8010754:	d405      	bmi.n	8010762 <_vfiprintf_r+0x2a>
 8010756:	89ab      	ldrh	r3, [r5, #12]
 8010758:	059a      	lsls	r2, r3, #22
 801075a:	d402      	bmi.n	8010762 <_vfiprintf_r+0x2a>
 801075c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801075e:	f7fe fb78 	bl	800ee52 <__retarget_lock_acquire_recursive>
 8010762:	89ab      	ldrh	r3, [r5, #12]
 8010764:	071b      	lsls	r3, r3, #28
 8010766:	d501      	bpl.n	801076c <_vfiprintf_r+0x34>
 8010768:	692b      	ldr	r3, [r5, #16]
 801076a:	b99b      	cbnz	r3, 8010794 <_vfiprintf_r+0x5c>
 801076c:	4629      	mov	r1, r5
 801076e:	4630      	mov	r0, r6
 8010770:	f000 f9e4 	bl	8010b3c <__swsetup_r>
 8010774:	b170      	cbz	r0, 8010794 <_vfiprintf_r+0x5c>
 8010776:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010778:	07dc      	lsls	r4, r3, #31
 801077a:	d504      	bpl.n	8010786 <_vfiprintf_r+0x4e>
 801077c:	f04f 30ff 	mov.w	r0, #4294967295
 8010780:	b01d      	add	sp, #116	@ 0x74
 8010782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010786:	89ab      	ldrh	r3, [r5, #12]
 8010788:	0598      	lsls	r0, r3, #22
 801078a:	d4f7      	bmi.n	801077c <_vfiprintf_r+0x44>
 801078c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801078e:	f7fe fb61 	bl	800ee54 <__retarget_lock_release_recursive>
 8010792:	e7f3      	b.n	801077c <_vfiprintf_r+0x44>
 8010794:	2300      	movs	r3, #0
 8010796:	9309      	str	r3, [sp, #36]	@ 0x24
 8010798:	2320      	movs	r3, #32
 801079a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801079e:	f8cd 800c 	str.w	r8, [sp, #12]
 80107a2:	2330      	movs	r3, #48	@ 0x30
 80107a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010954 <_vfiprintf_r+0x21c>
 80107a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80107ac:	f04f 0901 	mov.w	r9, #1
 80107b0:	4623      	mov	r3, r4
 80107b2:	469a      	mov	sl, r3
 80107b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107b8:	b10a      	cbz	r2, 80107be <_vfiprintf_r+0x86>
 80107ba:	2a25      	cmp	r2, #37	@ 0x25
 80107bc:	d1f9      	bne.n	80107b2 <_vfiprintf_r+0x7a>
 80107be:	ebba 0b04 	subs.w	fp, sl, r4
 80107c2:	d00b      	beq.n	80107dc <_vfiprintf_r+0xa4>
 80107c4:	465b      	mov	r3, fp
 80107c6:	4622      	mov	r2, r4
 80107c8:	4629      	mov	r1, r5
 80107ca:	4630      	mov	r0, r6
 80107cc:	f7ff ffa1 	bl	8010712 <__sfputs_r>
 80107d0:	3001      	adds	r0, #1
 80107d2:	f000 80a7 	beq.w	8010924 <_vfiprintf_r+0x1ec>
 80107d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107d8:	445a      	add	r2, fp
 80107da:	9209      	str	r2, [sp, #36]	@ 0x24
 80107dc:	f89a 3000 	ldrb.w	r3, [sl]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	f000 809f 	beq.w	8010924 <_vfiprintf_r+0x1ec>
 80107e6:	2300      	movs	r3, #0
 80107e8:	f04f 32ff 	mov.w	r2, #4294967295
 80107ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80107f0:	f10a 0a01 	add.w	sl, sl, #1
 80107f4:	9304      	str	r3, [sp, #16]
 80107f6:	9307      	str	r3, [sp, #28]
 80107f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80107fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80107fe:	4654      	mov	r4, sl
 8010800:	2205      	movs	r2, #5
 8010802:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010806:	4853      	ldr	r0, [pc, #332]	@ (8010954 <_vfiprintf_r+0x21c>)
 8010808:	f7ef fce2 	bl	80001d0 <memchr>
 801080c:	9a04      	ldr	r2, [sp, #16]
 801080e:	b9d8      	cbnz	r0, 8010848 <_vfiprintf_r+0x110>
 8010810:	06d1      	lsls	r1, r2, #27
 8010812:	bf44      	itt	mi
 8010814:	2320      	movmi	r3, #32
 8010816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801081a:	0713      	lsls	r3, r2, #28
 801081c:	bf44      	itt	mi
 801081e:	232b      	movmi	r3, #43	@ 0x2b
 8010820:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010824:	f89a 3000 	ldrb.w	r3, [sl]
 8010828:	2b2a      	cmp	r3, #42	@ 0x2a
 801082a:	d015      	beq.n	8010858 <_vfiprintf_r+0x120>
 801082c:	9a07      	ldr	r2, [sp, #28]
 801082e:	4654      	mov	r4, sl
 8010830:	2000      	movs	r0, #0
 8010832:	f04f 0c0a 	mov.w	ip, #10
 8010836:	4621      	mov	r1, r4
 8010838:	f811 3b01 	ldrb.w	r3, [r1], #1
 801083c:	3b30      	subs	r3, #48	@ 0x30
 801083e:	2b09      	cmp	r3, #9
 8010840:	d94b      	bls.n	80108da <_vfiprintf_r+0x1a2>
 8010842:	b1b0      	cbz	r0, 8010872 <_vfiprintf_r+0x13a>
 8010844:	9207      	str	r2, [sp, #28]
 8010846:	e014      	b.n	8010872 <_vfiprintf_r+0x13a>
 8010848:	eba0 0308 	sub.w	r3, r0, r8
 801084c:	fa09 f303 	lsl.w	r3, r9, r3
 8010850:	4313      	orrs	r3, r2
 8010852:	9304      	str	r3, [sp, #16]
 8010854:	46a2      	mov	sl, r4
 8010856:	e7d2      	b.n	80107fe <_vfiprintf_r+0xc6>
 8010858:	9b03      	ldr	r3, [sp, #12]
 801085a:	1d19      	adds	r1, r3, #4
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	9103      	str	r1, [sp, #12]
 8010860:	2b00      	cmp	r3, #0
 8010862:	bfbb      	ittet	lt
 8010864:	425b      	neglt	r3, r3
 8010866:	f042 0202 	orrlt.w	r2, r2, #2
 801086a:	9307      	strge	r3, [sp, #28]
 801086c:	9307      	strlt	r3, [sp, #28]
 801086e:	bfb8      	it	lt
 8010870:	9204      	strlt	r2, [sp, #16]
 8010872:	7823      	ldrb	r3, [r4, #0]
 8010874:	2b2e      	cmp	r3, #46	@ 0x2e
 8010876:	d10a      	bne.n	801088e <_vfiprintf_r+0x156>
 8010878:	7863      	ldrb	r3, [r4, #1]
 801087a:	2b2a      	cmp	r3, #42	@ 0x2a
 801087c:	d132      	bne.n	80108e4 <_vfiprintf_r+0x1ac>
 801087e:	9b03      	ldr	r3, [sp, #12]
 8010880:	1d1a      	adds	r2, r3, #4
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	9203      	str	r2, [sp, #12]
 8010886:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801088a:	3402      	adds	r4, #2
 801088c:	9305      	str	r3, [sp, #20]
 801088e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010964 <_vfiprintf_r+0x22c>
 8010892:	7821      	ldrb	r1, [r4, #0]
 8010894:	2203      	movs	r2, #3
 8010896:	4650      	mov	r0, sl
 8010898:	f7ef fc9a 	bl	80001d0 <memchr>
 801089c:	b138      	cbz	r0, 80108ae <_vfiprintf_r+0x176>
 801089e:	9b04      	ldr	r3, [sp, #16]
 80108a0:	eba0 000a 	sub.w	r0, r0, sl
 80108a4:	2240      	movs	r2, #64	@ 0x40
 80108a6:	4082      	lsls	r2, r0
 80108a8:	4313      	orrs	r3, r2
 80108aa:	3401      	adds	r4, #1
 80108ac:	9304      	str	r3, [sp, #16]
 80108ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108b2:	4829      	ldr	r0, [pc, #164]	@ (8010958 <_vfiprintf_r+0x220>)
 80108b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80108b8:	2206      	movs	r2, #6
 80108ba:	f7ef fc89 	bl	80001d0 <memchr>
 80108be:	2800      	cmp	r0, #0
 80108c0:	d03f      	beq.n	8010942 <_vfiprintf_r+0x20a>
 80108c2:	4b26      	ldr	r3, [pc, #152]	@ (801095c <_vfiprintf_r+0x224>)
 80108c4:	bb1b      	cbnz	r3, 801090e <_vfiprintf_r+0x1d6>
 80108c6:	9b03      	ldr	r3, [sp, #12]
 80108c8:	3307      	adds	r3, #7
 80108ca:	f023 0307 	bic.w	r3, r3, #7
 80108ce:	3308      	adds	r3, #8
 80108d0:	9303      	str	r3, [sp, #12]
 80108d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108d4:	443b      	add	r3, r7
 80108d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80108d8:	e76a      	b.n	80107b0 <_vfiprintf_r+0x78>
 80108da:	fb0c 3202 	mla	r2, ip, r2, r3
 80108de:	460c      	mov	r4, r1
 80108e0:	2001      	movs	r0, #1
 80108e2:	e7a8      	b.n	8010836 <_vfiprintf_r+0xfe>
 80108e4:	2300      	movs	r3, #0
 80108e6:	3401      	adds	r4, #1
 80108e8:	9305      	str	r3, [sp, #20]
 80108ea:	4619      	mov	r1, r3
 80108ec:	f04f 0c0a 	mov.w	ip, #10
 80108f0:	4620      	mov	r0, r4
 80108f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80108f6:	3a30      	subs	r2, #48	@ 0x30
 80108f8:	2a09      	cmp	r2, #9
 80108fa:	d903      	bls.n	8010904 <_vfiprintf_r+0x1cc>
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d0c6      	beq.n	801088e <_vfiprintf_r+0x156>
 8010900:	9105      	str	r1, [sp, #20]
 8010902:	e7c4      	b.n	801088e <_vfiprintf_r+0x156>
 8010904:	fb0c 2101 	mla	r1, ip, r1, r2
 8010908:	4604      	mov	r4, r0
 801090a:	2301      	movs	r3, #1
 801090c:	e7f0      	b.n	80108f0 <_vfiprintf_r+0x1b8>
 801090e:	ab03      	add	r3, sp, #12
 8010910:	9300      	str	r3, [sp, #0]
 8010912:	462a      	mov	r2, r5
 8010914:	4b12      	ldr	r3, [pc, #72]	@ (8010960 <_vfiprintf_r+0x228>)
 8010916:	a904      	add	r1, sp, #16
 8010918:	4630      	mov	r0, r6
 801091a:	f7fd fd2d 	bl	800e378 <_printf_float>
 801091e:	4607      	mov	r7, r0
 8010920:	1c78      	adds	r0, r7, #1
 8010922:	d1d6      	bne.n	80108d2 <_vfiprintf_r+0x19a>
 8010924:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010926:	07d9      	lsls	r1, r3, #31
 8010928:	d405      	bmi.n	8010936 <_vfiprintf_r+0x1fe>
 801092a:	89ab      	ldrh	r3, [r5, #12]
 801092c:	059a      	lsls	r2, r3, #22
 801092e:	d402      	bmi.n	8010936 <_vfiprintf_r+0x1fe>
 8010930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010932:	f7fe fa8f 	bl	800ee54 <__retarget_lock_release_recursive>
 8010936:	89ab      	ldrh	r3, [r5, #12]
 8010938:	065b      	lsls	r3, r3, #25
 801093a:	f53f af1f 	bmi.w	801077c <_vfiprintf_r+0x44>
 801093e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010940:	e71e      	b.n	8010780 <_vfiprintf_r+0x48>
 8010942:	ab03      	add	r3, sp, #12
 8010944:	9300      	str	r3, [sp, #0]
 8010946:	462a      	mov	r2, r5
 8010948:	4b05      	ldr	r3, [pc, #20]	@ (8010960 <_vfiprintf_r+0x228>)
 801094a:	a904      	add	r1, sp, #16
 801094c:	4630      	mov	r0, r6
 801094e:	f7fd ffab 	bl	800e8a8 <_printf_i>
 8010952:	e7e4      	b.n	801091e <_vfiprintf_r+0x1e6>
 8010954:	08012b98 	.word	0x08012b98
 8010958:	08012ba2 	.word	0x08012ba2
 801095c:	0800e379 	.word	0x0800e379
 8010960:	08010713 	.word	0x08010713
 8010964:	08012b9e 	.word	0x08012b9e

08010968 <__sflush_r>:
 8010968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801096c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010970:	0716      	lsls	r6, r2, #28
 8010972:	4605      	mov	r5, r0
 8010974:	460c      	mov	r4, r1
 8010976:	d454      	bmi.n	8010a22 <__sflush_r+0xba>
 8010978:	684b      	ldr	r3, [r1, #4]
 801097a:	2b00      	cmp	r3, #0
 801097c:	dc02      	bgt.n	8010984 <__sflush_r+0x1c>
 801097e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010980:	2b00      	cmp	r3, #0
 8010982:	dd48      	ble.n	8010a16 <__sflush_r+0xae>
 8010984:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010986:	2e00      	cmp	r6, #0
 8010988:	d045      	beq.n	8010a16 <__sflush_r+0xae>
 801098a:	2300      	movs	r3, #0
 801098c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010990:	682f      	ldr	r7, [r5, #0]
 8010992:	6a21      	ldr	r1, [r4, #32]
 8010994:	602b      	str	r3, [r5, #0]
 8010996:	d030      	beq.n	80109fa <__sflush_r+0x92>
 8010998:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801099a:	89a3      	ldrh	r3, [r4, #12]
 801099c:	0759      	lsls	r1, r3, #29
 801099e:	d505      	bpl.n	80109ac <__sflush_r+0x44>
 80109a0:	6863      	ldr	r3, [r4, #4]
 80109a2:	1ad2      	subs	r2, r2, r3
 80109a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80109a6:	b10b      	cbz	r3, 80109ac <__sflush_r+0x44>
 80109a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80109aa:	1ad2      	subs	r2, r2, r3
 80109ac:	2300      	movs	r3, #0
 80109ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80109b0:	6a21      	ldr	r1, [r4, #32]
 80109b2:	4628      	mov	r0, r5
 80109b4:	47b0      	blx	r6
 80109b6:	1c43      	adds	r3, r0, #1
 80109b8:	89a3      	ldrh	r3, [r4, #12]
 80109ba:	d106      	bne.n	80109ca <__sflush_r+0x62>
 80109bc:	6829      	ldr	r1, [r5, #0]
 80109be:	291d      	cmp	r1, #29
 80109c0:	d82b      	bhi.n	8010a1a <__sflush_r+0xb2>
 80109c2:	4a2a      	ldr	r2, [pc, #168]	@ (8010a6c <__sflush_r+0x104>)
 80109c4:	410a      	asrs	r2, r1
 80109c6:	07d6      	lsls	r6, r2, #31
 80109c8:	d427      	bmi.n	8010a1a <__sflush_r+0xb2>
 80109ca:	2200      	movs	r2, #0
 80109cc:	6062      	str	r2, [r4, #4]
 80109ce:	04d9      	lsls	r1, r3, #19
 80109d0:	6922      	ldr	r2, [r4, #16]
 80109d2:	6022      	str	r2, [r4, #0]
 80109d4:	d504      	bpl.n	80109e0 <__sflush_r+0x78>
 80109d6:	1c42      	adds	r2, r0, #1
 80109d8:	d101      	bne.n	80109de <__sflush_r+0x76>
 80109da:	682b      	ldr	r3, [r5, #0]
 80109dc:	b903      	cbnz	r3, 80109e0 <__sflush_r+0x78>
 80109de:	6560      	str	r0, [r4, #84]	@ 0x54
 80109e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80109e2:	602f      	str	r7, [r5, #0]
 80109e4:	b1b9      	cbz	r1, 8010a16 <__sflush_r+0xae>
 80109e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80109ea:	4299      	cmp	r1, r3
 80109ec:	d002      	beq.n	80109f4 <__sflush_r+0x8c>
 80109ee:	4628      	mov	r0, r5
 80109f0:	f7ff f89e 	bl	800fb30 <_free_r>
 80109f4:	2300      	movs	r3, #0
 80109f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80109f8:	e00d      	b.n	8010a16 <__sflush_r+0xae>
 80109fa:	2301      	movs	r3, #1
 80109fc:	4628      	mov	r0, r5
 80109fe:	47b0      	blx	r6
 8010a00:	4602      	mov	r2, r0
 8010a02:	1c50      	adds	r0, r2, #1
 8010a04:	d1c9      	bne.n	801099a <__sflush_r+0x32>
 8010a06:	682b      	ldr	r3, [r5, #0]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d0c6      	beq.n	801099a <__sflush_r+0x32>
 8010a0c:	2b1d      	cmp	r3, #29
 8010a0e:	d001      	beq.n	8010a14 <__sflush_r+0xac>
 8010a10:	2b16      	cmp	r3, #22
 8010a12:	d11e      	bne.n	8010a52 <__sflush_r+0xea>
 8010a14:	602f      	str	r7, [r5, #0]
 8010a16:	2000      	movs	r0, #0
 8010a18:	e022      	b.n	8010a60 <__sflush_r+0xf8>
 8010a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a1e:	b21b      	sxth	r3, r3
 8010a20:	e01b      	b.n	8010a5a <__sflush_r+0xf2>
 8010a22:	690f      	ldr	r7, [r1, #16]
 8010a24:	2f00      	cmp	r7, #0
 8010a26:	d0f6      	beq.n	8010a16 <__sflush_r+0xae>
 8010a28:	0793      	lsls	r3, r2, #30
 8010a2a:	680e      	ldr	r6, [r1, #0]
 8010a2c:	bf08      	it	eq
 8010a2e:	694b      	ldreq	r3, [r1, #20]
 8010a30:	600f      	str	r7, [r1, #0]
 8010a32:	bf18      	it	ne
 8010a34:	2300      	movne	r3, #0
 8010a36:	eba6 0807 	sub.w	r8, r6, r7
 8010a3a:	608b      	str	r3, [r1, #8]
 8010a3c:	f1b8 0f00 	cmp.w	r8, #0
 8010a40:	dde9      	ble.n	8010a16 <__sflush_r+0xae>
 8010a42:	6a21      	ldr	r1, [r4, #32]
 8010a44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010a46:	4643      	mov	r3, r8
 8010a48:	463a      	mov	r2, r7
 8010a4a:	4628      	mov	r0, r5
 8010a4c:	47b0      	blx	r6
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	dc08      	bgt.n	8010a64 <__sflush_r+0xfc>
 8010a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a5a:	81a3      	strh	r3, [r4, #12]
 8010a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a64:	4407      	add	r7, r0
 8010a66:	eba8 0800 	sub.w	r8, r8, r0
 8010a6a:	e7e7      	b.n	8010a3c <__sflush_r+0xd4>
 8010a6c:	dfbffffe 	.word	0xdfbffffe

08010a70 <_fflush_r>:
 8010a70:	b538      	push	{r3, r4, r5, lr}
 8010a72:	690b      	ldr	r3, [r1, #16]
 8010a74:	4605      	mov	r5, r0
 8010a76:	460c      	mov	r4, r1
 8010a78:	b913      	cbnz	r3, 8010a80 <_fflush_r+0x10>
 8010a7a:	2500      	movs	r5, #0
 8010a7c:	4628      	mov	r0, r5
 8010a7e:	bd38      	pop	{r3, r4, r5, pc}
 8010a80:	b118      	cbz	r0, 8010a8a <_fflush_r+0x1a>
 8010a82:	6a03      	ldr	r3, [r0, #32]
 8010a84:	b90b      	cbnz	r3, 8010a8a <_fflush_r+0x1a>
 8010a86:	f7fe f8bb 	bl	800ec00 <__sinit>
 8010a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d0f3      	beq.n	8010a7a <_fflush_r+0xa>
 8010a92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010a94:	07d0      	lsls	r0, r2, #31
 8010a96:	d404      	bmi.n	8010aa2 <_fflush_r+0x32>
 8010a98:	0599      	lsls	r1, r3, #22
 8010a9a:	d402      	bmi.n	8010aa2 <_fflush_r+0x32>
 8010a9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a9e:	f7fe f9d8 	bl	800ee52 <__retarget_lock_acquire_recursive>
 8010aa2:	4628      	mov	r0, r5
 8010aa4:	4621      	mov	r1, r4
 8010aa6:	f7ff ff5f 	bl	8010968 <__sflush_r>
 8010aaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010aac:	07da      	lsls	r2, r3, #31
 8010aae:	4605      	mov	r5, r0
 8010ab0:	d4e4      	bmi.n	8010a7c <_fflush_r+0xc>
 8010ab2:	89a3      	ldrh	r3, [r4, #12]
 8010ab4:	059b      	lsls	r3, r3, #22
 8010ab6:	d4e1      	bmi.n	8010a7c <_fflush_r+0xc>
 8010ab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010aba:	f7fe f9cb 	bl	800ee54 <__retarget_lock_release_recursive>
 8010abe:	e7dd      	b.n	8010a7c <_fflush_r+0xc>

08010ac0 <__swbuf_r>:
 8010ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ac2:	460e      	mov	r6, r1
 8010ac4:	4614      	mov	r4, r2
 8010ac6:	4605      	mov	r5, r0
 8010ac8:	b118      	cbz	r0, 8010ad2 <__swbuf_r+0x12>
 8010aca:	6a03      	ldr	r3, [r0, #32]
 8010acc:	b90b      	cbnz	r3, 8010ad2 <__swbuf_r+0x12>
 8010ace:	f7fe f897 	bl	800ec00 <__sinit>
 8010ad2:	69a3      	ldr	r3, [r4, #24]
 8010ad4:	60a3      	str	r3, [r4, #8]
 8010ad6:	89a3      	ldrh	r3, [r4, #12]
 8010ad8:	071a      	lsls	r2, r3, #28
 8010ada:	d501      	bpl.n	8010ae0 <__swbuf_r+0x20>
 8010adc:	6923      	ldr	r3, [r4, #16]
 8010ade:	b943      	cbnz	r3, 8010af2 <__swbuf_r+0x32>
 8010ae0:	4621      	mov	r1, r4
 8010ae2:	4628      	mov	r0, r5
 8010ae4:	f000 f82a 	bl	8010b3c <__swsetup_r>
 8010ae8:	b118      	cbz	r0, 8010af2 <__swbuf_r+0x32>
 8010aea:	f04f 37ff 	mov.w	r7, #4294967295
 8010aee:	4638      	mov	r0, r7
 8010af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010af2:	6823      	ldr	r3, [r4, #0]
 8010af4:	6922      	ldr	r2, [r4, #16]
 8010af6:	1a98      	subs	r0, r3, r2
 8010af8:	6963      	ldr	r3, [r4, #20]
 8010afa:	b2f6      	uxtb	r6, r6
 8010afc:	4283      	cmp	r3, r0
 8010afe:	4637      	mov	r7, r6
 8010b00:	dc05      	bgt.n	8010b0e <__swbuf_r+0x4e>
 8010b02:	4621      	mov	r1, r4
 8010b04:	4628      	mov	r0, r5
 8010b06:	f7ff ffb3 	bl	8010a70 <_fflush_r>
 8010b0a:	2800      	cmp	r0, #0
 8010b0c:	d1ed      	bne.n	8010aea <__swbuf_r+0x2a>
 8010b0e:	68a3      	ldr	r3, [r4, #8]
 8010b10:	3b01      	subs	r3, #1
 8010b12:	60a3      	str	r3, [r4, #8]
 8010b14:	6823      	ldr	r3, [r4, #0]
 8010b16:	1c5a      	adds	r2, r3, #1
 8010b18:	6022      	str	r2, [r4, #0]
 8010b1a:	701e      	strb	r6, [r3, #0]
 8010b1c:	6962      	ldr	r2, [r4, #20]
 8010b1e:	1c43      	adds	r3, r0, #1
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d004      	beq.n	8010b2e <__swbuf_r+0x6e>
 8010b24:	89a3      	ldrh	r3, [r4, #12]
 8010b26:	07db      	lsls	r3, r3, #31
 8010b28:	d5e1      	bpl.n	8010aee <__swbuf_r+0x2e>
 8010b2a:	2e0a      	cmp	r6, #10
 8010b2c:	d1df      	bne.n	8010aee <__swbuf_r+0x2e>
 8010b2e:	4621      	mov	r1, r4
 8010b30:	4628      	mov	r0, r5
 8010b32:	f7ff ff9d 	bl	8010a70 <_fflush_r>
 8010b36:	2800      	cmp	r0, #0
 8010b38:	d0d9      	beq.n	8010aee <__swbuf_r+0x2e>
 8010b3a:	e7d6      	b.n	8010aea <__swbuf_r+0x2a>

08010b3c <__swsetup_r>:
 8010b3c:	b538      	push	{r3, r4, r5, lr}
 8010b3e:	4b29      	ldr	r3, [pc, #164]	@ (8010be4 <__swsetup_r+0xa8>)
 8010b40:	4605      	mov	r5, r0
 8010b42:	6818      	ldr	r0, [r3, #0]
 8010b44:	460c      	mov	r4, r1
 8010b46:	b118      	cbz	r0, 8010b50 <__swsetup_r+0x14>
 8010b48:	6a03      	ldr	r3, [r0, #32]
 8010b4a:	b90b      	cbnz	r3, 8010b50 <__swsetup_r+0x14>
 8010b4c:	f7fe f858 	bl	800ec00 <__sinit>
 8010b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b54:	0719      	lsls	r1, r3, #28
 8010b56:	d422      	bmi.n	8010b9e <__swsetup_r+0x62>
 8010b58:	06da      	lsls	r2, r3, #27
 8010b5a:	d407      	bmi.n	8010b6c <__swsetup_r+0x30>
 8010b5c:	2209      	movs	r2, #9
 8010b5e:	602a      	str	r2, [r5, #0]
 8010b60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b64:	81a3      	strh	r3, [r4, #12]
 8010b66:	f04f 30ff 	mov.w	r0, #4294967295
 8010b6a:	e033      	b.n	8010bd4 <__swsetup_r+0x98>
 8010b6c:	0758      	lsls	r0, r3, #29
 8010b6e:	d512      	bpl.n	8010b96 <__swsetup_r+0x5a>
 8010b70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010b72:	b141      	cbz	r1, 8010b86 <__swsetup_r+0x4a>
 8010b74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010b78:	4299      	cmp	r1, r3
 8010b7a:	d002      	beq.n	8010b82 <__swsetup_r+0x46>
 8010b7c:	4628      	mov	r0, r5
 8010b7e:	f7fe ffd7 	bl	800fb30 <_free_r>
 8010b82:	2300      	movs	r3, #0
 8010b84:	6363      	str	r3, [r4, #52]	@ 0x34
 8010b86:	89a3      	ldrh	r3, [r4, #12]
 8010b88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010b8c:	81a3      	strh	r3, [r4, #12]
 8010b8e:	2300      	movs	r3, #0
 8010b90:	6063      	str	r3, [r4, #4]
 8010b92:	6923      	ldr	r3, [r4, #16]
 8010b94:	6023      	str	r3, [r4, #0]
 8010b96:	89a3      	ldrh	r3, [r4, #12]
 8010b98:	f043 0308 	orr.w	r3, r3, #8
 8010b9c:	81a3      	strh	r3, [r4, #12]
 8010b9e:	6923      	ldr	r3, [r4, #16]
 8010ba0:	b94b      	cbnz	r3, 8010bb6 <__swsetup_r+0x7a>
 8010ba2:	89a3      	ldrh	r3, [r4, #12]
 8010ba4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bac:	d003      	beq.n	8010bb6 <__swsetup_r+0x7a>
 8010bae:	4621      	mov	r1, r4
 8010bb0:	4628      	mov	r0, r5
 8010bb2:	f000 f8fb 	bl	8010dac <__smakebuf_r>
 8010bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bba:	f013 0201 	ands.w	r2, r3, #1
 8010bbe:	d00a      	beq.n	8010bd6 <__swsetup_r+0x9a>
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	60a2      	str	r2, [r4, #8]
 8010bc4:	6962      	ldr	r2, [r4, #20]
 8010bc6:	4252      	negs	r2, r2
 8010bc8:	61a2      	str	r2, [r4, #24]
 8010bca:	6922      	ldr	r2, [r4, #16]
 8010bcc:	b942      	cbnz	r2, 8010be0 <__swsetup_r+0xa4>
 8010bce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010bd2:	d1c5      	bne.n	8010b60 <__swsetup_r+0x24>
 8010bd4:	bd38      	pop	{r3, r4, r5, pc}
 8010bd6:	0799      	lsls	r1, r3, #30
 8010bd8:	bf58      	it	pl
 8010bda:	6962      	ldrpl	r2, [r4, #20]
 8010bdc:	60a2      	str	r2, [r4, #8]
 8010bde:	e7f4      	b.n	8010bca <__swsetup_r+0x8e>
 8010be0:	2000      	movs	r0, #0
 8010be2:	e7f7      	b.n	8010bd4 <__swsetup_r+0x98>
 8010be4:	20000138 	.word	0x20000138

08010be8 <memmove>:
 8010be8:	4288      	cmp	r0, r1
 8010bea:	b510      	push	{r4, lr}
 8010bec:	eb01 0402 	add.w	r4, r1, r2
 8010bf0:	d902      	bls.n	8010bf8 <memmove+0x10>
 8010bf2:	4284      	cmp	r4, r0
 8010bf4:	4623      	mov	r3, r4
 8010bf6:	d807      	bhi.n	8010c08 <memmove+0x20>
 8010bf8:	1e43      	subs	r3, r0, #1
 8010bfa:	42a1      	cmp	r1, r4
 8010bfc:	d008      	beq.n	8010c10 <memmove+0x28>
 8010bfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c06:	e7f8      	b.n	8010bfa <memmove+0x12>
 8010c08:	4402      	add	r2, r0
 8010c0a:	4601      	mov	r1, r0
 8010c0c:	428a      	cmp	r2, r1
 8010c0e:	d100      	bne.n	8010c12 <memmove+0x2a>
 8010c10:	bd10      	pop	{r4, pc}
 8010c12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c1a:	e7f7      	b.n	8010c0c <memmove+0x24>

08010c1c <_sbrk_r>:
 8010c1c:	b538      	push	{r3, r4, r5, lr}
 8010c1e:	4d06      	ldr	r5, [pc, #24]	@ (8010c38 <_sbrk_r+0x1c>)
 8010c20:	2300      	movs	r3, #0
 8010c22:	4604      	mov	r4, r0
 8010c24:	4608      	mov	r0, r1
 8010c26:	602b      	str	r3, [r5, #0]
 8010c28:	f7f3 fad2 	bl	80041d0 <_sbrk>
 8010c2c:	1c43      	adds	r3, r0, #1
 8010c2e:	d102      	bne.n	8010c36 <_sbrk_r+0x1a>
 8010c30:	682b      	ldr	r3, [r5, #0]
 8010c32:	b103      	cbz	r3, 8010c36 <_sbrk_r+0x1a>
 8010c34:	6023      	str	r3, [r4, #0]
 8010c36:	bd38      	pop	{r3, r4, r5, pc}
 8010c38:	200027ec 	.word	0x200027ec

08010c3c <__assert_func>:
 8010c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c3e:	4614      	mov	r4, r2
 8010c40:	461a      	mov	r2, r3
 8010c42:	4b09      	ldr	r3, [pc, #36]	@ (8010c68 <__assert_func+0x2c>)
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	4605      	mov	r5, r0
 8010c48:	68d8      	ldr	r0, [r3, #12]
 8010c4a:	b954      	cbnz	r4, 8010c62 <__assert_func+0x26>
 8010c4c:	4b07      	ldr	r3, [pc, #28]	@ (8010c6c <__assert_func+0x30>)
 8010c4e:	461c      	mov	r4, r3
 8010c50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010c54:	9100      	str	r1, [sp, #0]
 8010c56:	462b      	mov	r3, r5
 8010c58:	4905      	ldr	r1, [pc, #20]	@ (8010c70 <__assert_func+0x34>)
 8010c5a:	f000 f86f 	bl	8010d3c <fiprintf>
 8010c5e:	f000 f903 	bl	8010e68 <abort>
 8010c62:	4b04      	ldr	r3, [pc, #16]	@ (8010c74 <__assert_func+0x38>)
 8010c64:	e7f4      	b.n	8010c50 <__assert_func+0x14>
 8010c66:	bf00      	nop
 8010c68:	20000138 	.word	0x20000138
 8010c6c:	08012bee 	.word	0x08012bee
 8010c70:	08012bc0 	.word	0x08012bc0
 8010c74:	08012bb3 	.word	0x08012bb3

08010c78 <_calloc_r>:
 8010c78:	b570      	push	{r4, r5, r6, lr}
 8010c7a:	fba1 5402 	umull	r5, r4, r1, r2
 8010c7e:	b93c      	cbnz	r4, 8010c90 <_calloc_r+0x18>
 8010c80:	4629      	mov	r1, r5
 8010c82:	f7fe ffc9 	bl	800fc18 <_malloc_r>
 8010c86:	4606      	mov	r6, r0
 8010c88:	b928      	cbnz	r0, 8010c96 <_calloc_r+0x1e>
 8010c8a:	2600      	movs	r6, #0
 8010c8c:	4630      	mov	r0, r6
 8010c8e:	bd70      	pop	{r4, r5, r6, pc}
 8010c90:	220c      	movs	r2, #12
 8010c92:	6002      	str	r2, [r0, #0]
 8010c94:	e7f9      	b.n	8010c8a <_calloc_r+0x12>
 8010c96:	462a      	mov	r2, r5
 8010c98:	4621      	mov	r1, r4
 8010c9a:	f7fe f85c 	bl	800ed56 <memset>
 8010c9e:	e7f5      	b.n	8010c8c <_calloc_r+0x14>

08010ca0 <__ascii_mbtowc>:
 8010ca0:	b082      	sub	sp, #8
 8010ca2:	b901      	cbnz	r1, 8010ca6 <__ascii_mbtowc+0x6>
 8010ca4:	a901      	add	r1, sp, #4
 8010ca6:	b142      	cbz	r2, 8010cba <__ascii_mbtowc+0x1a>
 8010ca8:	b14b      	cbz	r3, 8010cbe <__ascii_mbtowc+0x1e>
 8010caa:	7813      	ldrb	r3, [r2, #0]
 8010cac:	600b      	str	r3, [r1, #0]
 8010cae:	7812      	ldrb	r2, [r2, #0]
 8010cb0:	1e10      	subs	r0, r2, #0
 8010cb2:	bf18      	it	ne
 8010cb4:	2001      	movne	r0, #1
 8010cb6:	b002      	add	sp, #8
 8010cb8:	4770      	bx	lr
 8010cba:	4610      	mov	r0, r2
 8010cbc:	e7fb      	b.n	8010cb6 <__ascii_mbtowc+0x16>
 8010cbe:	f06f 0001 	mvn.w	r0, #1
 8010cc2:	e7f8      	b.n	8010cb6 <__ascii_mbtowc+0x16>

08010cc4 <_realloc_r>:
 8010cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cc8:	4680      	mov	r8, r0
 8010cca:	4615      	mov	r5, r2
 8010ccc:	460c      	mov	r4, r1
 8010cce:	b921      	cbnz	r1, 8010cda <_realloc_r+0x16>
 8010cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010cd4:	4611      	mov	r1, r2
 8010cd6:	f7fe bf9f 	b.w	800fc18 <_malloc_r>
 8010cda:	b92a      	cbnz	r2, 8010ce8 <_realloc_r+0x24>
 8010cdc:	f7fe ff28 	bl	800fb30 <_free_r>
 8010ce0:	2400      	movs	r4, #0
 8010ce2:	4620      	mov	r0, r4
 8010ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ce8:	f000 f8c5 	bl	8010e76 <_malloc_usable_size_r>
 8010cec:	4285      	cmp	r5, r0
 8010cee:	4606      	mov	r6, r0
 8010cf0:	d802      	bhi.n	8010cf8 <_realloc_r+0x34>
 8010cf2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010cf6:	d8f4      	bhi.n	8010ce2 <_realloc_r+0x1e>
 8010cf8:	4629      	mov	r1, r5
 8010cfa:	4640      	mov	r0, r8
 8010cfc:	f7fe ff8c 	bl	800fc18 <_malloc_r>
 8010d00:	4607      	mov	r7, r0
 8010d02:	2800      	cmp	r0, #0
 8010d04:	d0ec      	beq.n	8010ce0 <_realloc_r+0x1c>
 8010d06:	42b5      	cmp	r5, r6
 8010d08:	462a      	mov	r2, r5
 8010d0a:	4621      	mov	r1, r4
 8010d0c:	bf28      	it	cs
 8010d0e:	4632      	movcs	r2, r6
 8010d10:	f7fe f8a1 	bl	800ee56 <memcpy>
 8010d14:	4621      	mov	r1, r4
 8010d16:	4640      	mov	r0, r8
 8010d18:	f7fe ff0a 	bl	800fb30 <_free_r>
 8010d1c:	463c      	mov	r4, r7
 8010d1e:	e7e0      	b.n	8010ce2 <_realloc_r+0x1e>

08010d20 <__ascii_wctomb>:
 8010d20:	4603      	mov	r3, r0
 8010d22:	4608      	mov	r0, r1
 8010d24:	b141      	cbz	r1, 8010d38 <__ascii_wctomb+0x18>
 8010d26:	2aff      	cmp	r2, #255	@ 0xff
 8010d28:	d904      	bls.n	8010d34 <__ascii_wctomb+0x14>
 8010d2a:	228a      	movs	r2, #138	@ 0x8a
 8010d2c:	601a      	str	r2, [r3, #0]
 8010d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8010d32:	4770      	bx	lr
 8010d34:	700a      	strb	r2, [r1, #0]
 8010d36:	2001      	movs	r0, #1
 8010d38:	4770      	bx	lr
	...

08010d3c <fiprintf>:
 8010d3c:	b40e      	push	{r1, r2, r3}
 8010d3e:	b503      	push	{r0, r1, lr}
 8010d40:	4601      	mov	r1, r0
 8010d42:	ab03      	add	r3, sp, #12
 8010d44:	4805      	ldr	r0, [pc, #20]	@ (8010d5c <fiprintf+0x20>)
 8010d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d4a:	6800      	ldr	r0, [r0, #0]
 8010d4c:	9301      	str	r3, [sp, #4]
 8010d4e:	f7ff fcf3 	bl	8010738 <_vfiprintf_r>
 8010d52:	b002      	add	sp, #8
 8010d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d58:	b003      	add	sp, #12
 8010d5a:	4770      	bx	lr
 8010d5c:	20000138 	.word	0x20000138

08010d60 <__swhatbuf_r>:
 8010d60:	b570      	push	{r4, r5, r6, lr}
 8010d62:	460c      	mov	r4, r1
 8010d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d68:	2900      	cmp	r1, #0
 8010d6a:	b096      	sub	sp, #88	@ 0x58
 8010d6c:	4615      	mov	r5, r2
 8010d6e:	461e      	mov	r6, r3
 8010d70:	da0d      	bge.n	8010d8e <__swhatbuf_r+0x2e>
 8010d72:	89a3      	ldrh	r3, [r4, #12]
 8010d74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d78:	f04f 0100 	mov.w	r1, #0
 8010d7c:	bf14      	ite	ne
 8010d7e:	2340      	movne	r3, #64	@ 0x40
 8010d80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010d84:	2000      	movs	r0, #0
 8010d86:	6031      	str	r1, [r6, #0]
 8010d88:	602b      	str	r3, [r5, #0]
 8010d8a:	b016      	add	sp, #88	@ 0x58
 8010d8c:	bd70      	pop	{r4, r5, r6, pc}
 8010d8e:	466a      	mov	r2, sp
 8010d90:	f000 f848 	bl	8010e24 <_fstat_r>
 8010d94:	2800      	cmp	r0, #0
 8010d96:	dbec      	blt.n	8010d72 <__swhatbuf_r+0x12>
 8010d98:	9901      	ldr	r1, [sp, #4]
 8010d9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010da2:	4259      	negs	r1, r3
 8010da4:	4159      	adcs	r1, r3
 8010da6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010daa:	e7eb      	b.n	8010d84 <__swhatbuf_r+0x24>

08010dac <__smakebuf_r>:
 8010dac:	898b      	ldrh	r3, [r1, #12]
 8010dae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010db0:	079d      	lsls	r5, r3, #30
 8010db2:	4606      	mov	r6, r0
 8010db4:	460c      	mov	r4, r1
 8010db6:	d507      	bpl.n	8010dc8 <__smakebuf_r+0x1c>
 8010db8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010dbc:	6023      	str	r3, [r4, #0]
 8010dbe:	6123      	str	r3, [r4, #16]
 8010dc0:	2301      	movs	r3, #1
 8010dc2:	6163      	str	r3, [r4, #20]
 8010dc4:	b003      	add	sp, #12
 8010dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dc8:	ab01      	add	r3, sp, #4
 8010dca:	466a      	mov	r2, sp
 8010dcc:	f7ff ffc8 	bl	8010d60 <__swhatbuf_r>
 8010dd0:	9f00      	ldr	r7, [sp, #0]
 8010dd2:	4605      	mov	r5, r0
 8010dd4:	4639      	mov	r1, r7
 8010dd6:	4630      	mov	r0, r6
 8010dd8:	f7fe ff1e 	bl	800fc18 <_malloc_r>
 8010ddc:	b948      	cbnz	r0, 8010df2 <__smakebuf_r+0x46>
 8010dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010de2:	059a      	lsls	r2, r3, #22
 8010de4:	d4ee      	bmi.n	8010dc4 <__smakebuf_r+0x18>
 8010de6:	f023 0303 	bic.w	r3, r3, #3
 8010dea:	f043 0302 	orr.w	r3, r3, #2
 8010dee:	81a3      	strh	r3, [r4, #12]
 8010df0:	e7e2      	b.n	8010db8 <__smakebuf_r+0xc>
 8010df2:	89a3      	ldrh	r3, [r4, #12]
 8010df4:	6020      	str	r0, [r4, #0]
 8010df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dfa:	81a3      	strh	r3, [r4, #12]
 8010dfc:	9b01      	ldr	r3, [sp, #4]
 8010dfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010e02:	b15b      	cbz	r3, 8010e1c <__smakebuf_r+0x70>
 8010e04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e08:	4630      	mov	r0, r6
 8010e0a:	f000 f81d 	bl	8010e48 <_isatty_r>
 8010e0e:	b128      	cbz	r0, 8010e1c <__smakebuf_r+0x70>
 8010e10:	89a3      	ldrh	r3, [r4, #12]
 8010e12:	f023 0303 	bic.w	r3, r3, #3
 8010e16:	f043 0301 	orr.w	r3, r3, #1
 8010e1a:	81a3      	strh	r3, [r4, #12]
 8010e1c:	89a3      	ldrh	r3, [r4, #12]
 8010e1e:	431d      	orrs	r5, r3
 8010e20:	81a5      	strh	r5, [r4, #12]
 8010e22:	e7cf      	b.n	8010dc4 <__smakebuf_r+0x18>

08010e24 <_fstat_r>:
 8010e24:	b538      	push	{r3, r4, r5, lr}
 8010e26:	4d07      	ldr	r5, [pc, #28]	@ (8010e44 <_fstat_r+0x20>)
 8010e28:	2300      	movs	r3, #0
 8010e2a:	4604      	mov	r4, r0
 8010e2c:	4608      	mov	r0, r1
 8010e2e:	4611      	mov	r1, r2
 8010e30:	602b      	str	r3, [r5, #0]
 8010e32:	f7f3 f9a5 	bl	8004180 <_fstat>
 8010e36:	1c43      	adds	r3, r0, #1
 8010e38:	d102      	bne.n	8010e40 <_fstat_r+0x1c>
 8010e3a:	682b      	ldr	r3, [r5, #0]
 8010e3c:	b103      	cbz	r3, 8010e40 <_fstat_r+0x1c>
 8010e3e:	6023      	str	r3, [r4, #0]
 8010e40:	bd38      	pop	{r3, r4, r5, pc}
 8010e42:	bf00      	nop
 8010e44:	200027ec 	.word	0x200027ec

08010e48 <_isatty_r>:
 8010e48:	b538      	push	{r3, r4, r5, lr}
 8010e4a:	4d06      	ldr	r5, [pc, #24]	@ (8010e64 <_isatty_r+0x1c>)
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	4604      	mov	r4, r0
 8010e50:	4608      	mov	r0, r1
 8010e52:	602b      	str	r3, [r5, #0]
 8010e54:	f7f3 f9a4 	bl	80041a0 <_isatty>
 8010e58:	1c43      	adds	r3, r0, #1
 8010e5a:	d102      	bne.n	8010e62 <_isatty_r+0x1a>
 8010e5c:	682b      	ldr	r3, [r5, #0]
 8010e5e:	b103      	cbz	r3, 8010e62 <_isatty_r+0x1a>
 8010e60:	6023      	str	r3, [r4, #0]
 8010e62:	bd38      	pop	{r3, r4, r5, pc}
 8010e64:	200027ec 	.word	0x200027ec

08010e68 <abort>:
 8010e68:	b508      	push	{r3, lr}
 8010e6a:	2006      	movs	r0, #6
 8010e6c:	f000 f834 	bl	8010ed8 <raise>
 8010e70:	2001      	movs	r0, #1
 8010e72:	f7f3 f935 	bl	80040e0 <_exit>

08010e76 <_malloc_usable_size_r>:
 8010e76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e7a:	1f18      	subs	r0, r3, #4
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	bfbc      	itt	lt
 8010e80:	580b      	ldrlt	r3, [r1, r0]
 8010e82:	18c0      	addlt	r0, r0, r3
 8010e84:	4770      	bx	lr

08010e86 <_raise_r>:
 8010e86:	291f      	cmp	r1, #31
 8010e88:	b538      	push	{r3, r4, r5, lr}
 8010e8a:	4605      	mov	r5, r0
 8010e8c:	460c      	mov	r4, r1
 8010e8e:	d904      	bls.n	8010e9a <_raise_r+0x14>
 8010e90:	2316      	movs	r3, #22
 8010e92:	6003      	str	r3, [r0, #0]
 8010e94:	f04f 30ff 	mov.w	r0, #4294967295
 8010e98:	bd38      	pop	{r3, r4, r5, pc}
 8010e9a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e9c:	b112      	cbz	r2, 8010ea4 <_raise_r+0x1e>
 8010e9e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010ea2:	b94b      	cbnz	r3, 8010eb8 <_raise_r+0x32>
 8010ea4:	4628      	mov	r0, r5
 8010ea6:	f000 f831 	bl	8010f0c <_getpid_r>
 8010eaa:	4622      	mov	r2, r4
 8010eac:	4601      	mov	r1, r0
 8010eae:	4628      	mov	r0, r5
 8010eb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010eb4:	f000 b818 	b.w	8010ee8 <_kill_r>
 8010eb8:	2b01      	cmp	r3, #1
 8010eba:	d00a      	beq.n	8010ed2 <_raise_r+0x4c>
 8010ebc:	1c59      	adds	r1, r3, #1
 8010ebe:	d103      	bne.n	8010ec8 <_raise_r+0x42>
 8010ec0:	2316      	movs	r3, #22
 8010ec2:	6003      	str	r3, [r0, #0]
 8010ec4:	2001      	movs	r0, #1
 8010ec6:	e7e7      	b.n	8010e98 <_raise_r+0x12>
 8010ec8:	2100      	movs	r1, #0
 8010eca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010ece:	4620      	mov	r0, r4
 8010ed0:	4798      	blx	r3
 8010ed2:	2000      	movs	r0, #0
 8010ed4:	e7e0      	b.n	8010e98 <_raise_r+0x12>
	...

08010ed8 <raise>:
 8010ed8:	4b02      	ldr	r3, [pc, #8]	@ (8010ee4 <raise+0xc>)
 8010eda:	4601      	mov	r1, r0
 8010edc:	6818      	ldr	r0, [r3, #0]
 8010ede:	f7ff bfd2 	b.w	8010e86 <_raise_r>
 8010ee2:	bf00      	nop
 8010ee4:	20000138 	.word	0x20000138

08010ee8 <_kill_r>:
 8010ee8:	b538      	push	{r3, r4, r5, lr}
 8010eea:	4d07      	ldr	r5, [pc, #28]	@ (8010f08 <_kill_r+0x20>)
 8010eec:	2300      	movs	r3, #0
 8010eee:	4604      	mov	r4, r0
 8010ef0:	4608      	mov	r0, r1
 8010ef2:	4611      	mov	r1, r2
 8010ef4:	602b      	str	r3, [r5, #0]
 8010ef6:	f7f3 f8e3 	bl	80040c0 <_kill>
 8010efa:	1c43      	adds	r3, r0, #1
 8010efc:	d102      	bne.n	8010f04 <_kill_r+0x1c>
 8010efe:	682b      	ldr	r3, [r5, #0]
 8010f00:	b103      	cbz	r3, 8010f04 <_kill_r+0x1c>
 8010f02:	6023      	str	r3, [r4, #0]
 8010f04:	bd38      	pop	{r3, r4, r5, pc}
 8010f06:	bf00      	nop
 8010f08:	200027ec 	.word	0x200027ec

08010f0c <_getpid_r>:
 8010f0c:	f7f3 b8d0 	b.w	80040b0 <_getpid>

08010f10 <asin>:
 8010f10:	b538      	push	{r3, r4, r5, lr}
 8010f12:	ed2d 8b02 	vpush	{d8}
 8010f16:	ec55 4b10 	vmov	r4, r5, d0
 8010f1a:	f000 f9ed 	bl	80112f8 <__ieee754_asin>
 8010f1e:	4622      	mov	r2, r4
 8010f20:	462b      	mov	r3, r5
 8010f22:	4620      	mov	r0, r4
 8010f24:	4629      	mov	r1, r5
 8010f26:	eeb0 8a40 	vmov.f32	s16, s0
 8010f2a:	eef0 8a60 	vmov.f32	s17, s1
 8010f2e:	f7ef fdfd 	bl	8000b2c <__aeabi_dcmpun>
 8010f32:	b9a8      	cbnz	r0, 8010f60 <asin+0x50>
 8010f34:	ec45 4b10 	vmov	d0, r4, r5
 8010f38:	f000 f820 	bl	8010f7c <fabs>
 8010f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8010f70 <asin+0x60>)
 8010f3e:	ec51 0b10 	vmov	r0, r1, d0
 8010f42:	2200      	movs	r2, #0
 8010f44:	f7ef fde8 	bl	8000b18 <__aeabi_dcmpgt>
 8010f48:	b150      	cbz	r0, 8010f60 <asin+0x50>
 8010f4a:	f7fd ff57 	bl	800edfc <__errno>
 8010f4e:	ecbd 8b02 	vpop	{d8}
 8010f52:	2321      	movs	r3, #33	@ 0x21
 8010f54:	6003      	str	r3, [r0, #0]
 8010f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f5a:	4806      	ldr	r0, [pc, #24]	@ (8010f74 <asin+0x64>)
 8010f5c:	f000 b8e0 	b.w	8011120 <nan>
 8010f60:	eeb0 0a48 	vmov.f32	s0, s16
 8010f64:	eef0 0a68 	vmov.f32	s1, s17
 8010f68:	ecbd 8b02 	vpop	{d8}
 8010f6c:	bd38      	pop	{r3, r4, r5, pc}
 8010f6e:	bf00      	nop
 8010f70:	3ff00000 	.word	0x3ff00000
 8010f74:	08012bee 	.word	0x08012bee

08010f78 <atan2>:
 8010f78:	f000 bbc2 	b.w	8011700 <__ieee754_atan2>

08010f7c <fabs>:
 8010f7c:	ec51 0b10 	vmov	r0, r1, d0
 8010f80:	4602      	mov	r2, r0
 8010f82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010f86:	ec43 2b10 	vmov	d0, r2, r3
 8010f8a:	4770      	bx	lr

08010f8c <expf>:
 8010f8c:	b508      	push	{r3, lr}
 8010f8e:	ed2d 8b02 	vpush	{d8}
 8010f92:	eef0 8a40 	vmov.f32	s17, s0
 8010f96:	f000 feb3 	bl	8011d00 <__ieee754_expf>
 8010f9a:	eeb0 8a40 	vmov.f32	s16, s0
 8010f9e:	eeb0 0a68 	vmov.f32	s0, s17
 8010fa2:	f000 f8c5 	bl	8011130 <finitef>
 8010fa6:	b160      	cbz	r0, 8010fc2 <expf+0x36>
 8010fa8:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8010fe8 <expf+0x5c>
 8010fac:	eef4 8ae7 	vcmpe.f32	s17, s15
 8010fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fb4:	dd0a      	ble.n	8010fcc <expf+0x40>
 8010fb6:	f7fd ff21 	bl	800edfc <__errno>
 8010fba:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8010fec <expf+0x60>
 8010fbe:	2322      	movs	r3, #34	@ 0x22
 8010fc0:	6003      	str	r3, [r0, #0]
 8010fc2:	eeb0 0a48 	vmov.f32	s0, s16
 8010fc6:	ecbd 8b02 	vpop	{d8}
 8010fca:	bd08      	pop	{r3, pc}
 8010fcc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010ff0 <expf+0x64>
 8010fd0:	eef4 8ae7 	vcmpe.f32	s17, s15
 8010fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fd8:	d5f3      	bpl.n	8010fc2 <expf+0x36>
 8010fda:	f7fd ff0f 	bl	800edfc <__errno>
 8010fde:	2322      	movs	r3, #34	@ 0x22
 8010fe0:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8010ff4 <expf+0x68>
 8010fe4:	6003      	str	r3, [r0, #0]
 8010fe6:	e7ec      	b.n	8010fc2 <expf+0x36>
 8010fe8:	42b17217 	.word	0x42b17217
 8010fec:	7f800000 	.word	0x7f800000
 8010ff0:	c2cff1b5 	.word	0xc2cff1b5
 8010ff4:	00000000 	.word	0x00000000

08010ff8 <cosf>:
 8010ff8:	ee10 3a10 	vmov	r3, s0
 8010ffc:	b507      	push	{r0, r1, r2, lr}
 8010ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8011078 <cosf+0x80>)
 8011000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011004:	4293      	cmp	r3, r2
 8011006:	d806      	bhi.n	8011016 <cosf+0x1e>
 8011008:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 801107c <cosf+0x84>
 801100c:	b003      	add	sp, #12
 801100e:	f85d eb04 	ldr.w	lr, [sp], #4
 8011012:	f000 bdd5 	b.w	8011bc0 <__kernel_cosf>
 8011016:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801101a:	d304      	bcc.n	8011026 <cosf+0x2e>
 801101c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8011020:	b003      	add	sp, #12
 8011022:	f85d fb04 	ldr.w	pc, [sp], #4
 8011026:	4668      	mov	r0, sp
 8011028:	f000 ff38 	bl	8011e9c <__ieee754_rem_pio2f>
 801102c:	f000 0003 	and.w	r0, r0, #3
 8011030:	2801      	cmp	r0, #1
 8011032:	d009      	beq.n	8011048 <cosf+0x50>
 8011034:	2802      	cmp	r0, #2
 8011036:	d010      	beq.n	801105a <cosf+0x62>
 8011038:	b9b0      	cbnz	r0, 8011068 <cosf+0x70>
 801103a:	eddd 0a01 	vldr	s1, [sp, #4]
 801103e:	ed9d 0a00 	vldr	s0, [sp]
 8011042:	f000 fdbd 	bl	8011bc0 <__kernel_cosf>
 8011046:	e7eb      	b.n	8011020 <cosf+0x28>
 8011048:	eddd 0a01 	vldr	s1, [sp, #4]
 801104c:	ed9d 0a00 	vldr	s0, [sp]
 8011050:	f000 fe0e 	bl	8011c70 <__kernel_sinf>
 8011054:	eeb1 0a40 	vneg.f32	s0, s0
 8011058:	e7e2      	b.n	8011020 <cosf+0x28>
 801105a:	eddd 0a01 	vldr	s1, [sp, #4]
 801105e:	ed9d 0a00 	vldr	s0, [sp]
 8011062:	f000 fdad 	bl	8011bc0 <__kernel_cosf>
 8011066:	e7f5      	b.n	8011054 <cosf+0x5c>
 8011068:	eddd 0a01 	vldr	s1, [sp, #4]
 801106c:	ed9d 0a00 	vldr	s0, [sp]
 8011070:	2001      	movs	r0, #1
 8011072:	f000 fdfd 	bl	8011c70 <__kernel_sinf>
 8011076:	e7d3      	b.n	8011020 <cosf+0x28>
 8011078:	3f490fd8 	.word	0x3f490fd8
 801107c:	00000000 	.word	0x00000000

08011080 <fabsf>:
 8011080:	ee10 3a10 	vmov	r3, s0
 8011084:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011088:	ee00 3a10 	vmov	s0, r3
 801108c:	4770      	bx	lr
	...

08011090 <sinf>:
 8011090:	ee10 3a10 	vmov	r3, s0
 8011094:	b507      	push	{r0, r1, r2, lr}
 8011096:	4a1f      	ldr	r2, [pc, #124]	@ (8011114 <sinf+0x84>)
 8011098:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801109c:	4293      	cmp	r3, r2
 801109e:	d807      	bhi.n	80110b0 <sinf+0x20>
 80110a0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8011118 <sinf+0x88>
 80110a4:	2000      	movs	r0, #0
 80110a6:	b003      	add	sp, #12
 80110a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80110ac:	f000 bde0 	b.w	8011c70 <__kernel_sinf>
 80110b0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80110b4:	d304      	bcc.n	80110c0 <sinf+0x30>
 80110b6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80110ba:	b003      	add	sp, #12
 80110bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80110c0:	4668      	mov	r0, sp
 80110c2:	f000 feeb 	bl	8011e9c <__ieee754_rem_pio2f>
 80110c6:	f000 0003 	and.w	r0, r0, #3
 80110ca:	2801      	cmp	r0, #1
 80110cc:	d00a      	beq.n	80110e4 <sinf+0x54>
 80110ce:	2802      	cmp	r0, #2
 80110d0:	d00f      	beq.n	80110f2 <sinf+0x62>
 80110d2:	b9c0      	cbnz	r0, 8011106 <sinf+0x76>
 80110d4:	eddd 0a01 	vldr	s1, [sp, #4]
 80110d8:	ed9d 0a00 	vldr	s0, [sp]
 80110dc:	2001      	movs	r0, #1
 80110de:	f000 fdc7 	bl	8011c70 <__kernel_sinf>
 80110e2:	e7ea      	b.n	80110ba <sinf+0x2a>
 80110e4:	eddd 0a01 	vldr	s1, [sp, #4]
 80110e8:	ed9d 0a00 	vldr	s0, [sp]
 80110ec:	f000 fd68 	bl	8011bc0 <__kernel_cosf>
 80110f0:	e7e3      	b.n	80110ba <sinf+0x2a>
 80110f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80110f6:	ed9d 0a00 	vldr	s0, [sp]
 80110fa:	2001      	movs	r0, #1
 80110fc:	f000 fdb8 	bl	8011c70 <__kernel_sinf>
 8011100:	eeb1 0a40 	vneg.f32	s0, s0
 8011104:	e7d9      	b.n	80110ba <sinf+0x2a>
 8011106:	eddd 0a01 	vldr	s1, [sp, #4]
 801110a:	ed9d 0a00 	vldr	s0, [sp]
 801110e:	f000 fd57 	bl	8011bc0 <__kernel_cosf>
 8011112:	e7f5      	b.n	8011100 <sinf+0x70>
 8011114:	3f490fd8 	.word	0x3f490fd8
	...

08011120 <nan>:
 8011120:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011128 <nan+0x8>
 8011124:	4770      	bx	lr
 8011126:	bf00      	nop
 8011128:	00000000 	.word	0x00000000
 801112c:	7ff80000 	.word	0x7ff80000

08011130 <finitef>:
 8011130:	ee10 3a10 	vmov	r3, s0
 8011134:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8011138:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801113c:	bfac      	ite	ge
 801113e:	2000      	movge	r0, #0
 8011140:	2001      	movlt	r0, #1
 8011142:	4770      	bx	lr

08011144 <__ieee754_sqrt>:
 8011144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011148:	4a68      	ldr	r2, [pc, #416]	@ (80112ec <__ieee754_sqrt+0x1a8>)
 801114a:	ec55 4b10 	vmov	r4, r5, d0
 801114e:	43aa      	bics	r2, r5
 8011150:	462b      	mov	r3, r5
 8011152:	4621      	mov	r1, r4
 8011154:	d110      	bne.n	8011178 <__ieee754_sqrt+0x34>
 8011156:	4622      	mov	r2, r4
 8011158:	4620      	mov	r0, r4
 801115a:	4629      	mov	r1, r5
 801115c:	f7ef fa4c 	bl	80005f8 <__aeabi_dmul>
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	4620      	mov	r0, r4
 8011166:	4629      	mov	r1, r5
 8011168:	f7ef f890 	bl	800028c <__adddf3>
 801116c:	4604      	mov	r4, r0
 801116e:	460d      	mov	r5, r1
 8011170:	ec45 4b10 	vmov	d0, r4, r5
 8011174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011178:	2d00      	cmp	r5, #0
 801117a:	dc0e      	bgt.n	801119a <__ieee754_sqrt+0x56>
 801117c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011180:	4322      	orrs	r2, r4
 8011182:	d0f5      	beq.n	8011170 <__ieee754_sqrt+0x2c>
 8011184:	b19d      	cbz	r5, 80111ae <__ieee754_sqrt+0x6a>
 8011186:	4622      	mov	r2, r4
 8011188:	4620      	mov	r0, r4
 801118a:	4629      	mov	r1, r5
 801118c:	f7ef f87c 	bl	8000288 <__aeabi_dsub>
 8011190:	4602      	mov	r2, r0
 8011192:	460b      	mov	r3, r1
 8011194:	f7ef fb5a 	bl	800084c <__aeabi_ddiv>
 8011198:	e7e8      	b.n	801116c <__ieee754_sqrt+0x28>
 801119a:	152a      	asrs	r2, r5, #20
 801119c:	d115      	bne.n	80111ca <__ieee754_sqrt+0x86>
 801119e:	2000      	movs	r0, #0
 80111a0:	e009      	b.n	80111b6 <__ieee754_sqrt+0x72>
 80111a2:	0acb      	lsrs	r3, r1, #11
 80111a4:	3a15      	subs	r2, #21
 80111a6:	0549      	lsls	r1, r1, #21
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d0fa      	beq.n	80111a2 <__ieee754_sqrt+0x5e>
 80111ac:	e7f7      	b.n	801119e <__ieee754_sqrt+0x5a>
 80111ae:	462a      	mov	r2, r5
 80111b0:	e7fa      	b.n	80111a8 <__ieee754_sqrt+0x64>
 80111b2:	005b      	lsls	r3, r3, #1
 80111b4:	3001      	adds	r0, #1
 80111b6:	02dc      	lsls	r4, r3, #11
 80111b8:	d5fb      	bpl.n	80111b2 <__ieee754_sqrt+0x6e>
 80111ba:	1e44      	subs	r4, r0, #1
 80111bc:	1b12      	subs	r2, r2, r4
 80111be:	f1c0 0420 	rsb	r4, r0, #32
 80111c2:	fa21 f404 	lsr.w	r4, r1, r4
 80111c6:	4323      	orrs	r3, r4
 80111c8:	4081      	lsls	r1, r0
 80111ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111ce:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80111d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80111d6:	07d2      	lsls	r2, r2, #31
 80111d8:	bf5c      	itt	pl
 80111da:	005b      	lslpl	r3, r3, #1
 80111dc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80111e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80111e4:	bf58      	it	pl
 80111e6:	0049      	lslpl	r1, r1, #1
 80111e8:	2600      	movs	r6, #0
 80111ea:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80111ee:	106d      	asrs	r5, r5, #1
 80111f0:	0049      	lsls	r1, r1, #1
 80111f2:	2016      	movs	r0, #22
 80111f4:	4632      	mov	r2, r6
 80111f6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80111fa:	1917      	adds	r7, r2, r4
 80111fc:	429f      	cmp	r7, r3
 80111fe:	bfde      	ittt	le
 8011200:	193a      	addle	r2, r7, r4
 8011202:	1bdb      	suble	r3, r3, r7
 8011204:	1936      	addle	r6, r6, r4
 8011206:	0fcf      	lsrs	r7, r1, #31
 8011208:	3801      	subs	r0, #1
 801120a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801120e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011212:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011216:	d1f0      	bne.n	80111fa <__ieee754_sqrt+0xb6>
 8011218:	4604      	mov	r4, r0
 801121a:	2720      	movs	r7, #32
 801121c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011220:	429a      	cmp	r2, r3
 8011222:	eb00 0e0c 	add.w	lr, r0, ip
 8011226:	db02      	blt.n	801122e <__ieee754_sqrt+0xea>
 8011228:	d113      	bne.n	8011252 <__ieee754_sqrt+0x10e>
 801122a:	458e      	cmp	lr, r1
 801122c:	d811      	bhi.n	8011252 <__ieee754_sqrt+0x10e>
 801122e:	f1be 0f00 	cmp.w	lr, #0
 8011232:	eb0e 000c 	add.w	r0, lr, ip
 8011236:	da42      	bge.n	80112be <__ieee754_sqrt+0x17a>
 8011238:	2800      	cmp	r0, #0
 801123a:	db40      	blt.n	80112be <__ieee754_sqrt+0x17a>
 801123c:	f102 0801 	add.w	r8, r2, #1
 8011240:	1a9b      	subs	r3, r3, r2
 8011242:	458e      	cmp	lr, r1
 8011244:	bf88      	it	hi
 8011246:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801124a:	eba1 010e 	sub.w	r1, r1, lr
 801124e:	4464      	add	r4, ip
 8011250:	4642      	mov	r2, r8
 8011252:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011256:	3f01      	subs	r7, #1
 8011258:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801125c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011260:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011264:	d1dc      	bne.n	8011220 <__ieee754_sqrt+0xdc>
 8011266:	4319      	orrs	r1, r3
 8011268:	d01b      	beq.n	80112a2 <__ieee754_sqrt+0x15e>
 801126a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80112f0 <__ieee754_sqrt+0x1ac>
 801126e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80112f4 <__ieee754_sqrt+0x1b0>
 8011272:	e9da 0100 	ldrd	r0, r1, [sl]
 8011276:	e9db 2300 	ldrd	r2, r3, [fp]
 801127a:	f7ef f805 	bl	8000288 <__aeabi_dsub>
 801127e:	e9da 8900 	ldrd	r8, r9, [sl]
 8011282:	4602      	mov	r2, r0
 8011284:	460b      	mov	r3, r1
 8011286:	4640      	mov	r0, r8
 8011288:	4649      	mov	r1, r9
 801128a:	f7ef fc31 	bl	8000af0 <__aeabi_dcmple>
 801128e:	b140      	cbz	r0, 80112a2 <__ieee754_sqrt+0x15e>
 8011290:	f1b4 3fff 	cmp.w	r4, #4294967295
 8011294:	e9da 0100 	ldrd	r0, r1, [sl]
 8011298:	e9db 2300 	ldrd	r2, r3, [fp]
 801129c:	d111      	bne.n	80112c2 <__ieee754_sqrt+0x17e>
 801129e:	3601      	adds	r6, #1
 80112a0:	463c      	mov	r4, r7
 80112a2:	1072      	asrs	r2, r6, #1
 80112a4:	0863      	lsrs	r3, r4, #1
 80112a6:	07f1      	lsls	r1, r6, #31
 80112a8:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80112ac:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80112b0:	bf48      	it	mi
 80112b2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80112b6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80112ba:	4618      	mov	r0, r3
 80112bc:	e756      	b.n	801116c <__ieee754_sqrt+0x28>
 80112be:	4690      	mov	r8, r2
 80112c0:	e7be      	b.n	8011240 <__ieee754_sqrt+0xfc>
 80112c2:	f7ee ffe3 	bl	800028c <__adddf3>
 80112c6:	e9da 8900 	ldrd	r8, r9, [sl]
 80112ca:	4602      	mov	r2, r0
 80112cc:	460b      	mov	r3, r1
 80112ce:	4640      	mov	r0, r8
 80112d0:	4649      	mov	r1, r9
 80112d2:	f7ef fc03 	bl	8000adc <__aeabi_dcmplt>
 80112d6:	b120      	cbz	r0, 80112e2 <__ieee754_sqrt+0x19e>
 80112d8:	1ca0      	adds	r0, r4, #2
 80112da:	bf08      	it	eq
 80112dc:	3601      	addeq	r6, #1
 80112de:	3402      	adds	r4, #2
 80112e0:	e7df      	b.n	80112a2 <__ieee754_sqrt+0x15e>
 80112e2:	1c63      	adds	r3, r4, #1
 80112e4:	f023 0401 	bic.w	r4, r3, #1
 80112e8:	e7db      	b.n	80112a2 <__ieee754_sqrt+0x15e>
 80112ea:	bf00      	nop
 80112ec:	7ff00000 	.word	0x7ff00000
 80112f0:	20000300 	.word	0x20000300
 80112f4:	200002f8 	.word	0x200002f8

080112f8 <__ieee754_asin>:
 80112f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fc:	ec55 4b10 	vmov	r4, r5, d0
 8011300:	4bc7      	ldr	r3, [pc, #796]	@ (8011620 <__ieee754_asin+0x328>)
 8011302:	b087      	sub	sp, #28
 8011304:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8011308:	429e      	cmp	r6, r3
 801130a:	9501      	str	r5, [sp, #4]
 801130c:	d92d      	bls.n	801136a <__ieee754_asin+0x72>
 801130e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8011312:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8011316:	4326      	orrs	r6, r4
 8011318:	d116      	bne.n	8011348 <__ieee754_asin+0x50>
 801131a:	a3a7      	add	r3, pc, #668	@ (adr r3, 80115b8 <__ieee754_asin+0x2c0>)
 801131c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011320:	4620      	mov	r0, r4
 8011322:	4629      	mov	r1, r5
 8011324:	f7ef f968 	bl	80005f8 <__aeabi_dmul>
 8011328:	a3a5      	add	r3, pc, #660	@ (adr r3, 80115c0 <__ieee754_asin+0x2c8>)
 801132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801132e:	4606      	mov	r6, r0
 8011330:	460f      	mov	r7, r1
 8011332:	4620      	mov	r0, r4
 8011334:	4629      	mov	r1, r5
 8011336:	f7ef f95f 	bl	80005f8 <__aeabi_dmul>
 801133a:	4602      	mov	r2, r0
 801133c:	460b      	mov	r3, r1
 801133e:	4630      	mov	r0, r6
 8011340:	4639      	mov	r1, r7
 8011342:	f7ee ffa3 	bl	800028c <__adddf3>
 8011346:	e009      	b.n	801135c <__ieee754_asin+0x64>
 8011348:	4622      	mov	r2, r4
 801134a:	462b      	mov	r3, r5
 801134c:	4620      	mov	r0, r4
 801134e:	4629      	mov	r1, r5
 8011350:	f7ee ff9a 	bl	8000288 <__aeabi_dsub>
 8011354:	4602      	mov	r2, r0
 8011356:	460b      	mov	r3, r1
 8011358:	f7ef fa78 	bl	800084c <__aeabi_ddiv>
 801135c:	4604      	mov	r4, r0
 801135e:	460d      	mov	r5, r1
 8011360:	ec45 4b10 	vmov	d0, r4, r5
 8011364:	b007      	add	sp, #28
 8011366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801136a:	4bae      	ldr	r3, [pc, #696]	@ (8011624 <__ieee754_asin+0x32c>)
 801136c:	429e      	cmp	r6, r3
 801136e:	d810      	bhi.n	8011392 <__ieee754_asin+0x9a>
 8011370:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8011374:	f080 80ad 	bcs.w	80114d2 <__ieee754_asin+0x1da>
 8011378:	a393      	add	r3, pc, #588	@ (adr r3, 80115c8 <__ieee754_asin+0x2d0>)
 801137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801137e:	4620      	mov	r0, r4
 8011380:	4629      	mov	r1, r5
 8011382:	f7ee ff83 	bl	800028c <__adddf3>
 8011386:	4ba8      	ldr	r3, [pc, #672]	@ (8011628 <__ieee754_asin+0x330>)
 8011388:	2200      	movs	r2, #0
 801138a:	f7ef fbc5 	bl	8000b18 <__aeabi_dcmpgt>
 801138e:	2800      	cmp	r0, #0
 8011390:	d1e6      	bne.n	8011360 <__ieee754_asin+0x68>
 8011392:	ec45 4b10 	vmov	d0, r4, r5
 8011396:	f7ff fdf1 	bl	8010f7c <fabs>
 801139a:	49a3      	ldr	r1, [pc, #652]	@ (8011628 <__ieee754_asin+0x330>)
 801139c:	ec53 2b10 	vmov	r2, r3, d0
 80113a0:	2000      	movs	r0, #0
 80113a2:	f7ee ff71 	bl	8000288 <__aeabi_dsub>
 80113a6:	4ba1      	ldr	r3, [pc, #644]	@ (801162c <__ieee754_asin+0x334>)
 80113a8:	2200      	movs	r2, #0
 80113aa:	f7ef f925 	bl	80005f8 <__aeabi_dmul>
 80113ae:	a388      	add	r3, pc, #544	@ (adr r3, 80115d0 <__ieee754_asin+0x2d8>)
 80113b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113b4:	4604      	mov	r4, r0
 80113b6:	460d      	mov	r5, r1
 80113b8:	f7ef f91e 	bl	80005f8 <__aeabi_dmul>
 80113bc:	a386      	add	r3, pc, #536	@ (adr r3, 80115d8 <__ieee754_asin+0x2e0>)
 80113be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c2:	f7ee ff63 	bl	800028c <__adddf3>
 80113c6:	4622      	mov	r2, r4
 80113c8:	462b      	mov	r3, r5
 80113ca:	f7ef f915 	bl	80005f8 <__aeabi_dmul>
 80113ce:	a384      	add	r3, pc, #528	@ (adr r3, 80115e0 <__ieee754_asin+0x2e8>)
 80113d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113d4:	f7ee ff58 	bl	8000288 <__aeabi_dsub>
 80113d8:	4622      	mov	r2, r4
 80113da:	462b      	mov	r3, r5
 80113dc:	f7ef f90c 	bl	80005f8 <__aeabi_dmul>
 80113e0:	a381      	add	r3, pc, #516	@ (adr r3, 80115e8 <__ieee754_asin+0x2f0>)
 80113e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113e6:	f7ee ff51 	bl	800028c <__adddf3>
 80113ea:	4622      	mov	r2, r4
 80113ec:	462b      	mov	r3, r5
 80113ee:	f7ef f903 	bl	80005f8 <__aeabi_dmul>
 80113f2:	a37f      	add	r3, pc, #508	@ (adr r3, 80115f0 <__ieee754_asin+0x2f8>)
 80113f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f8:	f7ee ff46 	bl	8000288 <__aeabi_dsub>
 80113fc:	4622      	mov	r2, r4
 80113fe:	462b      	mov	r3, r5
 8011400:	f7ef f8fa 	bl	80005f8 <__aeabi_dmul>
 8011404:	a37c      	add	r3, pc, #496	@ (adr r3, 80115f8 <__ieee754_asin+0x300>)
 8011406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140a:	f7ee ff3f 	bl	800028c <__adddf3>
 801140e:	4622      	mov	r2, r4
 8011410:	462b      	mov	r3, r5
 8011412:	f7ef f8f1 	bl	80005f8 <__aeabi_dmul>
 8011416:	a37a      	add	r3, pc, #488	@ (adr r3, 8011600 <__ieee754_asin+0x308>)
 8011418:	e9d3 2300 	ldrd	r2, r3, [r3]
 801141c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011420:	4620      	mov	r0, r4
 8011422:	4629      	mov	r1, r5
 8011424:	f7ef f8e8 	bl	80005f8 <__aeabi_dmul>
 8011428:	a377      	add	r3, pc, #476	@ (adr r3, 8011608 <__ieee754_asin+0x310>)
 801142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801142e:	f7ee ff2b 	bl	8000288 <__aeabi_dsub>
 8011432:	4622      	mov	r2, r4
 8011434:	462b      	mov	r3, r5
 8011436:	f7ef f8df 	bl	80005f8 <__aeabi_dmul>
 801143a:	a375      	add	r3, pc, #468	@ (adr r3, 8011610 <__ieee754_asin+0x318>)
 801143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011440:	f7ee ff24 	bl	800028c <__adddf3>
 8011444:	4622      	mov	r2, r4
 8011446:	462b      	mov	r3, r5
 8011448:	f7ef f8d6 	bl	80005f8 <__aeabi_dmul>
 801144c:	a372      	add	r3, pc, #456	@ (adr r3, 8011618 <__ieee754_asin+0x320>)
 801144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011452:	f7ee ff19 	bl	8000288 <__aeabi_dsub>
 8011456:	4622      	mov	r2, r4
 8011458:	462b      	mov	r3, r5
 801145a:	f7ef f8cd 	bl	80005f8 <__aeabi_dmul>
 801145e:	4b72      	ldr	r3, [pc, #456]	@ (8011628 <__ieee754_asin+0x330>)
 8011460:	2200      	movs	r2, #0
 8011462:	f7ee ff13 	bl	800028c <__adddf3>
 8011466:	ec45 4b10 	vmov	d0, r4, r5
 801146a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801146e:	f7ff fe69 	bl	8011144 <__ieee754_sqrt>
 8011472:	4b6f      	ldr	r3, [pc, #444]	@ (8011630 <__ieee754_asin+0x338>)
 8011474:	429e      	cmp	r6, r3
 8011476:	ec5b ab10 	vmov	sl, fp, d0
 801147a:	f240 80db 	bls.w	8011634 <__ieee754_asin+0x33c>
 801147e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011482:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011486:	f7ef f9e1 	bl	800084c <__aeabi_ddiv>
 801148a:	4652      	mov	r2, sl
 801148c:	465b      	mov	r3, fp
 801148e:	f7ef f8b3 	bl	80005f8 <__aeabi_dmul>
 8011492:	4652      	mov	r2, sl
 8011494:	465b      	mov	r3, fp
 8011496:	f7ee fef9 	bl	800028c <__adddf3>
 801149a:	4602      	mov	r2, r0
 801149c:	460b      	mov	r3, r1
 801149e:	f7ee fef5 	bl	800028c <__adddf3>
 80114a2:	a347      	add	r3, pc, #284	@ (adr r3, 80115c0 <__ieee754_asin+0x2c8>)
 80114a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114a8:	f7ee feee 	bl	8000288 <__aeabi_dsub>
 80114ac:	4602      	mov	r2, r0
 80114ae:	460b      	mov	r3, r1
 80114b0:	a141      	add	r1, pc, #260	@ (adr r1, 80115b8 <__ieee754_asin+0x2c0>)
 80114b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80114b6:	f7ee fee7 	bl	8000288 <__aeabi_dsub>
 80114ba:	9b01      	ldr	r3, [sp, #4]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	bfdc      	itt	le
 80114c0:	4602      	movle	r2, r0
 80114c2:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 80114c6:	4604      	mov	r4, r0
 80114c8:	460d      	mov	r5, r1
 80114ca:	bfdc      	itt	le
 80114cc:	4614      	movle	r4, r2
 80114ce:	461d      	movle	r5, r3
 80114d0:	e746      	b.n	8011360 <__ieee754_asin+0x68>
 80114d2:	4622      	mov	r2, r4
 80114d4:	462b      	mov	r3, r5
 80114d6:	4620      	mov	r0, r4
 80114d8:	4629      	mov	r1, r5
 80114da:	f7ef f88d 	bl	80005f8 <__aeabi_dmul>
 80114de:	a33c      	add	r3, pc, #240	@ (adr r3, 80115d0 <__ieee754_asin+0x2d8>)
 80114e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e4:	4606      	mov	r6, r0
 80114e6:	460f      	mov	r7, r1
 80114e8:	f7ef f886 	bl	80005f8 <__aeabi_dmul>
 80114ec:	a33a      	add	r3, pc, #232	@ (adr r3, 80115d8 <__ieee754_asin+0x2e0>)
 80114ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114f2:	f7ee fecb 	bl	800028c <__adddf3>
 80114f6:	4632      	mov	r2, r6
 80114f8:	463b      	mov	r3, r7
 80114fa:	f7ef f87d 	bl	80005f8 <__aeabi_dmul>
 80114fe:	a338      	add	r3, pc, #224	@ (adr r3, 80115e0 <__ieee754_asin+0x2e8>)
 8011500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011504:	f7ee fec0 	bl	8000288 <__aeabi_dsub>
 8011508:	4632      	mov	r2, r6
 801150a:	463b      	mov	r3, r7
 801150c:	f7ef f874 	bl	80005f8 <__aeabi_dmul>
 8011510:	a335      	add	r3, pc, #212	@ (adr r3, 80115e8 <__ieee754_asin+0x2f0>)
 8011512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011516:	f7ee feb9 	bl	800028c <__adddf3>
 801151a:	4632      	mov	r2, r6
 801151c:	463b      	mov	r3, r7
 801151e:	f7ef f86b 	bl	80005f8 <__aeabi_dmul>
 8011522:	a333      	add	r3, pc, #204	@ (adr r3, 80115f0 <__ieee754_asin+0x2f8>)
 8011524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011528:	f7ee feae 	bl	8000288 <__aeabi_dsub>
 801152c:	4632      	mov	r2, r6
 801152e:	463b      	mov	r3, r7
 8011530:	f7ef f862 	bl	80005f8 <__aeabi_dmul>
 8011534:	a330      	add	r3, pc, #192	@ (adr r3, 80115f8 <__ieee754_asin+0x300>)
 8011536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801153a:	f7ee fea7 	bl	800028c <__adddf3>
 801153e:	4632      	mov	r2, r6
 8011540:	463b      	mov	r3, r7
 8011542:	f7ef f859 	bl	80005f8 <__aeabi_dmul>
 8011546:	a32e      	add	r3, pc, #184	@ (adr r3, 8011600 <__ieee754_asin+0x308>)
 8011548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801154c:	4680      	mov	r8, r0
 801154e:	4689      	mov	r9, r1
 8011550:	4630      	mov	r0, r6
 8011552:	4639      	mov	r1, r7
 8011554:	f7ef f850 	bl	80005f8 <__aeabi_dmul>
 8011558:	a32b      	add	r3, pc, #172	@ (adr r3, 8011608 <__ieee754_asin+0x310>)
 801155a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801155e:	f7ee fe93 	bl	8000288 <__aeabi_dsub>
 8011562:	4632      	mov	r2, r6
 8011564:	463b      	mov	r3, r7
 8011566:	f7ef f847 	bl	80005f8 <__aeabi_dmul>
 801156a:	a329      	add	r3, pc, #164	@ (adr r3, 8011610 <__ieee754_asin+0x318>)
 801156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011570:	f7ee fe8c 	bl	800028c <__adddf3>
 8011574:	4632      	mov	r2, r6
 8011576:	463b      	mov	r3, r7
 8011578:	f7ef f83e 	bl	80005f8 <__aeabi_dmul>
 801157c:	a326      	add	r3, pc, #152	@ (adr r3, 8011618 <__ieee754_asin+0x320>)
 801157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011582:	f7ee fe81 	bl	8000288 <__aeabi_dsub>
 8011586:	4632      	mov	r2, r6
 8011588:	463b      	mov	r3, r7
 801158a:	f7ef f835 	bl	80005f8 <__aeabi_dmul>
 801158e:	4b26      	ldr	r3, [pc, #152]	@ (8011628 <__ieee754_asin+0x330>)
 8011590:	2200      	movs	r2, #0
 8011592:	f7ee fe7b 	bl	800028c <__adddf3>
 8011596:	4602      	mov	r2, r0
 8011598:	460b      	mov	r3, r1
 801159a:	4640      	mov	r0, r8
 801159c:	4649      	mov	r1, r9
 801159e:	f7ef f955 	bl	800084c <__aeabi_ddiv>
 80115a2:	4622      	mov	r2, r4
 80115a4:	462b      	mov	r3, r5
 80115a6:	f7ef f827 	bl	80005f8 <__aeabi_dmul>
 80115aa:	4602      	mov	r2, r0
 80115ac:	460b      	mov	r3, r1
 80115ae:	4620      	mov	r0, r4
 80115b0:	4629      	mov	r1, r5
 80115b2:	e6c6      	b.n	8011342 <__ieee754_asin+0x4a>
 80115b4:	f3af 8000 	nop.w
 80115b8:	54442d18 	.word	0x54442d18
 80115bc:	3ff921fb 	.word	0x3ff921fb
 80115c0:	33145c07 	.word	0x33145c07
 80115c4:	3c91a626 	.word	0x3c91a626
 80115c8:	8800759c 	.word	0x8800759c
 80115cc:	7e37e43c 	.word	0x7e37e43c
 80115d0:	0dfdf709 	.word	0x0dfdf709
 80115d4:	3f023de1 	.word	0x3f023de1
 80115d8:	7501b288 	.word	0x7501b288
 80115dc:	3f49efe0 	.word	0x3f49efe0
 80115e0:	b5688f3b 	.word	0xb5688f3b
 80115e4:	3fa48228 	.word	0x3fa48228
 80115e8:	0e884455 	.word	0x0e884455
 80115ec:	3fc9c155 	.word	0x3fc9c155
 80115f0:	03eb6f7d 	.word	0x03eb6f7d
 80115f4:	3fd4d612 	.word	0x3fd4d612
 80115f8:	55555555 	.word	0x55555555
 80115fc:	3fc55555 	.word	0x3fc55555
 8011600:	b12e9282 	.word	0xb12e9282
 8011604:	3fb3b8c5 	.word	0x3fb3b8c5
 8011608:	1b8d0159 	.word	0x1b8d0159
 801160c:	3fe6066c 	.word	0x3fe6066c
 8011610:	9c598ac8 	.word	0x9c598ac8
 8011614:	40002ae5 	.word	0x40002ae5
 8011618:	1c8a2d4b 	.word	0x1c8a2d4b
 801161c:	40033a27 	.word	0x40033a27
 8011620:	3fefffff 	.word	0x3fefffff
 8011624:	3fdfffff 	.word	0x3fdfffff
 8011628:	3ff00000 	.word	0x3ff00000
 801162c:	3fe00000 	.word	0x3fe00000
 8011630:	3fef3332 	.word	0x3fef3332
 8011634:	4652      	mov	r2, sl
 8011636:	465b      	mov	r3, fp
 8011638:	4650      	mov	r0, sl
 801163a:	4659      	mov	r1, fp
 801163c:	f7ee fe26 	bl	800028c <__adddf3>
 8011640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011644:	4606      	mov	r6, r0
 8011646:	460f      	mov	r7, r1
 8011648:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801164c:	f7ef f8fe 	bl	800084c <__aeabi_ddiv>
 8011650:	4602      	mov	r2, r0
 8011652:	460b      	mov	r3, r1
 8011654:	4630      	mov	r0, r6
 8011656:	4639      	mov	r1, r7
 8011658:	f7ee ffce 	bl	80005f8 <__aeabi_dmul>
 801165c:	f04f 0800 	mov.w	r8, #0
 8011660:	4606      	mov	r6, r0
 8011662:	460f      	mov	r7, r1
 8011664:	4642      	mov	r2, r8
 8011666:	465b      	mov	r3, fp
 8011668:	4640      	mov	r0, r8
 801166a:	4659      	mov	r1, fp
 801166c:	f7ee ffc4 	bl	80005f8 <__aeabi_dmul>
 8011670:	4602      	mov	r2, r0
 8011672:	460b      	mov	r3, r1
 8011674:	4620      	mov	r0, r4
 8011676:	4629      	mov	r1, r5
 8011678:	f7ee fe06 	bl	8000288 <__aeabi_dsub>
 801167c:	4642      	mov	r2, r8
 801167e:	4604      	mov	r4, r0
 8011680:	460d      	mov	r5, r1
 8011682:	465b      	mov	r3, fp
 8011684:	4650      	mov	r0, sl
 8011686:	4659      	mov	r1, fp
 8011688:	f7ee fe00 	bl	800028c <__adddf3>
 801168c:	4602      	mov	r2, r0
 801168e:	460b      	mov	r3, r1
 8011690:	4620      	mov	r0, r4
 8011692:	4629      	mov	r1, r5
 8011694:	f7ef f8da 	bl	800084c <__aeabi_ddiv>
 8011698:	4602      	mov	r2, r0
 801169a:	460b      	mov	r3, r1
 801169c:	f7ee fdf6 	bl	800028c <__adddf3>
 80116a0:	4602      	mov	r2, r0
 80116a2:	460b      	mov	r3, r1
 80116a4:	a112      	add	r1, pc, #72	@ (adr r1, 80116f0 <__ieee754_asin+0x3f8>)
 80116a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80116aa:	f7ee fded 	bl	8000288 <__aeabi_dsub>
 80116ae:	4602      	mov	r2, r0
 80116b0:	460b      	mov	r3, r1
 80116b2:	4630      	mov	r0, r6
 80116b4:	4639      	mov	r1, r7
 80116b6:	f7ee fde7 	bl	8000288 <__aeabi_dsub>
 80116ba:	4642      	mov	r2, r8
 80116bc:	4604      	mov	r4, r0
 80116be:	460d      	mov	r5, r1
 80116c0:	465b      	mov	r3, fp
 80116c2:	4640      	mov	r0, r8
 80116c4:	4659      	mov	r1, fp
 80116c6:	f7ee fde1 	bl	800028c <__adddf3>
 80116ca:	4602      	mov	r2, r0
 80116cc:	460b      	mov	r3, r1
 80116ce:	a10a      	add	r1, pc, #40	@ (adr r1, 80116f8 <__ieee754_asin+0x400>)
 80116d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80116d4:	f7ee fdd8 	bl	8000288 <__aeabi_dsub>
 80116d8:	4602      	mov	r2, r0
 80116da:	460b      	mov	r3, r1
 80116dc:	4620      	mov	r0, r4
 80116de:	4629      	mov	r1, r5
 80116e0:	f7ee fdd2 	bl	8000288 <__aeabi_dsub>
 80116e4:	4602      	mov	r2, r0
 80116e6:	460b      	mov	r3, r1
 80116e8:	a103      	add	r1, pc, #12	@ (adr r1, 80116f8 <__ieee754_asin+0x400>)
 80116ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80116ee:	e6e2      	b.n	80114b6 <__ieee754_asin+0x1be>
 80116f0:	33145c07 	.word	0x33145c07
 80116f4:	3c91a626 	.word	0x3c91a626
 80116f8:	54442d18 	.word	0x54442d18
 80116fc:	3fe921fb 	.word	0x3fe921fb

08011700 <__ieee754_atan2>:
 8011700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011704:	ec57 6b11 	vmov	r6, r7, d1
 8011708:	4273      	negs	r3, r6
 801170a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8011888 <__ieee754_atan2+0x188>
 801170e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8011712:	4333      	orrs	r3, r6
 8011714:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011718:	4543      	cmp	r3, r8
 801171a:	ec51 0b10 	vmov	r0, r1, d0
 801171e:	4635      	mov	r5, r6
 8011720:	d809      	bhi.n	8011736 <__ieee754_atan2+0x36>
 8011722:	4244      	negs	r4, r0
 8011724:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011728:	4304      	orrs	r4, r0
 801172a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801172e:	4544      	cmp	r4, r8
 8011730:	468e      	mov	lr, r1
 8011732:	4681      	mov	r9, r0
 8011734:	d907      	bls.n	8011746 <__ieee754_atan2+0x46>
 8011736:	4632      	mov	r2, r6
 8011738:	463b      	mov	r3, r7
 801173a:	f7ee fda7 	bl	800028c <__adddf3>
 801173e:	ec41 0b10 	vmov	d0, r0, r1
 8011742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011746:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801174a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801174e:	4334      	orrs	r4, r6
 8011750:	d103      	bne.n	801175a <__ieee754_atan2+0x5a>
 8011752:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011756:	f000 b89b 	b.w	8011890 <atan>
 801175a:	17bc      	asrs	r4, r7, #30
 801175c:	f004 0402 	and.w	r4, r4, #2
 8011760:	ea53 0909 	orrs.w	r9, r3, r9
 8011764:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8011768:	d107      	bne.n	801177a <__ieee754_atan2+0x7a>
 801176a:	2c02      	cmp	r4, #2
 801176c:	d05f      	beq.n	801182e <__ieee754_atan2+0x12e>
 801176e:	2c03      	cmp	r4, #3
 8011770:	d1e5      	bne.n	801173e <__ieee754_atan2+0x3e>
 8011772:	a141      	add	r1, pc, #260	@ (adr r1, 8011878 <__ieee754_atan2+0x178>)
 8011774:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011778:	e7e1      	b.n	801173e <__ieee754_atan2+0x3e>
 801177a:	4315      	orrs	r5, r2
 801177c:	d106      	bne.n	801178c <__ieee754_atan2+0x8c>
 801177e:	f1be 0f00 	cmp.w	lr, #0
 8011782:	da5f      	bge.n	8011844 <__ieee754_atan2+0x144>
 8011784:	a13e      	add	r1, pc, #248	@ (adr r1, 8011880 <__ieee754_atan2+0x180>)
 8011786:	e9d1 0100 	ldrd	r0, r1, [r1]
 801178a:	e7d8      	b.n	801173e <__ieee754_atan2+0x3e>
 801178c:	4542      	cmp	r2, r8
 801178e:	d10f      	bne.n	80117b0 <__ieee754_atan2+0xb0>
 8011790:	4293      	cmp	r3, r2
 8011792:	f104 34ff 	add.w	r4, r4, #4294967295
 8011796:	d107      	bne.n	80117a8 <__ieee754_atan2+0xa8>
 8011798:	2c02      	cmp	r4, #2
 801179a:	d84c      	bhi.n	8011836 <__ieee754_atan2+0x136>
 801179c:	4b34      	ldr	r3, [pc, #208]	@ (8011870 <__ieee754_atan2+0x170>)
 801179e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80117a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80117a6:	e7ca      	b.n	801173e <__ieee754_atan2+0x3e>
 80117a8:	2c02      	cmp	r4, #2
 80117aa:	d848      	bhi.n	801183e <__ieee754_atan2+0x13e>
 80117ac:	4b31      	ldr	r3, [pc, #196]	@ (8011874 <__ieee754_atan2+0x174>)
 80117ae:	e7f6      	b.n	801179e <__ieee754_atan2+0x9e>
 80117b0:	4543      	cmp	r3, r8
 80117b2:	d0e4      	beq.n	801177e <__ieee754_atan2+0x7e>
 80117b4:	1a9b      	subs	r3, r3, r2
 80117b6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80117ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80117be:	da1e      	bge.n	80117fe <__ieee754_atan2+0xfe>
 80117c0:	2f00      	cmp	r7, #0
 80117c2:	da01      	bge.n	80117c8 <__ieee754_atan2+0xc8>
 80117c4:	323c      	adds	r2, #60	@ 0x3c
 80117c6:	db1e      	blt.n	8011806 <__ieee754_atan2+0x106>
 80117c8:	4632      	mov	r2, r6
 80117ca:	463b      	mov	r3, r7
 80117cc:	f7ef f83e 	bl	800084c <__aeabi_ddiv>
 80117d0:	ec41 0b10 	vmov	d0, r0, r1
 80117d4:	f7ff fbd2 	bl	8010f7c <fabs>
 80117d8:	f000 f85a 	bl	8011890 <atan>
 80117dc:	ec51 0b10 	vmov	r0, r1, d0
 80117e0:	2c01      	cmp	r4, #1
 80117e2:	d013      	beq.n	801180c <__ieee754_atan2+0x10c>
 80117e4:	2c02      	cmp	r4, #2
 80117e6:	d015      	beq.n	8011814 <__ieee754_atan2+0x114>
 80117e8:	2c00      	cmp	r4, #0
 80117ea:	d0a8      	beq.n	801173e <__ieee754_atan2+0x3e>
 80117ec:	a318      	add	r3, pc, #96	@ (adr r3, 8011850 <__ieee754_atan2+0x150>)
 80117ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117f2:	f7ee fd49 	bl	8000288 <__aeabi_dsub>
 80117f6:	a318      	add	r3, pc, #96	@ (adr r3, 8011858 <__ieee754_atan2+0x158>)
 80117f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117fc:	e014      	b.n	8011828 <__ieee754_atan2+0x128>
 80117fe:	a118      	add	r1, pc, #96	@ (adr r1, 8011860 <__ieee754_atan2+0x160>)
 8011800:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011804:	e7ec      	b.n	80117e0 <__ieee754_atan2+0xe0>
 8011806:	2000      	movs	r0, #0
 8011808:	2100      	movs	r1, #0
 801180a:	e7e9      	b.n	80117e0 <__ieee754_atan2+0xe0>
 801180c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011810:	4619      	mov	r1, r3
 8011812:	e794      	b.n	801173e <__ieee754_atan2+0x3e>
 8011814:	a30e      	add	r3, pc, #56	@ (adr r3, 8011850 <__ieee754_atan2+0x150>)
 8011816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801181a:	f7ee fd35 	bl	8000288 <__aeabi_dsub>
 801181e:	4602      	mov	r2, r0
 8011820:	460b      	mov	r3, r1
 8011822:	a10d      	add	r1, pc, #52	@ (adr r1, 8011858 <__ieee754_atan2+0x158>)
 8011824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011828:	f7ee fd2e 	bl	8000288 <__aeabi_dsub>
 801182c:	e787      	b.n	801173e <__ieee754_atan2+0x3e>
 801182e:	a10a      	add	r1, pc, #40	@ (adr r1, 8011858 <__ieee754_atan2+0x158>)
 8011830:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011834:	e783      	b.n	801173e <__ieee754_atan2+0x3e>
 8011836:	a10c      	add	r1, pc, #48	@ (adr r1, 8011868 <__ieee754_atan2+0x168>)
 8011838:	e9d1 0100 	ldrd	r0, r1, [r1]
 801183c:	e77f      	b.n	801173e <__ieee754_atan2+0x3e>
 801183e:	2000      	movs	r0, #0
 8011840:	2100      	movs	r1, #0
 8011842:	e77c      	b.n	801173e <__ieee754_atan2+0x3e>
 8011844:	a106      	add	r1, pc, #24	@ (adr r1, 8011860 <__ieee754_atan2+0x160>)
 8011846:	e9d1 0100 	ldrd	r0, r1, [r1]
 801184a:	e778      	b.n	801173e <__ieee754_atan2+0x3e>
 801184c:	f3af 8000 	nop.w
 8011850:	33145c07 	.word	0x33145c07
 8011854:	3ca1a626 	.word	0x3ca1a626
 8011858:	54442d18 	.word	0x54442d18
 801185c:	400921fb 	.word	0x400921fb
 8011860:	54442d18 	.word	0x54442d18
 8011864:	3ff921fb 	.word	0x3ff921fb
 8011868:	54442d18 	.word	0x54442d18
 801186c:	3fe921fb 	.word	0x3fe921fb
 8011870:	08012c08 	.word	0x08012c08
 8011874:	08012bf0 	.word	0x08012bf0
 8011878:	54442d18 	.word	0x54442d18
 801187c:	c00921fb 	.word	0xc00921fb
 8011880:	54442d18 	.word	0x54442d18
 8011884:	bff921fb 	.word	0xbff921fb
 8011888:	7ff00000 	.word	0x7ff00000
 801188c:	00000000 	.word	0x00000000

08011890 <atan>:
 8011890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011894:	ec55 4b10 	vmov	r4, r5, d0
 8011898:	4bbf      	ldr	r3, [pc, #764]	@ (8011b98 <atan+0x308>)
 801189a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801189e:	429e      	cmp	r6, r3
 80118a0:	46ab      	mov	fp, r5
 80118a2:	d918      	bls.n	80118d6 <atan+0x46>
 80118a4:	4bbd      	ldr	r3, [pc, #756]	@ (8011b9c <atan+0x30c>)
 80118a6:	429e      	cmp	r6, r3
 80118a8:	d801      	bhi.n	80118ae <atan+0x1e>
 80118aa:	d109      	bne.n	80118c0 <atan+0x30>
 80118ac:	b144      	cbz	r4, 80118c0 <atan+0x30>
 80118ae:	4622      	mov	r2, r4
 80118b0:	462b      	mov	r3, r5
 80118b2:	4620      	mov	r0, r4
 80118b4:	4629      	mov	r1, r5
 80118b6:	f7ee fce9 	bl	800028c <__adddf3>
 80118ba:	4604      	mov	r4, r0
 80118bc:	460d      	mov	r5, r1
 80118be:	e006      	b.n	80118ce <atan+0x3e>
 80118c0:	f1bb 0f00 	cmp.w	fp, #0
 80118c4:	f340 812b 	ble.w	8011b1e <atan+0x28e>
 80118c8:	a597      	add	r5, pc, #604	@ (adr r5, 8011b28 <atan+0x298>)
 80118ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80118ce:	ec45 4b10 	vmov	d0, r4, r5
 80118d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118d6:	4bb2      	ldr	r3, [pc, #712]	@ (8011ba0 <atan+0x310>)
 80118d8:	429e      	cmp	r6, r3
 80118da:	d813      	bhi.n	8011904 <atan+0x74>
 80118dc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80118e0:	429e      	cmp	r6, r3
 80118e2:	d80c      	bhi.n	80118fe <atan+0x6e>
 80118e4:	a392      	add	r3, pc, #584	@ (adr r3, 8011b30 <atan+0x2a0>)
 80118e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ea:	4620      	mov	r0, r4
 80118ec:	4629      	mov	r1, r5
 80118ee:	f7ee fccd 	bl	800028c <__adddf3>
 80118f2:	4bac      	ldr	r3, [pc, #688]	@ (8011ba4 <atan+0x314>)
 80118f4:	2200      	movs	r2, #0
 80118f6:	f7ef f90f 	bl	8000b18 <__aeabi_dcmpgt>
 80118fa:	2800      	cmp	r0, #0
 80118fc:	d1e7      	bne.n	80118ce <atan+0x3e>
 80118fe:	f04f 3aff 	mov.w	sl, #4294967295
 8011902:	e029      	b.n	8011958 <atan+0xc8>
 8011904:	f7ff fb3a 	bl	8010f7c <fabs>
 8011908:	4ba7      	ldr	r3, [pc, #668]	@ (8011ba8 <atan+0x318>)
 801190a:	429e      	cmp	r6, r3
 801190c:	ec55 4b10 	vmov	r4, r5, d0
 8011910:	f200 80bc 	bhi.w	8011a8c <atan+0x1fc>
 8011914:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8011918:	429e      	cmp	r6, r3
 801191a:	f200 809e 	bhi.w	8011a5a <atan+0x1ca>
 801191e:	4622      	mov	r2, r4
 8011920:	462b      	mov	r3, r5
 8011922:	4620      	mov	r0, r4
 8011924:	4629      	mov	r1, r5
 8011926:	f7ee fcb1 	bl	800028c <__adddf3>
 801192a:	4b9e      	ldr	r3, [pc, #632]	@ (8011ba4 <atan+0x314>)
 801192c:	2200      	movs	r2, #0
 801192e:	f7ee fcab 	bl	8000288 <__aeabi_dsub>
 8011932:	2200      	movs	r2, #0
 8011934:	4606      	mov	r6, r0
 8011936:	460f      	mov	r7, r1
 8011938:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801193c:	4620      	mov	r0, r4
 801193e:	4629      	mov	r1, r5
 8011940:	f7ee fca4 	bl	800028c <__adddf3>
 8011944:	4602      	mov	r2, r0
 8011946:	460b      	mov	r3, r1
 8011948:	4630      	mov	r0, r6
 801194a:	4639      	mov	r1, r7
 801194c:	f7ee ff7e 	bl	800084c <__aeabi_ddiv>
 8011950:	f04f 0a00 	mov.w	sl, #0
 8011954:	4604      	mov	r4, r0
 8011956:	460d      	mov	r5, r1
 8011958:	4622      	mov	r2, r4
 801195a:	462b      	mov	r3, r5
 801195c:	4620      	mov	r0, r4
 801195e:	4629      	mov	r1, r5
 8011960:	f7ee fe4a 	bl	80005f8 <__aeabi_dmul>
 8011964:	4602      	mov	r2, r0
 8011966:	460b      	mov	r3, r1
 8011968:	4680      	mov	r8, r0
 801196a:	4689      	mov	r9, r1
 801196c:	f7ee fe44 	bl	80005f8 <__aeabi_dmul>
 8011970:	a371      	add	r3, pc, #452	@ (adr r3, 8011b38 <atan+0x2a8>)
 8011972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011976:	4606      	mov	r6, r0
 8011978:	460f      	mov	r7, r1
 801197a:	f7ee fe3d 	bl	80005f8 <__aeabi_dmul>
 801197e:	a370      	add	r3, pc, #448	@ (adr r3, 8011b40 <atan+0x2b0>)
 8011980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011984:	f7ee fc82 	bl	800028c <__adddf3>
 8011988:	4632      	mov	r2, r6
 801198a:	463b      	mov	r3, r7
 801198c:	f7ee fe34 	bl	80005f8 <__aeabi_dmul>
 8011990:	a36d      	add	r3, pc, #436	@ (adr r3, 8011b48 <atan+0x2b8>)
 8011992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011996:	f7ee fc79 	bl	800028c <__adddf3>
 801199a:	4632      	mov	r2, r6
 801199c:	463b      	mov	r3, r7
 801199e:	f7ee fe2b 	bl	80005f8 <__aeabi_dmul>
 80119a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8011b50 <atan+0x2c0>)
 80119a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119a8:	f7ee fc70 	bl	800028c <__adddf3>
 80119ac:	4632      	mov	r2, r6
 80119ae:	463b      	mov	r3, r7
 80119b0:	f7ee fe22 	bl	80005f8 <__aeabi_dmul>
 80119b4:	a368      	add	r3, pc, #416	@ (adr r3, 8011b58 <atan+0x2c8>)
 80119b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ba:	f7ee fc67 	bl	800028c <__adddf3>
 80119be:	4632      	mov	r2, r6
 80119c0:	463b      	mov	r3, r7
 80119c2:	f7ee fe19 	bl	80005f8 <__aeabi_dmul>
 80119c6:	a366      	add	r3, pc, #408	@ (adr r3, 8011b60 <atan+0x2d0>)
 80119c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119cc:	f7ee fc5e 	bl	800028c <__adddf3>
 80119d0:	4642      	mov	r2, r8
 80119d2:	464b      	mov	r3, r9
 80119d4:	f7ee fe10 	bl	80005f8 <__aeabi_dmul>
 80119d8:	a363      	add	r3, pc, #396	@ (adr r3, 8011b68 <atan+0x2d8>)
 80119da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119de:	4680      	mov	r8, r0
 80119e0:	4689      	mov	r9, r1
 80119e2:	4630      	mov	r0, r6
 80119e4:	4639      	mov	r1, r7
 80119e6:	f7ee fe07 	bl	80005f8 <__aeabi_dmul>
 80119ea:	a361      	add	r3, pc, #388	@ (adr r3, 8011b70 <atan+0x2e0>)
 80119ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f0:	f7ee fc4a 	bl	8000288 <__aeabi_dsub>
 80119f4:	4632      	mov	r2, r6
 80119f6:	463b      	mov	r3, r7
 80119f8:	f7ee fdfe 	bl	80005f8 <__aeabi_dmul>
 80119fc:	a35e      	add	r3, pc, #376	@ (adr r3, 8011b78 <atan+0x2e8>)
 80119fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a02:	f7ee fc41 	bl	8000288 <__aeabi_dsub>
 8011a06:	4632      	mov	r2, r6
 8011a08:	463b      	mov	r3, r7
 8011a0a:	f7ee fdf5 	bl	80005f8 <__aeabi_dmul>
 8011a0e:	a35c      	add	r3, pc, #368	@ (adr r3, 8011b80 <atan+0x2f0>)
 8011a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a14:	f7ee fc38 	bl	8000288 <__aeabi_dsub>
 8011a18:	4632      	mov	r2, r6
 8011a1a:	463b      	mov	r3, r7
 8011a1c:	f7ee fdec 	bl	80005f8 <__aeabi_dmul>
 8011a20:	a359      	add	r3, pc, #356	@ (adr r3, 8011b88 <atan+0x2f8>)
 8011a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a26:	f7ee fc2f 	bl	8000288 <__aeabi_dsub>
 8011a2a:	4632      	mov	r2, r6
 8011a2c:	463b      	mov	r3, r7
 8011a2e:	f7ee fde3 	bl	80005f8 <__aeabi_dmul>
 8011a32:	4602      	mov	r2, r0
 8011a34:	460b      	mov	r3, r1
 8011a36:	4640      	mov	r0, r8
 8011a38:	4649      	mov	r1, r9
 8011a3a:	f7ee fc27 	bl	800028c <__adddf3>
 8011a3e:	4622      	mov	r2, r4
 8011a40:	462b      	mov	r3, r5
 8011a42:	f7ee fdd9 	bl	80005f8 <__aeabi_dmul>
 8011a46:	f1ba 3fff 	cmp.w	sl, #4294967295
 8011a4a:	4602      	mov	r2, r0
 8011a4c:	460b      	mov	r3, r1
 8011a4e:	d148      	bne.n	8011ae2 <atan+0x252>
 8011a50:	4620      	mov	r0, r4
 8011a52:	4629      	mov	r1, r5
 8011a54:	f7ee fc18 	bl	8000288 <__aeabi_dsub>
 8011a58:	e72f      	b.n	80118ba <atan+0x2a>
 8011a5a:	4b52      	ldr	r3, [pc, #328]	@ (8011ba4 <atan+0x314>)
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	4620      	mov	r0, r4
 8011a60:	4629      	mov	r1, r5
 8011a62:	f7ee fc11 	bl	8000288 <__aeabi_dsub>
 8011a66:	4b4f      	ldr	r3, [pc, #316]	@ (8011ba4 <atan+0x314>)
 8011a68:	4606      	mov	r6, r0
 8011a6a:	460f      	mov	r7, r1
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	4620      	mov	r0, r4
 8011a70:	4629      	mov	r1, r5
 8011a72:	f7ee fc0b 	bl	800028c <__adddf3>
 8011a76:	4602      	mov	r2, r0
 8011a78:	460b      	mov	r3, r1
 8011a7a:	4630      	mov	r0, r6
 8011a7c:	4639      	mov	r1, r7
 8011a7e:	f7ee fee5 	bl	800084c <__aeabi_ddiv>
 8011a82:	f04f 0a01 	mov.w	sl, #1
 8011a86:	4604      	mov	r4, r0
 8011a88:	460d      	mov	r5, r1
 8011a8a:	e765      	b.n	8011958 <atan+0xc8>
 8011a8c:	4b47      	ldr	r3, [pc, #284]	@ (8011bac <atan+0x31c>)
 8011a8e:	429e      	cmp	r6, r3
 8011a90:	d21c      	bcs.n	8011acc <atan+0x23c>
 8011a92:	4b47      	ldr	r3, [pc, #284]	@ (8011bb0 <atan+0x320>)
 8011a94:	2200      	movs	r2, #0
 8011a96:	4620      	mov	r0, r4
 8011a98:	4629      	mov	r1, r5
 8011a9a:	f7ee fbf5 	bl	8000288 <__aeabi_dsub>
 8011a9e:	4b44      	ldr	r3, [pc, #272]	@ (8011bb0 <atan+0x320>)
 8011aa0:	4606      	mov	r6, r0
 8011aa2:	460f      	mov	r7, r1
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	4620      	mov	r0, r4
 8011aa8:	4629      	mov	r1, r5
 8011aaa:	f7ee fda5 	bl	80005f8 <__aeabi_dmul>
 8011aae:	4b3d      	ldr	r3, [pc, #244]	@ (8011ba4 <atan+0x314>)
 8011ab0:	2200      	movs	r2, #0
 8011ab2:	f7ee fbeb 	bl	800028c <__adddf3>
 8011ab6:	4602      	mov	r2, r0
 8011ab8:	460b      	mov	r3, r1
 8011aba:	4630      	mov	r0, r6
 8011abc:	4639      	mov	r1, r7
 8011abe:	f7ee fec5 	bl	800084c <__aeabi_ddiv>
 8011ac2:	f04f 0a02 	mov.w	sl, #2
 8011ac6:	4604      	mov	r4, r0
 8011ac8:	460d      	mov	r5, r1
 8011aca:	e745      	b.n	8011958 <atan+0xc8>
 8011acc:	4622      	mov	r2, r4
 8011ace:	462b      	mov	r3, r5
 8011ad0:	4938      	ldr	r1, [pc, #224]	@ (8011bb4 <atan+0x324>)
 8011ad2:	2000      	movs	r0, #0
 8011ad4:	f7ee feba 	bl	800084c <__aeabi_ddiv>
 8011ad8:	f04f 0a03 	mov.w	sl, #3
 8011adc:	4604      	mov	r4, r0
 8011ade:	460d      	mov	r5, r1
 8011ae0:	e73a      	b.n	8011958 <atan+0xc8>
 8011ae2:	4b35      	ldr	r3, [pc, #212]	@ (8011bb8 <atan+0x328>)
 8011ae4:	4e35      	ldr	r6, [pc, #212]	@ (8011bbc <atan+0x32c>)
 8011ae6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aee:	f7ee fbcb 	bl	8000288 <__aeabi_dsub>
 8011af2:	4622      	mov	r2, r4
 8011af4:	462b      	mov	r3, r5
 8011af6:	f7ee fbc7 	bl	8000288 <__aeabi_dsub>
 8011afa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8011afe:	4602      	mov	r2, r0
 8011b00:	460b      	mov	r3, r1
 8011b02:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011b06:	f7ee fbbf 	bl	8000288 <__aeabi_dsub>
 8011b0a:	f1bb 0f00 	cmp.w	fp, #0
 8011b0e:	4604      	mov	r4, r0
 8011b10:	460d      	mov	r5, r1
 8011b12:	f6bf aedc 	bge.w	80118ce <atan+0x3e>
 8011b16:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011b1a:	461d      	mov	r5, r3
 8011b1c:	e6d7      	b.n	80118ce <atan+0x3e>
 8011b1e:	a51c      	add	r5, pc, #112	@ (adr r5, 8011b90 <atan+0x300>)
 8011b20:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011b24:	e6d3      	b.n	80118ce <atan+0x3e>
 8011b26:	bf00      	nop
 8011b28:	54442d18 	.word	0x54442d18
 8011b2c:	3ff921fb 	.word	0x3ff921fb
 8011b30:	8800759c 	.word	0x8800759c
 8011b34:	7e37e43c 	.word	0x7e37e43c
 8011b38:	e322da11 	.word	0xe322da11
 8011b3c:	3f90ad3a 	.word	0x3f90ad3a
 8011b40:	24760deb 	.word	0x24760deb
 8011b44:	3fa97b4b 	.word	0x3fa97b4b
 8011b48:	a0d03d51 	.word	0xa0d03d51
 8011b4c:	3fb10d66 	.word	0x3fb10d66
 8011b50:	c54c206e 	.word	0xc54c206e
 8011b54:	3fb745cd 	.word	0x3fb745cd
 8011b58:	920083ff 	.word	0x920083ff
 8011b5c:	3fc24924 	.word	0x3fc24924
 8011b60:	5555550d 	.word	0x5555550d
 8011b64:	3fd55555 	.word	0x3fd55555
 8011b68:	2c6a6c2f 	.word	0x2c6a6c2f
 8011b6c:	bfa2b444 	.word	0xbfa2b444
 8011b70:	52defd9a 	.word	0x52defd9a
 8011b74:	3fadde2d 	.word	0x3fadde2d
 8011b78:	af749a6d 	.word	0xaf749a6d
 8011b7c:	3fb3b0f2 	.word	0x3fb3b0f2
 8011b80:	fe231671 	.word	0xfe231671
 8011b84:	3fbc71c6 	.word	0x3fbc71c6
 8011b88:	9998ebc4 	.word	0x9998ebc4
 8011b8c:	3fc99999 	.word	0x3fc99999
 8011b90:	54442d18 	.word	0x54442d18
 8011b94:	bff921fb 	.word	0xbff921fb
 8011b98:	440fffff 	.word	0x440fffff
 8011b9c:	7ff00000 	.word	0x7ff00000
 8011ba0:	3fdbffff 	.word	0x3fdbffff
 8011ba4:	3ff00000 	.word	0x3ff00000
 8011ba8:	3ff2ffff 	.word	0x3ff2ffff
 8011bac:	40038000 	.word	0x40038000
 8011bb0:	3ff80000 	.word	0x3ff80000
 8011bb4:	bff00000 	.word	0xbff00000
 8011bb8:	08012c20 	.word	0x08012c20
 8011bbc:	08012c40 	.word	0x08012c40

08011bc0 <__kernel_cosf>:
 8011bc0:	ee10 3a10 	vmov	r3, s0
 8011bc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011bc8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8011bcc:	eef0 6a40 	vmov.f32	s13, s0
 8011bd0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011bd4:	d204      	bcs.n	8011be0 <__kernel_cosf+0x20>
 8011bd6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8011bda:	ee17 2a90 	vmov	r2, s15
 8011bde:	b342      	cbz	r2, 8011c32 <__kernel_cosf+0x72>
 8011be0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8011be4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8011c50 <__kernel_cosf+0x90>
 8011be8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8011c54 <__kernel_cosf+0x94>
 8011bec:	4a1a      	ldr	r2, [pc, #104]	@ (8011c58 <__kernel_cosf+0x98>)
 8011bee:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011bf2:	4293      	cmp	r3, r2
 8011bf4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011c5c <__kernel_cosf+0x9c>
 8011bf8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011bfc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8011c60 <__kernel_cosf+0xa0>
 8011c00:	eea7 6a87 	vfma.f32	s12, s15, s14
 8011c04:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8011c64 <__kernel_cosf+0xa4>
 8011c08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011c0c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8011c68 <__kernel_cosf+0xa8>
 8011c10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8011c14:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8011c18:	ee26 6a07 	vmul.f32	s12, s12, s14
 8011c1c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011c20:	eee7 0a06 	vfma.f32	s1, s14, s12
 8011c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011c28:	d804      	bhi.n	8011c34 <__kernel_cosf+0x74>
 8011c2a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011c2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011c32:	4770      	bx	lr
 8011c34:	4a0d      	ldr	r2, [pc, #52]	@ (8011c6c <__kernel_cosf+0xac>)
 8011c36:	4293      	cmp	r3, r2
 8011c38:	bf9a      	itte	ls
 8011c3a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8011c3e:	ee07 3a10 	vmovls	s14, r3
 8011c42:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8011c46:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011c4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011c4e:	e7ec      	b.n	8011c2a <__kernel_cosf+0x6a>
 8011c50:	ad47d74e 	.word	0xad47d74e
 8011c54:	310f74f6 	.word	0x310f74f6
 8011c58:	3e999999 	.word	0x3e999999
 8011c5c:	b493f27c 	.word	0xb493f27c
 8011c60:	37d00d01 	.word	0x37d00d01
 8011c64:	bab60b61 	.word	0xbab60b61
 8011c68:	3d2aaaab 	.word	0x3d2aaaab
 8011c6c:	3f480000 	.word	0x3f480000

08011c70 <__kernel_sinf>:
 8011c70:	ee10 3a10 	vmov	r3, s0
 8011c74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011c78:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8011c7c:	d204      	bcs.n	8011c88 <__kernel_sinf+0x18>
 8011c7e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011c82:	ee17 3a90 	vmov	r3, s15
 8011c86:	b35b      	cbz	r3, 8011ce0 <__kernel_sinf+0x70>
 8011c88:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011c8c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011ce4 <__kernel_sinf+0x74>
 8011c90:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8011ce8 <__kernel_sinf+0x78>
 8011c94:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011c98:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8011cec <__kernel_sinf+0x7c>
 8011c9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011ca0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8011cf0 <__kernel_sinf+0x80>
 8011ca4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8011ca8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8011cf4 <__kernel_sinf+0x84>
 8011cac:	ee60 6a07 	vmul.f32	s13, s0, s14
 8011cb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011cb4:	b930      	cbnz	r0, 8011cc4 <__kernel_sinf+0x54>
 8011cb6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8011cf8 <__kernel_sinf+0x88>
 8011cba:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011cbe:	eea6 0a26 	vfma.f32	s0, s12, s13
 8011cc2:	4770      	bx	lr
 8011cc4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8011cc8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8011ccc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8011cd0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8011cd4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8011cfc <__kernel_sinf+0x8c>
 8011cd8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8011cdc:	ee30 0a60 	vsub.f32	s0, s0, s1
 8011ce0:	4770      	bx	lr
 8011ce2:	bf00      	nop
 8011ce4:	2f2ec9d3 	.word	0x2f2ec9d3
 8011ce8:	b2d72f34 	.word	0xb2d72f34
 8011cec:	3638ef1b 	.word	0x3638ef1b
 8011cf0:	b9500d01 	.word	0xb9500d01
 8011cf4:	3c088889 	.word	0x3c088889
 8011cf8:	be2aaaab 	.word	0xbe2aaaab
 8011cfc:	3e2aaaab 	.word	0x3e2aaaab

08011d00 <__ieee754_expf>:
 8011d00:	ee10 2a10 	vmov	r2, s0
 8011d04:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8011d08:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011d0c:	d902      	bls.n	8011d14 <__ieee754_expf+0x14>
 8011d0e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011d12:	4770      	bx	lr
 8011d14:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8011d18:	d106      	bne.n	8011d28 <__ieee754_expf+0x28>
 8011d1a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8011e54 <__ieee754_expf+0x154>
 8011d1e:	2900      	cmp	r1, #0
 8011d20:	bf18      	it	ne
 8011d22:	eeb0 0a67 	vmovne.f32	s0, s15
 8011d26:	4770      	bx	lr
 8011d28:	484b      	ldr	r0, [pc, #300]	@ (8011e58 <__ieee754_expf+0x158>)
 8011d2a:	4282      	cmp	r2, r0
 8011d2c:	dd02      	ble.n	8011d34 <__ieee754_expf+0x34>
 8011d2e:	2000      	movs	r0, #0
 8011d30:	f000 ba6a 	b.w	8012208 <__math_oflowf>
 8011d34:	2a00      	cmp	r2, #0
 8011d36:	da05      	bge.n	8011d44 <__ieee754_expf+0x44>
 8011d38:	4a48      	ldr	r2, [pc, #288]	@ (8011e5c <__ieee754_expf+0x15c>)
 8011d3a:	4293      	cmp	r3, r2
 8011d3c:	d902      	bls.n	8011d44 <__ieee754_expf+0x44>
 8011d3e:	2000      	movs	r0, #0
 8011d40:	f000 ba5c 	b.w	80121fc <__math_uflowf>
 8011d44:	4a46      	ldr	r2, [pc, #280]	@ (8011e60 <__ieee754_expf+0x160>)
 8011d46:	4293      	cmp	r3, r2
 8011d48:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8011d4c:	d952      	bls.n	8011df4 <__ieee754_expf+0xf4>
 8011d4e:	4a45      	ldr	r2, [pc, #276]	@ (8011e64 <__ieee754_expf+0x164>)
 8011d50:	4293      	cmp	r3, r2
 8011d52:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8011d56:	d834      	bhi.n	8011dc2 <__ieee754_expf+0xc2>
 8011d58:	4b43      	ldr	r3, [pc, #268]	@ (8011e68 <__ieee754_expf+0x168>)
 8011d5a:	4413      	add	r3, r2
 8011d5c:	ed93 7a00 	vldr	s14, [r3]
 8011d60:	4b42      	ldr	r3, [pc, #264]	@ (8011e6c <__ieee754_expf+0x16c>)
 8011d62:	4413      	add	r3, r2
 8011d64:	ee30 7a47 	vsub.f32	s14, s0, s14
 8011d68:	f1c1 0201 	rsb	r2, r1, #1
 8011d6c:	edd3 7a00 	vldr	s15, [r3]
 8011d70:	1a52      	subs	r2, r2, r1
 8011d72:	ee37 0a67 	vsub.f32	s0, s14, s15
 8011d76:	ee20 6a00 	vmul.f32	s12, s0, s0
 8011d7a:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8011e70 <__ieee754_expf+0x170>
 8011d7e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011e74 <__ieee754_expf+0x174>
 8011d82:	eee6 6a05 	vfma.f32	s13, s12, s10
 8011d86:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8011e78 <__ieee754_expf+0x178>
 8011d8a:	eea6 5a86 	vfma.f32	s10, s13, s12
 8011d8e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011e7c <__ieee754_expf+0x17c>
 8011d92:	eee5 6a06 	vfma.f32	s13, s10, s12
 8011d96:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8011e80 <__ieee754_expf+0x180>
 8011d9a:	eea6 5a86 	vfma.f32	s10, s13, s12
 8011d9e:	eef0 6a40 	vmov.f32	s13, s0
 8011da2:	eee5 6a46 	vfms.f32	s13, s10, s12
 8011da6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011daa:	ee20 5a26 	vmul.f32	s10, s0, s13
 8011dae:	bb92      	cbnz	r2, 8011e16 <__ieee754_expf+0x116>
 8011db0:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8011db4:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8011db8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8011dbc:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8011dc0:	4770      	bx	lr
 8011dc2:	4b30      	ldr	r3, [pc, #192]	@ (8011e84 <__ieee754_expf+0x184>)
 8011dc4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011e88 <__ieee754_expf+0x188>
 8011dc8:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8011e8c <__ieee754_expf+0x18c>
 8011dcc:	4413      	add	r3, r2
 8011dce:	edd3 7a00 	vldr	s15, [r3]
 8011dd2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011dd6:	eeb0 7a40 	vmov.f32	s14, s0
 8011dda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011dde:	ee17 2a90 	vmov	r2, s15
 8011de2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011de6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8011dea:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8011e90 <__ieee754_expf+0x190>
 8011dee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011df2:	e7be      	b.n	8011d72 <__ieee754_expf+0x72>
 8011df4:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8011df8:	d20b      	bcs.n	8011e12 <__ieee754_expf+0x112>
 8011dfa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8011e94 <__ieee754_expf+0x194>
 8011dfe:	ee70 6a26 	vadd.f32	s13, s0, s13
 8011e02:	eef4 6ae5 	vcmpe.f32	s13, s11
 8011e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e0a:	dd02      	ble.n	8011e12 <__ieee754_expf+0x112>
 8011e0c:	ee30 0a25 	vadd.f32	s0, s0, s11
 8011e10:	4770      	bx	lr
 8011e12:	2200      	movs	r2, #0
 8011e14:	e7af      	b.n	8011d76 <__ieee754_expf+0x76>
 8011e16:	ee36 6a66 	vsub.f32	s12, s12, s13
 8011e1a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8011e1e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8011e22:	bfb8      	it	lt
 8011e24:	3264      	addlt	r2, #100	@ 0x64
 8011e26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011e2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8011e32:	ee17 3a90 	vmov	r3, s15
 8011e36:	bfab      	itete	ge
 8011e38:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8011e3c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8011e40:	ee00 3a10 	vmovge	s0, r3
 8011e44:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8011e98 <__ieee754_expf+0x198>
 8011e48:	bfbc      	itt	lt
 8011e4a:	ee00 3a10 	vmovlt	s0, r3
 8011e4e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8011e52:	4770      	bx	lr
 8011e54:	00000000 	.word	0x00000000
 8011e58:	42b17217 	.word	0x42b17217
 8011e5c:	42cff1b5 	.word	0x42cff1b5
 8011e60:	3eb17218 	.word	0x3eb17218
 8011e64:	3f851591 	.word	0x3f851591
 8011e68:	08012c68 	.word	0x08012c68
 8011e6c:	08012c60 	.word	0x08012c60
 8011e70:	3331bb4c 	.word	0x3331bb4c
 8011e74:	b5ddea0e 	.word	0xb5ddea0e
 8011e78:	388ab355 	.word	0x388ab355
 8011e7c:	bb360b61 	.word	0xbb360b61
 8011e80:	3e2aaaab 	.word	0x3e2aaaab
 8011e84:	08012c70 	.word	0x08012c70
 8011e88:	3fb8aa3b 	.word	0x3fb8aa3b
 8011e8c:	3f317180 	.word	0x3f317180
 8011e90:	3717f7d1 	.word	0x3717f7d1
 8011e94:	7149f2ca 	.word	0x7149f2ca
 8011e98:	0d800000 	.word	0x0d800000

08011e9c <__ieee754_rem_pio2f>:
 8011e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e9e:	ee10 6a10 	vmov	r6, s0
 8011ea2:	4b88      	ldr	r3, [pc, #544]	@ (80120c4 <__ieee754_rem_pio2f+0x228>)
 8011ea4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8011ea8:	429d      	cmp	r5, r3
 8011eaa:	b087      	sub	sp, #28
 8011eac:	4604      	mov	r4, r0
 8011eae:	d805      	bhi.n	8011ebc <__ieee754_rem_pio2f+0x20>
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	ed80 0a00 	vstr	s0, [r0]
 8011eb6:	6043      	str	r3, [r0, #4]
 8011eb8:	2000      	movs	r0, #0
 8011eba:	e022      	b.n	8011f02 <__ieee754_rem_pio2f+0x66>
 8011ebc:	4b82      	ldr	r3, [pc, #520]	@ (80120c8 <__ieee754_rem_pio2f+0x22c>)
 8011ebe:	429d      	cmp	r5, r3
 8011ec0:	d83a      	bhi.n	8011f38 <__ieee754_rem_pio2f+0x9c>
 8011ec2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011ec6:	2e00      	cmp	r6, #0
 8011ec8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80120cc <__ieee754_rem_pio2f+0x230>
 8011ecc:	4a80      	ldr	r2, [pc, #512]	@ (80120d0 <__ieee754_rem_pio2f+0x234>)
 8011ece:	f023 030f 	bic.w	r3, r3, #15
 8011ed2:	dd18      	ble.n	8011f06 <__ieee754_rem_pio2f+0x6a>
 8011ed4:	4293      	cmp	r3, r2
 8011ed6:	ee70 7a47 	vsub.f32	s15, s0, s14
 8011eda:	bf09      	itett	eq
 8011edc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80120d4 <__ieee754_rem_pio2f+0x238>
 8011ee0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80120d8 <__ieee754_rem_pio2f+0x23c>
 8011ee4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80120dc <__ieee754_rem_pio2f+0x240>
 8011ee8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8011eec:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8011ef0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011ef4:	ed80 7a00 	vstr	s14, [r0]
 8011ef8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011efc:	edc0 7a01 	vstr	s15, [r0, #4]
 8011f00:	2001      	movs	r0, #1
 8011f02:	b007      	add	sp, #28
 8011f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f06:	4293      	cmp	r3, r2
 8011f08:	ee70 7a07 	vadd.f32	s15, s0, s14
 8011f0c:	bf09      	itett	eq
 8011f0e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80120d4 <__ieee754_rem_pio2f+0x238>
 8011f12:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80120d8 <__ieee754_rem_pio2f+0x23c>
 8011f16:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80120dc <__ieee754_rem_pio2f+0x240>
 8011f1a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8011f1e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011f22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011f26:	ed80 7a00 	vstr	s14, [r0]
 8011f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011f2e:	edc0 7a01 	vstr	s15, [r0, #4]
 8011f32:	f04f 30ff 	mov.w	r0, #4294967295
 8011f36:	e7e4      	b.n	8011f02 <__ieee754_rem_pio2f+0x66>
 8011f38:	4b69      	ldr	r3, [pc, #420]	@ (80120e0 <__ieee754_rem_pio2f+0x244>)
 8011f3a:	429d      	cmp	r5, r3
 8011f3c:	d873      	bhi.n	8012026 <__ieee754_rem_pio2f+0x18a>
 8011f3e:	f7ff f89f 	bl	8011080 <fabsf>
 8011f42:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80120e4 <__ieee754_rem_pio2f+0x248>
 8011f46:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011f4a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011f4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011f56:	ee17 0a90 	vmov	r0, s15
 8011f5a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80120cc <__ieee754_rem_pio2f+0x230>
 8011f5e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011f62:	281f      	cmp	r0, #31
 8011f64:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80120d8 <__ieee754_rem_pio2f+0x23c>
 8011f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011f6c:	eeb1 6a47 	vneg.f32	s12, s14
 8011f70:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011f74:	ee16 1a90 	vmov	r1, s13
 8011f78:	dc09      	bgt.n	8011f8e <__ieee754_rem_pio2f+0xf2>
 8011f7a:	4a5b      	ldr	r2, [pc, #364]	@ (80120e8 <__ieee754_rem_pio2f+0x24c>)
 8011f7c:	1e47      	subs	r7, r0, #1
 8011f7e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011f82:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8011f86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011f8a:	4293      	cmp	r3, r2
 8011f8c:	d107      	bne.n	8011f9e <__ieee754_rem_pio2f+0x102>
 8011f8e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8011f92:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8011f96:	2a08      	cmp	r2, #8
 8011f98:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8011f9c:	dc14      	bgt.n	8011fc8 <__ieee754_rem_pio2f+0x12c>
 8011f9e:	6021      	str	r1, [r4, #0]
 8011fa0:	ed94 7a00 	vldr	s14, [r4]
 8011fa4:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011fa8:	2e00      	cmp	r6, #0
 8011faa:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011fae:	ed84 0a01 	vstr	s0, [r4, #4]
 8011fb2:	daa6      	bge.n	8011f02 <__ieee754_rem_pio2f+0x66>
 8011fb4:	eeb1 7a47 	vneg.f32	s14, s14
 8011fb8:	eeb1 0a40 	vneg.f32	s0, s0
 8011fbc:	ed84 7a00 	vstr	s14, [r4]
 8011fc0:	ed84 0a01 	vstr	s0, [r4, #4]
 8011fc4:	4240      	negs	r0, r0
 8011fc6:	e79c      	b.n	8011f02 <__ieee754_rem_pio2f+0x66>
 8011fc8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80120d4 <__ieee754_rem_pio2f+0x238>
 8011fcc:	eef0 6a40 	vmov.f32	s13, s0
 8011fd0:	eee6 6a25 	vfma.f32	s13, s12, s11
 8011fd4:	ee70 7a66 	vsub.f32	s15, s0, s13
 8011fd8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011fdc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80120dc <__ieee754_rem_pio2f+0x240>
 8011fe0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011fe4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8011fe8:	ee15 2a90 	vmov	r2, s11
 8011fec:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011ff0:	1a5b      	subs	r3, r3, r1
 8011ff2:	2b19      	cmp	r3, #25
 8011ff4:	dc04      	bgt.n	8012000 <__ieee754_rem_pio2f+0x164>
 8011ff6:	edc4 5a00 	vstr	s11, [r4]
 8011ffa:	eeb0 0a66 	vmov.f32	s0, s13
 8011ffe:	e7cf      	b.n	8011fa0 <__ieee754_rem_pio2f+0x104>
 8012000:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80120ec <__ieee754_rem_pio2f+0x250>
 8012004:	eeb0 0a66 	vmov.f32	s0, s13
 8012008:	eea6 0a25 	vfma.f32	s0, s12, s11
 801200c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8012010:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80120f0 <__ieee754_rem_pio2f+0x254>
 8012014:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012018:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801201c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012020:	ed84 7a00 	vstr	s14, [r4]
 8012024:	e7bc      	b.n	8011fa0 <__ieee754_rem_pio2f+0x104>
 8012026:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801202a:	d306      	bcc.n	801203a <__ieee754_rem_pio2f+0x19e>
 801202c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012030:	edc0 7a01 	vstr	s15, [r0, #4]
 8012034:	edc0 7a00 	vstr	s15, [r0]
 8012038:	e73e      	b.n	8011eb8 <__ieee754_rem_pio2f+0x1c>
 801203a:	15ea      	asrs	r2, r5, #23
 801203c:	3a86      	subs	r2, #134	@ 0x86
 801203e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8012042:	ee07 3a90 	vmov	s15, r3
 8012046:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801204a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80120f4 <__ieee754_rem_pio2f+0x258>
 801204e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012052:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012056:	ed8d 7a03 	vstr	s14, [sp, #12]
 801205a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801205e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012062:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012066:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801206a:	ed8d 7a04 	vstr	s14, [sp, #16]
 801206e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012072:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207a:	edcd 7a05 	vstr	s15, [sp, #20]
 801207e:	d11e      	bne.n	80120be <__ieee754_rem_pio2f+0x222>
 8012080:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8012084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012088:	bf0c      	ite	eq
 801208a:	2301      	moveq	r3, #1
 801208c:	2302      	movne	r3, #2
 801208e:	491a      	ldr	r1, [pc, #104]	@ (80120f8 <__ieee754_rem_pio2f+0x25c>)
 8012090:	9101      	str	r1, [sp, #4]
 8012092:	2102      	movs	r1, #2
 8012094:	9100      	str	r1, [sp, #0]
 8012096:	a803      	add	r0, sp, #12
 8012098:	4621      	mov	r1, r4
 801209a:	f000 f8bb 	bl	8012214 <__kernel_rem_pio2f>
 801209e:	2e00      	cmp	r6, #0
 80120a0:	f6bf af2f 	bge.w	8011f02 <__ieee754_rem_pio2f+0x66>
 80120a4:	edd4 7a00 	vldr	s15, [r4]
 80120a8:	eef1 7a67 	vneg.f32	s15, s15
 80120ac:	edc4 7a00 	vstr	s15, [r4]
 80120b0:	edd4 7a01 	vldr	s15, [r4, #4]
 80120b4:	eef1 7a67 	vneg.f32	s15, s15
 80120b8:	edc4 7a01 	vstr	s15, [r4, #4]
 80120bc:	e782      	b.n	8011fc4 <__ieee754_rem_pio2f+0x128>
 80120be:	2303      	movs	r3, #3
 80120c0:	e7e5      	b.n	801208e <__ieee754_rem_pio2f+0x1f2>
 80120c2:	bf00      	nop
 80120c4:	3f490fd8 	.word	0x3f490fd8
 80120c8:	4016cbe3 	.word	0x4016cbe3
 80120cc:	3fc90f80 	.word	0x3fc90f80
 80120d0:	3fc90fd0 	.word	0x3fc90fd0
 80120d4:	37354400 	.word	0x37354400
 80120d8:	37354443 	.word	0x37354443
 80120dc:	2e85a308 	.word	0x2e85a308
 80120e0:	43490f80 	.word	0x43490f80
 80120e4:	3f22f984 	.word	0x3f22f984
 80120e8:	08012c78 	.word	0x08012c78
 80120ec:	2e85a300 	.word	0x2e85a300
 80120f0:	248d3132 	.word	0x248d3132
 80120f4:	43800000 	.word	0x43800000
 80120f8:	08012cf8 	.word	0x08012cf8

080120fc <scalbnf>:
 80120fc:	ee10 3a10 	vmov	r3, s0
 8012100:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8012104:	d02b      	beq.n	801215e <scalbnf+0x62>
 8012106:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801210a:	d302      	bcc.n	8012112 <scalbnf+0x16>
 801210c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012110:	4770      	bx	lr
 8012112:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8012116:	d123      	bne.n	8012160 <scalbnf+0x64>
 8012118:	4b24      	ldr	r3, [pc, #144]	@ (80121ac <scalbnf+0xb0>)
 801211a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80121b0 <scalbnf+0xb4>
 801211e:	4298      	cmp	r0, r3
 8012120:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012124:	db17      	blt.n	8012156 <scalbnf+0x5a>
 8012126:	ee10 3a10 	vmov	r3, s0
 801212a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801212e:	3a19      	subs	r2, #25
 8012130:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8012134:	4288      	cmp	r0, r1
 8012136:	dd15      	ble.n	8012164 <scalbnf+0x68>
 8012138:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80121b4 <scalbnf+0xb8>
 801213c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80121b8 <scalbnf+0xbc>
 8012140:	ee10 3a10 	vmov	r3, s0
 8012144:	eeb0 7a67 	vmov.f32	s14, s15
 8012148:	2b00      	cmp	r3, #0
 801214a:	bfb8      	it	lt
 801214c:	eef0 7a66 	vmovlt.f32	s15, s13
 8012150:	ee27 0a87 	vmul.f32	s0, s15, s14
 8012154:	4770      	bx	lr
 8012156:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80121bc <scalbnf+0xc0>
 801215a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801215e:	4770      	bx	lr
 8012160:	0dd2      	lsrs	r2, r2, #23
 8012162:	e7e5      	b.n	8012130 <scalbnf+0x34>
 8012164:	4410      	add	r0, r2
 8012166:	28fe      	cmp	r0, #254	@ 0xfe
 8012168:	dce6      	bgt.n	8012138 <scalbnf+0x3c>
 801216a:	2800      	cmp	r0, #0
 801216c:	dd06      	ble.n	801217c <scalbnf+0x80>
 801216e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012172:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8012176:	ee00 3a10 	vmov	s0, r3
 801217a:	4770      	bx	lr
 801217c:	f110 0f16 	cmn.w	r0, #22
 8012180:	da09      	bge.n	8012196 <scalbnf+0x9a>
 8012182:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80121bc <scalbnf+0xc0>
 8012186:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80121c0 <scalbnf+0xc4>
 801218a:	ee10 3a10 	vmov	r3, s0
 801218e:	eeb0 7a67 	vmov.f32	s14, s15
 8012192:	2b00      	cmp	r3, #0
 8012194:	e7d9      	b.n	801214a <scalbnf+0x4e>
 8012196:	3019      	adds	r0, #25
 8012198:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801219c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80121a0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80121c4 <scalbnf+0xc8>
 80121a4:	ee07 3a90 	vmov	s15, r3
 80121a8:	e7d7      	b.n	801215a <scalbnf+0x5e>
 80121aa:	bf00      	nop
 80121ac:	ffff3cb0 	.word	0xffff3cb0
 80121b0:	4c000000 	.word	0x4c000000
 80121b4:	7149f2ca 	.word	0x7149f2ca
 80121b8:	f149f2ca 	.word	0xf149f2ca
 80121bc:	0da24260 	.word	0x0da24260
 80121c0:	8da24260 	.word	0x8da24260
 80121c4:	33000000 	.word	0x33000000

080121c8 <with_errnof>:
 80121c8:	b510      	push	{r4, lr}
 80121ca:	ed2d 8b02 	vpush	{d8}
 80121ce:	eeb0 8a40 	vmov.f32	s16, s0
 80121d2:	4604      	mov	r4, r0
 80121d4:	f7fc fe12 	bl	800edfc <__errno>
 80121d8:	eeb0 0a48 	vmov.f32	s0, s16
 80121dc:	ecbd 8b02 	vpop	{d8}
 80121e0:	6004      	str	r4, [r0, #0]
 80121e2:	bd10      	pop	{r4, pc}

080121e4 <xflowf>:
 80121e4:	b130      	cbz	r0, 80121f4 <xflowf+0x10>
 80121e6:	eef1 7a40 	vneg.f32	s15, s0
 80121ea:	ee27 0a80 	vmul.f32	s0, s15, s0
 80121ee:	2022      	movs	r0, #34	@ 0x22
 80121f0:	f7ff bfea 	b.w	80121c8 <with_errnof>
 80121f4:	eef0 7a40 	vmov.f32	s15, s0
 80121f8:	e7f7      	b.n	80121ea <xflowf+0x6>
	...

080121fc <__math_uflowf>:
 80121fc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012204 <__math_uflowf+0x8>
 8012200:	f7ff bff0 	b.w	80121e4 <xflowf>
 8012204:	10000000 	.word	0x10000000

08012208 <__math_oflowf>:
 8012208:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012210 <__math_oflowf+0x8>
 801220c:	f7ff bfea 	b.w	80121e4 <xflowf>
 8012210:	70000000 	.word	0x70000000

08012214 <__kernel_rem_pio2f>:
 8012214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012218:	ed2d 8b04 	vpush	{d8-d9}
 801221c:	b0d9      	sub	sp, #356	@ 0x164
 801221e:	4690      	mov	r8, r2
 8012220:	9001      	str	r0, [sp, #4]
 8012222:	4ab9      	ldr	r2, [pc, #740]	@ (8012508 <__kernel_rem_pio2f+0x2f4>)
 8012224:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8012226:	f118 0f04 	cmn.w	r8, #4
 801222a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801222e:	460f      	mov	r7, r1
 8012230:	f103 3bff 	add.w	fp, r3, #4294967295
 8012234:	db27      	blt.n	8012286 <__kernel_rem_pio2f+0x72>
 8012236:	f1b8 0203 	subs.w	r2, r8, #3
 801223a:	bf48      	it	mi
 801223c:	f108 0204 	addmi.w	r2, r8, #4
 8012240:	10d2      	asrs	r2, r2, #3
 8012242:	1c55      	adds	r5, r2, #1
 8012244:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012246:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8012518 <__kernel_rem_pio2f+0x304>
 801224a:	00e8      	lsls	r0, r5, #3
 801224c:	eba2 060b 	sub.w	r6, r2, fp
 8012250:	9002      	str	r0, [sp, #8]
 8012252:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8012256:	eb0a 0c0b 	add.w	ip, sl, fp
 801225a:	ac1c      	add	r4, sp, #112	@ 0x70
 801225c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8012260:	2000      	movs	r0, #0
 8012262:	4560      	cmp	r0, ip
 8012264:	dd11      	ble.n	801228a <__kernel_rem_pio2f+0x76>
 8012266:	a91c      	add	r1, sp, #112	@ 0x70
 8012268:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 801226c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8012270:	f04f 0c00 	mov.w	ip, #0
 8012274:	45d4      	cmp	ip, sl
 8012276:	dc27      	bgt.n	80122c8 <__kernel_rem_pio2f+0xb4>
 8012278:	f8dd e004 	ldr.w	lr, [sp, #4]
 801227c:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8012518 <__kernel_rem_pio2f+0x304>
 8012280:	4606      	mov	r6, r0
 8012282:	2400      	movs	r4, #0
 8012284:	e016      	b.n	80122b4 <__kernel_rem_pio2f+0xa0>
 8012286:	2200      	movs	r2, #0
 8012288:	e7db      	b.n	8012242 <__kernel_rem_pio2f+0x2e>
 801228a:	42c6      	cmn	r6, r0
 801228c:	bf5d      	ittte	pl
 801228e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8012292:	ee07 1a90 	vmovpl	s15, r1
 8012296:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801229a:	eef0 7a47 	vmovmi.f32	s15, s14
 801229e:	ece4 7a01 	vstmia	r4!, {s15}
 80122a2:	3001      	adds	r0, #1
 80122a4:	e7dd      	b.n	8012262 <__kernel_rem_pio2f+0x4e>
 80122a6:	ecfe 6a01 	vldmia	lr!, {s13}
 80122aa:	ed96 7a00 	vldr	s14, [r6]
 80122ae:	eee6 7a87 	vfma.f32	s15, s13, s14
 80122b2:	3401      	adds	r4, #1
 80122b4:	455c      	cmp	r4, fp
 80122b6:	f1a6 0604 	sub.w	r6, r6, #4
 80122ba:	ddf4      	ble.n	80122a6 <__kernel_rem_pio2f+0x92>
 80122bc:	ece9 7a01 	vstmia	r9!, {s15}
 80122c0:	f10c 0c01 	add.w	ip, ip, #1
 80122c4:	3004      	adds	r0, #4
 80122c6:	e7d5      	b.n	8012274 <__kernel_rem_pio2f+0x60>
 80122c8:	a908      	add	r1, sp, #32
 80122ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80122ce:	9104      	str	r1, [sp, #16]
 80122d0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80122d2:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8012514 <__kernel_rem_pio2f+0x300>
 80122d6:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8012510 <__kernel_rem_pio2f+0x2fc>
 80122da:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80122de:	9203      	str	r2, [sp, #12]
 80122e0:	4654      	mov	r4, sl
 80122e2:	00a2      	lsls	r2, r4, #2
 80122e4:	9205      	str	r2, [sp, #20]
 80122e6:	aa58      	add	r2, sp, #352	@ 0x160
 80122e8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80122ec:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80122f0:	a944      	add	r1, sp, #272	@ 0x110
 80122f2:	aa08      	add	r2, sp, #32
 80122f4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80122f8:	4694      	mov	ip, r2
 80122fa:	4626      	mov	r6, r4
 80122fc:	2e00      	cmp	r6, #0
 80122fe:	f1a0 0004 	sub.w	r0, r0, #4
 8012302:	dc4c      	bgt.n	801239e <__kernel_rem_pio2f+0x18a>
 8012304:	4628      	mov	r0, r5
 8012306:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801230a:	f7ff fef7 	bl	80120fc <scalbnf>
 801230e:	eeb0 8a40 	vmov.f32	s16, s0
 8012312:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8012316:	ee28 0a00 	vmul.f32	s0, s16, s0
 801231a:	f000 f9ed 	bl	80126f8 <floorf>
 801231e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8012322:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012326:	2d00      	cmp	r5, #0
 8012328:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801232c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012330:	ee17 9a90 	vmov	r9, s15
 8012334:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012338:	ee38 8a67 	vsub.f32	s16, s16, s15
 801233c:	dd41      	ble.n	80123c2 <__kernel_rem_pio2f+0x1ae>
 801233e:	f104 3cff 	add.w	ip, r4, #4294967295
 8012342:	a908      	add	r1, sp, #32
 8012344:	f1c5 0e08 	rsb	lr, r5, #8
 8012348:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801234c:	fa46 f00e 	asr.w	r0, r6, lr
 8012350:	4481      	add	r9, r0
 8012352:	fa00 f00e 	lsl.w	r0, r0, lr
 8012356:	1a36      	subs	r6, r6, r0
 8012358:	f1c5 0007 	rsb	r0, r5, #7
 801235c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8012360:	4106      	asrs	r6, r0
 8012362:	2e00      	cmp	r6, #0
 8012364:	dd3c      	ble.n	80123e0 <__kernel_rem_pio2f+0x1cc>
 8012366:	f04f 0e00 	mov.w	lr, #0
 801236a:	f109 0901 	add.w	r9, r9, #1
 801236e:	4670      	mov	r0, lr
 8012370:	4574      	cmp	r4, lr
 8012372:	dc68      	bgt.n	8012446 <__kernel_rem_pio2f+0x232>
 8012374:	2d00      	cmp	r5, #0
 8012376:	dd03      	ble.n	8012380 <__kernel_rem_pio2f+0x16c>
 8012378:	2d01      	cmp	r5, #1
 801237a:	d074      	beq.n	8012466 <__kernel_rem_pio2f+0x252>
 801237c:	2d02      	cmp	r5, #2
 801237e:	d07d      	beq.n	801247c <__kernel_rem_pio2f+0x268>
 8012380:	2e02      	cmp	r6, #2
 8012382:	d12d      	bne.n	80123e0 <__kernel_rem_pio2f+0x1cc>
 8012384:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012388:	ee30 8a48 	vsub.f32	s16, s0, s16
 801238c:	b340      	cbz	r0, 80123e0 <__kernel_rem_pio2f+0x1cc>
 801238e:	4628      	mov	r0, r5
 8012390:	9306      	str	r3, [sp, #24]
 8012392:	f7ff feb3 	bl	80120fc <scalbnf>
 8012396:	9b06      	ldr	r3, [sp, #24]
 8012398:	ee38 8a40 	vsub.f32	s16, s16, s0
 801239c:	e020      	b.n	80123e0 <__kernel_rem_pio2f+0x1cc>
 801239e:	ee60 7a28 	vmul.f32	s15, s0, s17
 80123a2:	3e01      	subs	r6, #1
 80123a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80123a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80123ac:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80123b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80123b4:	ecac 0a01 	vstmia	ip!, {s0}
 80123b8:	ed90 0a00 	vldr	s0, [r0]
 80123bc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80123c0:	e79c      	b.n	80122fc <__kernel_rem_pio2f+0xe8>
 80123c2:	d105      	bne.n	80123d0 <__kernel_rem_pio2f+0x1bc>
 80123c4:	1e60      	subs	r0, r4, #1
 80123c6:	a908      	add	r1, sp, #32
 80123c8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80123cc:	11f6      	asrs	r6, r6, #7
 80123ce:	e7c8      	b.n	8012362 <__kernel_rem_pio2f+0x14e>
 80123d0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80123d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80123d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123dc:	da31      	bge.n	8012442 <__kernel_rem_pio2f+0x22e>
 80123de:	2600      	movs	r6, #0
 80123e0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80123e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123e8:	f040 8098 	bne.w	801251c <__kernel_rem_pio2f+0x308>
 80123ec:	1e60      	subs	r0, r4, #1
 80123ee:	2200      	movs	r2, #0
 80123f0:	4550      	cmp	r0, sl
 80123f2:	da4b      	bge.n	801248c <__kernel_rem_pio2f+0x278>
 80123f4:	2a00      	cmp	r2, #0
 80123f6:	d065      	beq.n	80124c4 <__kernel_rem_pio2f+0x2b0>
 80123f8:	3c01      	subs	r4, #1
 80123fa:	ab08      	add	r3, sp, #32
 80123fc:	3d08      	subs	r5, #8
 80123fe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d0f8      	beq.n	80123f8 <__kernel_rem_pio2f+0x1e4>
 8012406:	4628      	mov	r0, r5
 8012408:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801240c:	f7ff fe76 	bl	80120fc <scalbnf>
 8012410:	1c63      	adds	r3, r4, #1
 8012412:	aa44      	add	r2, sp, #272	@ 0x110
 8012414:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8012514 <__kernel_rem_pio2f+0x300>
 8012418:	0099      	lsls	r1, r3, #2
 801241a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801241e:	4623      	mov	r3, r4
 8012420:	2b00      	cmp	r3, #0
 8012422:	f280 80a9 	bge.w	8012578 <__kernel_rem_pio2f+0x364>
 8012426:	4623      	mov	r3, r4
 8012428:	2b00      	cmp	r3, #0
 801242a:	f2c0 80c7 	blt.w	80125bc <__kernel_rem_pio2f+0x3a8>
 801242e:	aa44      	add	r2, sp, #272	@ 0x110
 8012430:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8012434:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 801250c <__kernel_rem_pio2f+0x2f8>
 8012438:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8012518 <__kernel_rem_pio2f+0x304>
 801243c:	2000      	movs	r0, #0
 801243e:	1ae2      	subs	r2, r4, r3
 8012440:	e0b1      	b.n	80125a6 <__kernel_rem_pio2f+0x392>
 8012442:	2602      	movs	r6, #2
 8012444:	e78f      	b.n	8012366 <__kernel_rem_pio2f+0x152>
 8012446:	f852 1b04 	ldr.w	r1, [r2], #4
 801244a:	b948      	cbnz	r0, 8012460 <__kernel_rem_pio2f+0x24c>
 801244c:	b121      	cbz	r1, 8012458 <__kernel_rem_pio2f+0x244>
 801244e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8012452:	f842 1c04 	str.w	r1, [r2, #-4]
 8012456:	2101      	movs	r1, #1
 8012458:	f10e 0e01 	add.w	lr, lr, #1
 801245c:	4608      	mov	r0, r1
 801245e:	e787      	b.n	8012370 <__kernel_rem_pio2f+0x15c>
 8012460:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8012464:	e7f5      	b.n	8012452 <__kernel_rem_pio2f+0x23e>
 8012466:	f104 3cff 	add.w	ip, r4, #4294967295
 801246a:	aa08      	add	r2, sp, #32
 801246c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012470:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8012474:	a908      	add	r1, sp, #32
 8012476:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801247a:	e781      	b.n	8012380 <__kernel_rem_pio2f+0x16c>
 801247c:	f104 3cff 	add.w	ip, r4, #4294967295
 8012480:	aa08      	add	r2, sp, #32
 8012482:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012486:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801248a:	e7f3      	b.n	8012474 <__kernel_rem_pio2f+0x260>
 801248c:	a908      	add	r1, sp, #32
 801248e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8012492:	3801      	subs	r0, #1
 8012494:	430a      	orrs	r2, r1
 8012496:	e7ab      	b.n	80123f0 <__kernel_rem_pio2f+0x1dc>
 8012498:	3201      	adds	r2, #1
 801249a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801249e:	2e00      	cmp	r6, #0
 80124a0:	d0fa      	beq.n	8012498 <__kernel_rem_pio2f+0x284>
 80124a2:	9905      	ldr	r1, [sp, #20]
 80124a4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80124a8:	eb0d 0001 	add.w	r0, sp, r1
 80124ac:	18e6      	adds	r6, r4, r3
 80124ae:	a91c      	add	r1, sp, #112	@ 0x70
 80124b0:	f104 0c01 	add.w	ip, r4, #1
 80124b4:	384c      	subs	r0, #76	@ 0x4c
 80124b6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80124ba:	4422      	add	r2, r4
 80124bc:	4562      	cmp	r2, ip
 80124be:	da04      	bge.n	80124ca <__kernel_rem_pio2f+0x2b6>
 80124c0:	4614      	mov	r4, r2
 80124c2:	e70e      	b.n	80122e2 <__kernel_rem_pio2f+0xce>
 80124c4:	9804      	ldr	r0, [sp, #16]
 80124c6:	2201      	movs	r2, #1
 80124c8:	e7e7      	b.n	801249a <__kernel_rem_pio2f+0x286>
 80124ca:	9903      	ldr	r1, [sp, #12]
 80124cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80124d0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80124d4:	9105      	str	r1, [sp, #20]
 80124d6:	ee07 1a90 	vmov	s15, r1
 80124da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80124de:	2400      	movs	r4, #0
 80124e0:	ece6 7a01 	vstmia	r6!, {s15}
 80124e4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8012518 <__kernel_rem_pio2f+0x304>
 80124e8:	46b1      	mov	r9, r6
 80124ea:	455c      	cmp	r4, fp
 80124ec:	dd04      	ble.n	80124f8 <__kernel_rem_pio2f+0x2e4>
 80124ee:	ece0 7a01 	vstmia	r0!, {s15}
 80124f2:	f10c 0c01 	add.w	ip, ip, #1
 80124f6:	e7e1      	b.n	80124bc <__kernel_rem_pio2f+0x2a8>
 80124f8:	ecfe 6a01 	vldmia	lr!, {s13}
 80124fc:	ed39 7a01 	vldmdb	r9!, {s14}
 8012500:	3401      	adds	r4, #1
 8012502:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012506:	e7f0      	b.n	80124ea <__kernel_rem_pio2f+0x2d6>
 8012508:	0801303c 	.word	0x0801303c
 801250c:	08013010 	.word	0x08013010
 8012510:	43800000 	.word	0x43800000
 8012514:	3b800000 	.word	0x3b800000
 8012518:	00000000 	.word	0x00000000
 801251c:	9b02      	ldr	r3, [sp, #8]
 801251e:	eeb0 0a48 	vmov.f32	s0, s16
 8012522:	eba3 0008 	sub.w	r0, r3, r8
 8012526:	f7ff fde9 	bl	80120fc <scalbnf>
 801252a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8012510 <__kernel_rem_pio2f+0x2fc>
 801252e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012536:	db19      	blt.n	801256c <__kernel_rem_pio2f+0x358>
 8012538:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8012514 <__kernel_rem_pio2f+0x300>
 801253c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012540:	aa08      	add	r2, sp, #32
 8012542:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012546:	3508      	adds	r5, #8
 8012548:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801254c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012550:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012554:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012558:	ee10 3a10 	vmov	r3, s0
 801255c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012560:	ee17 3a90 	vmov	r3, s15
 8012564:	3401      	adds	r4, #1
 8012566:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801256a:	e74c      	b.n	8012406 <__kernel_rem_pio2f+0x1f2>
 801256c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012570:	aa08      	add	r2, sp, #32
 8012572:	ee10 3a10 	vmov	r3, s0
 8012576:	e7f6      	b.n	8012566 <__kernel_rem_pio2f+0x352>
 8012578:	a808      	add	r0, sp, #32
 801257a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801257e:	9001      	str	r0, [sp, #4]
 8012580:	ee07 0a90 	vmov	s15, r0
 8012584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012588:	3b01      	subs	r3, #1
 801258a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801258e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012592:	ed62 7a01 	vstmdb	r2!, {s15}
 8012596:	e743      	b.n	8012420 <__kernel_rem_pio2f+0x20c>
 8012598:	ecfc 6a01 	vldmia	ip!, {s13}
 801259c:	ecb5 7a01 	vldmia	r5!, {s14}
 80125a0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80125a4:	3001      	adds	r0, #1
 80125a6:	4550      	cmp	r0, sl
 80125a8:	dc01      	bgt.n	80125ae <__kernel_rem_pio2f+0x39a>
 80125aa:	4282      	cmp	r2, r0
 80125ac:	daf4      	bge.n	8012598 <__kernel_rem_pio2f+0x384>
 80125ae:	a858      	add	r0, sp, #352	@ 0x160
 80125b0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80125b4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80125b8:	3b01      	subs	r3, #1
 80125ba:	e735      	b.n	8012428 <__kernel_rem_pio2f+0x214>
 80125bc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80125be:	2b02      	cmp	r3, #2
 80125c0:	dc09      	bgt.n	80125d6 <__kernel_rem_pio2f+0x3c2>
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	dc2b      	bgt.n	801261e <__kernel_rem_pio2f+0x40a>
 80125c6:	d044      	beq.n	8012652 <__kernel_rem_pio2f+0x43e>
 80125c8:	f009 0007 	and.w	r0, r9, #7
 80125cc:	b059      	add	sp, #356	@ 0x164
 80125ce:	ecbd 8b04 	vpop	{d8-d9}
 80125d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125d6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80125d8:	2b03      	cmp	r3, #3
 80125da:	d1f5      	bne.n	80125c8 <__kernel_rem_pio2f+0x3b4>
 80125dc:	aa30      	add	r2, sp, #192	@ 0xc0
 80125de:	1f0b      	subs	r3, r1, #4
 80125e0:	4413      	add	r3, r2
 80125e2:	461a      	mov	r2, r3
 80125e4:	4620      	mov	r0, r4
 80125e6:	2800      	cmp	r0, #0
 80125e8:	f1a2 0204 	sub.w	r2, r2, #4
 80125ec:	dc52      	bgt.n	8012694 <__kernel_rem_pio2f+0x480>
 80125ee:	4622      	mov	r2, r4
 80125f0:	2a01      	cmp	r2, #1
 80125f2:	f1a3 0304 	sub.w	r3, r3, #4
 80125f6:	dc5d      	bgt.n	80126b4 <__kernel_rem_pio2f+0x4a0>
 80125f8:	ab30      	add	r3, sp, #192	@ 0xc0
 80125fa:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8012518 <__kernel_rem_pio2f+0x304>
 80125fe:	440b      	add	r3, r1
 8012600:	2c01      	cmp	r4, #1
 8012602:	dc67      	bgt.n	80126d4 <__kernel_rem_pio2f+0x4c0>
 8012604:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8012608:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 801260c:	2e00      	cmp	r6, #0
 801260e:	d167      	bne.n	80126e0 <__kernel_rem_pio2f+0x4cc>
 8012610:	edc7 6a00 	vstr	s13, [r7]
 8012614:	ed87 7a01 	vstr	s14, [r7, #4]
 8012618:	edc7 7a02 	vstr	s15, [r7, #8]
 801261c:	e7d4      	b.n	80125c8 <__kernel_rem_pio2f+0x3b4>
 801261e:	ab30      	add	r3, sp, #192	@ 0xc0
 8012620:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8012518 <__kernel_rem_pio2f+0x304>
 8012624:	440b      	add	r3, r1
 8012626:	4622      	mov	r2, r4
 8012628:	2a00      	cmp	r2, #0
 801262a:	da24      	bge.n	8012676 <__kernel_rem_pio2f+0x462>
 801262c:	b34e      	cbz	r6, 8012682 <__kernel_rem_pio2f+0x46e>
 801262e:	eef1 7a47 	vneg.f32	s15, s14
 8012632:	edc7 7a00 	vstr	s15, [r7]
 8012636:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801263a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801263e:	aa31      	add	r2, sp, #196	@ 0xc4
 8012640:	2301      	movs	r3, #1
 8012642:	429c      	cmp	r4, r3
 8012644:	da20      	bge.n	8012688 <__kernel_rem_pio2f+0x474>
 8012646:	b10e      	cbz	r6, 801264c <__kernel_rem_pio2f+0x438>
 8012648:	eef1 7a67 	vneg.f32	s15, s15
 801264c:	edc7 7a01 	vstr	s15, [r7, #4]
 8012650:	e7ba      	b.n	80125c8 <__kernel_rem_pio2f+0x3b4>
 8012652:	ab30      	add	r3, sp, #192	@ 0xc0
 8012654:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8012518 <__kernel_rem_pio2f+0x304>
 8012658:	440b      	add	r3, r1
 801265a:	2c00      	cmp	r4, #0
 801265c:	da05      	bge.n	801266a <__kernel_rem_pio2f+0x456>
 801265e:	b10e      	cbz	r6, 8012664 <__kernel_rem_pio2f+0x450>
 8012660:	eef1 7a67 	vneg.f32	s15, s15
 8012664:	edc7 7a00 	vstr	s15, [r7]
 8012668:	e7ae      	b.n	80125c8 <__kernel_rem_pio2f+0x3b4>
 801266a:	ed33 7a01 	vldmdb	r3!, {s14}
 801266e:	3c01      	subs	r4, #1
 8012670:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012674:	e7f1      	b.n	801265a <__kernel_rem_pio2f+0x446>
 8012676:	ed73 7a01 	vldmdb	r3!, {s15}
 801267a:	3a01      	subs	r2, #1
 801267c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012680:	e7d2      	b.n	8012628 <__kernel_rem_pio2f+0x414>
 8012682:	eef0 7a47 	vmov.f32	s15, s14
 8012686:	e7d4      	b.n	8012632 <__kernel_rem_pio2f+0x41e>
 8012688:	ecb2 7a01 	vldmia	r2!, {s14}
 801268c:	3301      	adds	r3, #1
 801268e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012692:	e7d6      	b.n	8012642 <__kernel_rem_pio2f+0x42e>
 8012694:	edd2 7a00 	vldr	s15, [r2]
 8012698:	edd2 6a01 	vldr	s13, [r2, #4]
 801269c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80126a0:	3801      	subs	r0, #1
 80126a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80126a6:	ed82 7a00 	vstr	s14, [r2]
 80126aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80126ae:	edc2 7a01 	vstr	s15, [r2, #4]
 80126b2:	e798      	b.n	80125e6 <__kernel_rem_pio2f+0x3d2>
 80126b4:	edd3 7a00 	vldr	s15, [r3]
 80126b8:	edd3 6a01 	vldr	s13, [r3, #4]
 80126bc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80126c0:	3a01      	subs	r2, #1
 80126c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80126c6:	ed83 7a00 	vstr	s14, [r3]
 80126ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80126ce:	edc3 7a01 	vstr	s15, [r3, #4]
 80126d2:	e78d      	b.n	80125f0 <__kernel_rem_pio2f+0x3dc>
 80126d4:	ed33 7a01 	vldmdb	r3!, {s14}
 80126d8:	3c01      	subs	r4, #1
 80126da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80126de:	e78f      	b.n	8012600 <__kernel_rem_pio2f+0x3ec>
 80126e0:	eef1 6a66 	vneg.f32	s13, s13
 80126e4:	eeb1 7a47 	vneg.f32	s14, s14
 80126e8:	edc7 6a00 	vstr	s13, [r7]
 80126ec:	ed87 7a01 	vstr	s14, [r7, #4]
 80126f0:	eef1 7a67 	vneg.f32	s15, s15
 80126f4:	e790      	b.n	8012618 <__kernel_rem_pio2f+0x404>
 80126f6:	bf00      	nop

080126f8 <floorf>:
 80126f8:	ee10 3a10 	vmov	r3, s0
 80126fc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012700:	3a7f      	subs	r2, #127	@ 0x7f
 8012702:	2a16      	cmp	r2, #22
 8012704:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012708:	dc2b      	bgt.n	8012762 <floorf+0x6a>
 801270a:	2a00      	cmp	r2, #0
 801270c:	da12      	bge.n	8012734 <floorf+0x3c>
 801270e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012774 <floorf+0x7c>
 8012712:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012716:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801271a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801271e:	dd06      	ble.n	801272e <floorf+0x36>
 8012720:	2b00      	cmp	r3, #0
 8012722:	da24      	bge.n	801276e <floorf+0x76>
 8012724:	2900      	cmp	r1, #0
 8012726:	4b14      	ldr	r3, [pc, #80]	@ (8012778 <floorf+0x80>)
 8012728:	bf08      	it	eq
 801272a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801272e:	ee00 3a10 	vmov	s0, r3
 8012732:	4770      	bx	lr
 8012734:	4911      	ldr	r1, [pc, #68]	@ (801277c <floorf+0x84>)
 8012736:	4111      	asrs	r1, r2
 8012738:	420b      	tst	r3, r1
 801273a:	d0fa      	beq.n	8012732 <floorf+0x3a>
 801273c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8012774 <floorf+0x7c>
 8012740:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012744:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801274c:	ddef      	ble.n	801272e <floorf+0x36>
 801274e:	2b00      	cmp	r3, #0
 8012750:	bfbe      	ittt	lt
 8012752:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8012756:	fa40 f202 	asrlt.w	r2, r0, r2
 801275a:	189b      	addlt	r3, r3, r2
 801275c:	ea23 0301 	bic.w	r3, r3, r1
 8012760:	e7e5      	b.n	801272e <floorf+0x36>
 8012762:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012766:	d3e4      	bcc.n	8012732 <floorf+0x3a>
 8012768:	ee30 0a00 	vadd.f32	s0, s0, s0
 801276c:	4770      	bx	lr
 801276e:	2300      	movs	r3, #0
 8012770:	e7dd      	b.n	801272e <floorf+0x36>
 8012772:	bf00      	nop
 8012774:	7149f2ca 	.word	0x7149f2ca
 8012778:	bf800000 	.word	0xbf800000
 801277c:	007fffff 	.word	0x007fffff

08012780 <_init>:
 8012780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012782:	bf00      	nop
 8012784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012786:	bc08      	pop	{r3}
 8012788:	469e      	mov	lr, r3
 801278a:	4770      	bx	lr

0801278c <_fini>:
 801278c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801278e:	bf00      	nop
 8012790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012792:	bc08      	pop	{r3}
 8012794:	469e      	mov	lr, r3
 8012796:	4770      	bx	lr
