--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 02 18:07:10 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_input]
            372 items scored, 237 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.159ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             keyboard_i15  (from clk_input +)
   Destination:    FD1S3AX    D              keyboard_output_i2  (to clk_input +)

   Delay:                  10.013ns  (30.9% logic, 69.1% route), 7 logic levels.

 Constraint Details:

     10.013ns data_path keyboard_i15 to keyboard_output_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.159ns

 Path Details: keyboard_i15 to keyboard_output_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              keyboard_i15 (from clk_input)
Route         6   e 1.266                                  keyboard[15]
LUT4        ---     0.448              B to Z              i3107_rep_56_2_lut
Route         4   e 1.120                                  n7237
LUT4        ---     0.448              C to Z              i1_3_lut_rep_97_4_lut
Route         6   e 1.218                                  n7216
LUT4        ---     0.448              B to Z              i2_3_lut_4_lut_adj_31
Route         2   e 0.954                                  n6760
LUT4        ---     0.448              C to Z              i2_4_lut_adj_6
Route         1   e 0.788                                  n6773
LUT4        ---     0.448              B to Z              i2_4_lut_adj_54
Route         1   e 0.788                                  n6
LUT4        ---     0.448              B to Z              i3_4_lut_adj_53
Route         1   e 0.788                                  keyboard_output_4__N_60[2]
                  --------
                   10.013  (30.9% logic, 69.1% route), 7 logic levels.


Error:  The following path violates requirements by 5.159ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             keyboard_i15  (from clk_input +)
   Destination:    FD1S3AX    D              keyboard_output_i0  (to clk_input +)

   Delay:                  10.013ns  (30.9% logic, 69.1% route), 7 logic levels.

 Constraint Details:

     10.013ns data_path keyboard_i15 to keyboard_output_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.159ns

 Path Details: keyboard_i15 to keyboard_output_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              keyboard_i15 (from clk_input)
Route         6   e 1.266                                  keyboard[15]
LUT4        ---     0.448              B to Z              i3107_rep_56_2_lut
Route         4   e 1.120                                  n7237
LUT4        ---     0.448              C to Z              i1_3_lut_rep_97_4_lut
Route         6   e 1.218                                  n7216
LUT4        ---     0.448              B to Z              i2_3_lut_4_lut_adj_31
Route         2   e 0.954                                  n6760
LUT4        ---     0.448              D to Z              i1_4_lut_adj_50
Route         1   e 0.788                                  n6744
LUT4        ---     0.448              A to Z              i1_4_lut_adj_45
Route         1   e 0.788                                  n4_adj_14
LUT4        ---     0.448              B to Z              i2_4_lut_adj_43
Route         1   e 0.788                                  keyboard_output_4__N_60[0]
                  --------
                   10.013  (30.9% logic, 69.1% route), 7 logic levels.


Error:  The following path violates requirements by 5.115ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             keyboard_i7  (from clk_input +)
   Destination:    FD1S3AX    D              keyboard_output_i2  (to clk_input +)

   Delay:                   9.969ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

      9.969ns data_path keyboard_i7 to keyboard_output_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.115ns

 Path Details: keyboard_i7 to keyboard_output_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              keyboard_i7 (from clk_input)
Route         5   e 1.222                                  keyboard[7]
LUT4        ---     0.448              A to Z              i3107_rep_56_2_lut
Route         4   e 1.120                                  n7237
LUT4        ---     0.448              C to Z              i1_3_lut_rep_97_4_lut
Route         6   e 1.218                                  n7216
LUT4        ---     0.448              B to Z              i2_3_lut_4_lut_adj_31
Route         2   e 0.954                                  n6760
LUT4        ---     0.448              C to Z              i2_4_lut_adj_6
Route         1   e 0.788                                  n6773
LUT4        ---     0.448              B to Z              i2_4_lut_adj_54
Route         1   e 0.788                                  n6
LUT4        ---     0.448              B to Z              i3_4_lut_adj_53
Route         1   e 0.788                                  keyboard_output_4__N_60[2]
                  --------
                    9.969  (31.0% logic, 69.0% route), 7 logic levels.

Warning: 10.159 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            530 items scored, 530 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.533ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i30  (from clk_c +)
   Destination:    FD1P3AX    SP             data_226  (to clk_c +)

   Delay:                  12.274ns  (32.5% logic, 67.5% route), 9 logic levels.

 Constraint Details:

     12.274ns data_path write_cnt_i0_i30 to data_226 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.533ns

 Path Details: write_cnt_i0_i30 to data_226

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i30 (from clk_c)
Route         3   e 1.099                                  write_cnt[30]
LUT4        ---     0.448              D to Z              i9_4_lut
Route         1   e 0.788                                  n22
LUT4        ---     0.448              B to Z              i11_4_lut
Route         1   e 0.788                                  n24_adj_21
LUT4        ---     0.448              B to Z              i12_4_lut
Route         2   e 0.954                                  n6818
LUT4        ---     0.448              D to Z              i3991_4_lut_rep_73
Route        10   e 1.340                                  n7192
LUT4        ---     0.448              D to Z              i4102_2_lut_rep_67_2_lut_4_lut
Route         2   e 0.954                                  n7186
LUT4        ---     0.448              B to Z              i1_4_lut_adj_14
Route         1   e 0.788                                  n6745
LUT4        ---     0.448              B to Z              i1_4_lut
Route         1   e 0.788                                  n6828
LUT4        ---     0.448              C to Z              i4084_4_lut_4_lut
Route         1   e 0.788                                  clk_c_enable_84
                  --------
                   12.274  (32.5% logic, 67.5% route), 9 logic levels.


Error:  The following path violates requirements by 7.533ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i28  (from clk_c +)
   Destination:    FD1P3AX    SP             data_226  (to clk_c +)

   Delay:                  12.274ns  (32.5% logic, 67.5% route), 9 logic levels.

 Constraint Details:

     12.274ns data_path write_cnt_i0_i28 to data_226 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.533ns

 Path Details: write_cnt_i0_i28 to data_226

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i28 (from clk_c)
Route         3   e 1.099                                  write_cnt[28]
LUT4        ---     0.448              A to Z              i9_4_lut
Route         1   e 0.788                                  n22
LUT4        ---     0.448              B to Z              i11_4_lut
Route         1   e 0.788                                  n24_adj_21
LUT4        ---     0.448              B to Z              i12_4_lut
Route         2   e 0.954                                  n6818
LUT4        ---     0.448              D to Z              i3991_4_lut_rep_73
Route        10   e 1.340                                  n7192
LUT4        ---     0.448              D to Z              i4102_2_lut_rep_67_2_lut_4_lut
Route         2   e 0.954                                  n7186
LUT4        ---     0.448              B to Z              i1_4_lut_adj_14
Route         1   e 0.788                                  n6745
LUT4        ---     0.448              B to Z              i1_4_lut
Route         1   e 0.788                                  n6828
LUT4        ---     0.448              C to Z              i4084_4_lut_4_lut
Route         1   e 0.788                                  clk_c_enable_84
                  --------
                   12.274  (32.5% logic, 67.5% route), 9 logic levels.


Error:  The following path violates requirements by 7.533ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             write_cnt_i0_i25  (from clk_c +)
   Destination:    FD1P3AX    SP             data_226  (to clk_c +)

   Delay:                  12.274ns  (32.5% logic, 67.5% route), 9 logic levels.

 Constraint Details:

     12.274ns data_path write_cnt_i0_i25 to data_226 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 7.533ns

 Path Details: write_cnt_i0_i25 to data_226

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              write_cnt_i0_i25 (from clk_c)
Route         3   e 1.099                                  write_cnt[25]
LUT4        ---     0.448              C to Z              i9_4_lut
Route         1   e 0.788                                  n22
LUT4        ---     0.448              B to Z              i11_4_lut
Route         1   e 0.788                                  n24_adj_21
LUT4        ---     0.448              B to Z              i12_4_lut
Route         2   e 0.954                                  n6818
LUT4        ---     0.448              D to Z              i3991_4_lut_rep_73
Route        10   e 1.340                                  n7192
LUT4        ---     0.448              D to Z              i4102_2_lut_rep_67_2_lut_4_lut
Route         2   e 0.954                                  n7186
LUT4        ---     0.448              B to Z              i1_4_lut_adj_14
Route         1   e 0.788                                  n6745
LUT4        ---     0.448              B to Z              i1_4_lut
Route         1   e 0.788                                  n6828
LUT4        ---     0.448              C to Z              i4084_4_lut_4_lut
Route         1   e 0.788                                  clk_c_enable_84
                  --------
                   12.274  (32.5% logic, 67.5% route), 9 logic levels.

Warning: 12.533 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_input]               |     5.000 ns|    10.159 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    12.533 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n6806                                   |       7|     180|     23.47%
                                        |        |        |
clk_c_enable_85                         |      13|     156|     20.34%
                                        |        |        |
clk_c_enable_84                         |       1|     146|     19.04%
                                        |        |        |
n6818                                   |       2|     144|     18.77%
                                        |        |        |
n7192                                   |      10|     134|     17.47%
                                        |        |        |
n24_adj_21                              |       1|     118|     15.38%
                                        |        |        |
n2503                                   |       4|      96|     12.52%
                                        |        |        |
n4111                                   |       3|      94|     12.26%
                                        |        |        |
n52                                     |       1|      90|     11.73%
                                        |        |        |
n54_adj_28                              |       1|      90|     11.73%
                                        |        |        |
n55_adj_27                              |       1|      90|     11.73%
                                        |        |        |
n56                                     |       1|      90|     11.73%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 767  Score: 3088698

Constraints cover  9597 paths, 564 nets, and 1563 connections (94.5% coverage)


Peak memory: 89432064 bytes, TRCE: 475136 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
