{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671134349308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671134349309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 02:59:09 2022 " "Processing started: Fri Dec 16 02:59:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671134349309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134349309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134349309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671134349447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671134349447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671134354021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134354021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671134354022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134354022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671134354038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x4 ram32x4:R0 " "Elaborating entity \"ram32x4\" for hierarchy \"ram32x4:R0\"" {  } { { "Part1.v" "R0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671134354062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x4:R0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x4:R0\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "altsyncram_component" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671134354117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x4:R0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x4:R0\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671134354125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x4:R0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x4:R0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671134354125 ""}  } { { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671134354125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2i1 " "Found entity 1: altsyncram_v2i1" {  } { { "db/altsyncram_v2i1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/db/altsyncram_v2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671134354157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134354157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2i1 ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated " "Elaborating entity \"altsyncram_v2i1\" for hierarchy \"ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671134354158 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[0\] " "Synthesized away node \"ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_v2i1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/db/altsyncram_v2i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } } { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354217 "|part1|ram32x4:R0|altsyncram:altsyncram_component|altsyncram_v2i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[1\] " "Synthesized away node \"ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_v2i1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/db/altsyncram_v2i1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } } { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354217 "|part1|ram32x4:R0|altsyncram:altsyncram_component|altsyncram_v2i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[2\] " "Synthesized away node \"ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_v2i1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/db/altsyncram_v2i1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } } { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354217 "|part1|ram32x4:R0|altsyncram:altsyncram_component|altsyncram_v2i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[3\] " "Synthesized away node \"ram32x4:R0\|altsyncram:altsyncram_component\|altsyncram_v2i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_v2i1.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/db/altsyncram_v2i1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/ram32x4.v" 86 0 0 } } { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354217 "|part1|ram32x4:R0|altsyncram:altsyncram_component|altsyncram_v2i1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671134354217 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671134354217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671134354389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[0\] GND " "Pin \"DataOut\[0\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671134354412 "|part1|DataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[1\] GND " "Pin \"DataOut\[1\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671134354412 "|part1|DataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[2\] GND " "Pin \"DataOut\[2\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671134354412 "|part1|DataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataOut\[3\] GND " "Pin \"DataOut\[3\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671134354412 "|part1|DataOut[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671134354412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671134354573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671134354573 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[0\] " "No output dependent on input pin \"Address\[0\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[1\] " "No output dependent on input pin \"Address\[1\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[2\] " "No output dependent on input pin \"Address\[2\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[3\] " "No output dependent on input pin \"Address\[3\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[4\] " "No output dependent on input pin \"Address\[4\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[0\] " "No output dependent on input pin \"DataIn\[0\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|DataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[1\] " "No output dependent on input pin \"DataIn\[1\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|DataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[2\] " "No output dependent on input pin \"DataIn\[2\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|DataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[3\] " "No output dependent on input pin \"DataIn\[3\]\"" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab8/Part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671134354667 "|part1|DataIn[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671134354667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671134354667 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671134354667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671134354667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671134354677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 02:59:14 2022 " "Processing ended: Fri Dec 16 02:59:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671134354677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671134354677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671134354677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671134354677 ""}
