<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>
defines: 
time_elapsed: 1.072s
ram usage: 36636 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvixae67c/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:8</a>: No timescale set for &#34;sram&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:8</a>: Compile module &#34;work@sram&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:8</a>: Top level module &#34;work@sram&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpvixae67c/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sram
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvixae67c/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvixae67c/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sram)
 |vpiName:work@sram
 |uhdmallPackages:
 \_package: builtin, parent:work@sram
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sram, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>, line:8, parent:work@sram
   |vpiDefName:work@sram
   |vpiFullName:work@sram
   |vpiProcess:
   \_always: , line:30
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:30
       |vpiCondition:
       \_operation: , line:30
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (i_clk), line:30
           |vpiName:i_clk
           |vpiFullName:work@sram.i_clk
       |vpiStmt:
       \_begin: , line:31
         |vpiFullName:work@sram
         |vpiStmt:
         \_if_else: , line:33
           |vpiCondition:
           \_ref_obj: (i_write), line:33
             |vpiName:i_write
             |vpiFullName:work@sram.i_write
           |vpiStmt:
           \_begin: , line:33
             |vpiFullName:work@sram
             |vpiStmt:
             \_assignment: , line:35
               |vpiLhs:
               \_bit_select: (memory_array), line:35
                 |vpiName:memory_array
                 |vpiFullName:work@sram.memory_array
                 |vpiIndex:
                 \_ref_obj: (i_addr), line:35
                   |vpiName:i_addr
               |vpiRhs:
               \_ref_obj: (i_data), line:35
                 |vpiName:i_data
                 |vpiFullName:work@sram.i_data
           |vpiElseStmt:
           \_begin: , line:36
             |vpiFullName:work@sram
             |vpiStmt:
             \_assignment: , line:38
               |vpiLhs:
               \_ref_obj: (o_data), line:38
                 |vpiName:o_data
                 |vpiFullName:work@sram.o_data
               |vpiRhs:
               \_bit_select: (memory_array), line:38
                 |vpiName:memory_array
                 |vpiFullName:work@sram.memory_array
                 |vpiIndex:
                 \_ref_obj: (i_addr), line:38
                   |vpiName:i_addr
   |vpiPort:
   \_port: (i_clk), line:16
     |vpiName:i_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_clk), line:16
         |vpiName:i_clk
         |vpiFullName:work@sram.i_clk
         |vpiNetType:1
   |vpiPort:
   \_port: (i_addr), line:17
     |vpiName:i_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_addr), line:17
         |vpiName:i_addr
         |vpiFullName:work@sram.i_addr
         |vpiNetType:1
   |vpiPort:
   \_port: (i_write), line:19
     |vpiName:i_write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_write), line:19
         |vpiName:i_write
         |vpiFullName:work@sram.i_write
         |vpiNetType:1
   |vpiPort:
   \_port: (i_data), line:21
     |vpiName:i_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_data), line:21
         |vpiName:i_data
         |vpiFullName:work@sram.i_data
         |vpiNetType:1
   |vpiPort:
   \_port: (o_data), line:23
     |vpiName:o_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_data), line:23
         |vpiName:o_data
         |vpiFullName:work@sram.o_data
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (i_clk), line:16
   |vpiNet:
   \_logic_net: (i_addr), line:17
   |vpiNet:
   \_logic_net: (i_write), line:19
   |vpiNet:
   \_logic_net: (i_data), line:21
   |vpiNet:
   \_logic_net: (o_data), line:23
   |vpiNet:
   \_logic_net: (memory_array), line:27
     |vpiName:memory_array
     |vpiFullName:work@sram.memory_array
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (ADDR_WIDTH), line:10
       |vpiName:ADDR_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:12
     |vpiRhs:
     \_constant: , line:12
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_WIDTH), line:12
       |vpiName:DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:7
       |vpiDecompile:256
       |vpiSize:32
       |INT:256
     |vpiLhs:
     \_parameter: (DEPTH), line:14
       |vpiName:DEPTH
   |vpiParameter:
   \_parameter: (ADDR_WIDTH), line:10
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:12
   |vpiParameter:
   \_parameter: (DEPTH), line:14
 |uhdmtopModules:
 \_module: work@sram (work@sram), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>, line:8
   |vpiDefName:work@sram
   |vpiName:work@sram
   |vpiPort:
   \_port: (i_clk), line:16, parent:work@sram
     |vpiName:i_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_clk), line:16, parent:work@sram
         |vpiName:i_clk
         |vpiFullName:work@sram.i_clk
         |vpiNetType:1
   |vpiPort:
   \_port: (i_addr), line:17, parent:work@sram
     |vpiName:i_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_addr), line:17, parent:work@sram
         |vpiName:i_addr
         |vpiFullName:work@sram.i_addr
         |vpiNetType:1
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (i_write), line:19, parent:work@sram
     |vpiName:i_write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_write), line:19, parent:work@sram
         |vpiName:i_write
         |vpiFullName:work@sram.i_write
         |vpiNetType:1
   |vpiPort:
   \_port: (i_data), line:21, parent:work@sram
     |vpiName:i_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i_data), line:21, parent:work@sram
         |vpiName:i_data
         |vpiFullName:work@sram.i_data
         |vpiNetType:1
         |vpiRange:
         \_range: , line:21
           |vpiLeftRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (o_data), line:23, parent:work@sram
     |vpiName:o_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_data), line:23, parent:work@sram
         |vpiName:o_data
         |vpiFullName:work@sram.o_data
         |vpiNetType:48
         |vpiRange:
         \_range: , line:23
           |vpiLeftRange:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (i_clk), line:16, parent:work@sram
   |vpiNet:
   \_logic_net: (i_addr), line:17, parent:work@sram
   |vpiNet:
   \_logic_net: (i_write), line:19, parent:work@sram
   |vpiNet:
   \_logic_net: (i_data), line:21, parent:work@sram
   |vpiNet:
   \_logic_net: (o_data), line:23, parent:work@sram
   |vpiArrayNet:
   \_array_net: (memory_array), line:27, parent:work@sram
     |vpiName:memory_array
     |vpiFullName:work@sram.memory_array
     |vpiNet:
     \_logic_net: , parent:memory_array
       |vpiFullName:work@sram.memory_array
       |vpiNetType:48
       |vpiRange:
       \_range: , line:27
         |vpiLeftRange:
         \_constant: , line:27
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:27
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:27
       |vpiLeftRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:255
         |vpiSize:32
         |INT:255
   |vpiParameter:
   \_parameter: (ADDR_WIDTH), line:10
     |vpiName:ADDR_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:12
     |vpiName:DATA_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (DEPTH), line:14
     |vpiName:DEPTH
     |INT:256
Object: \work_sram of type 3000
Object: \work_sram of type 32
Object: \i_clk of type 44
Object: \i_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i_write of type 44
Object: \i_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ADDR_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \DEPTH of type 41
Object: \i_clk of type 36
Object: \i_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i_write of type 36
Object: \i_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_sram of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \i_clk of type 608
Object:  of type 4
Object:  of type 23
Object: \i_write of type 608
Object:  of type 4
Object:  of type 3
Object: \memory_array of type 106
Object: \i_addr of type 608
Object: \i_data of type 608
Object:  of type 4
Object:  of type 3
Object: \o_data of type 608
Object: \memory_array of type 106
Object: \i_addr of type 608
Object: \ADDR_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \DEPTH of type 41
Object:  of type 40
Object: \ADDR_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \DATA_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \DEPTH of type 41
Object:  of type 7
Object: \i_clk of type 36
Object: \i_addr of type 36
Object: \i_write of type 36
Object: \i_data of type 36
Object: \o_data of type 36
Object: \memory_array of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sram&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e7bb0] str=&#39;\work_sram&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:16</a>.0-16.0&gt; [0x20fb480] str=&#39;\i_clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fb890] str=&#39;\i_addr&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fba80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fbfc0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fc1b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:19</a>.0-19.0&gt; [0x20fbdf0] str=&#39;\i_write&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc3d0] str=&#39;\i_data&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc4f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc850] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fca10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fc6b0] str=&#39;\o_data&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fcbd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fcf10] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fd0d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:10</a>.0-10.0&gt; [0x20fd3b0] str=&#39;\ADDR_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:10</a>.0-10.0&gt; [0x20fd830] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:12</a>.0-12.0&gt; [0x20fd950] str=&#39;\DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:12</a>.0-12.0&gt; [0x20fd4d0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:14</a>.0-14.0&gt; [0x2101320] str=&#39;\DEPTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:14</a>.0-14.0&gt; [0x21014a0] bits=&#39;00000000000000000000000100000000&#39;(32) range=[31:0] int=256
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fe1f0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fde90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fe430] str=&#39;\i_clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fdb70]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:31</a>.0-31.0&gt; [0x20fe550]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fe670]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fe7f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fe9d0] str=&#39;\i_write&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fed20]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fee40] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100430]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fefc0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x20ff2f0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x20ff7e0] str=&#39;\memory_array&#39;
                          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x2100110]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x20ffd30] str=&#39;\i_addr&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x21002b0] str=&#39;\i_data&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100550]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100670]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2101170]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:36</a>.0-36.0&gt; [0x2100790]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x21008b0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100a70] str=&#39;\o_data&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100c70] str=&#39;\memory_array&#39;
                          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100fd0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100dd0] str=&#39;\i_addr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:27</a>.0-27.0&gt; [0x20fd650] str=&#39;\memory_array&#39; reg
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e7bb0] str=&#39;\work_sram&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:16</a>.0-16.0&gt; [0x20fb480] str=&#39;\i_clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fb890] str=&#39;\i_addr&#39; input basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fba80] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fbfc0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&gt; [0x20fc1b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:19</a>.0-19.0&gt; [0x20fbdf0] str=&#39;\i_write&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc3d0] str=&#39;\i_data&#39; input basic_prep port=4 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc4f0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fc850] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&gt; [0x20fca10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fc6b0] str=&#39;\o_data&#39; output reg basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fcbd0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fcf10] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&gt; [0x20fd0d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:10</a>.0-10.0&gt; [0x20fd3b0] str=&#39;\ADDR_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:10</a>.0-10.0&gt; [0x20fd830] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:12</a>.0-12.0&gt; [0x20fd950] str=&#39;\DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:12</a>.0-12.0&gt; [0x20fd4d0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:14</a>.0-14.0&gt; [0x2101320] str=&#39;\DEPTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:14</a>.0-14.0&gt; [0x21014a0] bits=&#39;00000000000000000000000100000000&#39;(32) basic_prep range=[31:0] int=256
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fe1f0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fde90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fe430 -&gt; 0x20fb480] str=&#39;\i_clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&gt; [0x20fdb70] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:31</a>.0-31.0&gt; [0x20fe550] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fe670] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fe7f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fe9d0 -&gt; 0x20fbdf0] str=&#39;\i_write&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fed20] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20fee40] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100430] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:33</a>.0-33.0&gt; [0x20fefc0] basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x20ff2f0] basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107b40] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107c60 -&gt; 0x2109280] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1&#39; basic_prep
                          AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107df0] basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107f10] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x21089f0 -&gt; 0x20fb890] str=&#39;\i_addr&#39; basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2108b10] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2108c30 -&gt; 0x20ff4c0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2&#39; basic_prep
                          AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2108dc0] basic_prep
                            AST_BIT_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2106940] basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2106a60] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x2106b80 -&gt; 0x20fc3d0] str=&#39;\i_data&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x2106ca0 -&gt; 0x20fb890] str=&#39;\i_addr&#39; basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2106dc0] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x2106fe0 -&gt; 0x20fd650] str=&#39;\memory_array&#39; basic_prep
                          AST_BIT_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107100] basic_prep
                            AST_BIT_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107220] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>.0-35.0&gt; [0x2107340 -&gt; 0x20fd650] str=&#39;\memory_array&#39; basic_prep
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107460] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2107580 -&gt; 0x2109280] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x21076a0 -&gt; 0x20ff4c0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100550] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2100670] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2101170] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:36</a>.0-36.0&gt; [0x2100790] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x21008b0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100a70 -&gt; 0x20fc6b0] str=&#39;\o_data&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100c70 -&gt; 0x20fd650] str=&#39;\memory_array&#39; basic_prep
                          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100fd0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:38</a>.0-38.0&gt; [0x2100dd0 -&gt; 0x20fb890] str=&#39;\i_addr&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:27</a>.0-27.0&gt; [0x20fd650] str=&#39;\memory_array&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2109280] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x210afd0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2109090] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2109660] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x210a8f0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x20ff4c0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x210c670] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2108860] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2106780] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&gt; [0x2109df0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sram

2.2. Analyzing design hierarchy..
Top module:  \work_sram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3 in module work_sram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
     1/4: $1\memory_array[0:0]
     2/4: $1$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2[0:0]$7
     3/4: $1$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1[0:0]$6
     4/4: $1\o_data[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_sram.\o_data&#39; using process `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
  created $dff cell `$procdff$27&#39; with positive edge clock.
Creating register for signal `\work_sram.\memory_array&#39; using process `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
  created $dff cell `$procdff$28&#39; with positive edge clock.
Creating register for signal `\work_sram.$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1&#39; using process `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
  created $dff cell `$procdff$29&#39; with positive edge clock.
Creating register for signal `\work_sram.$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2&#39; using process `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
  created $dff cell `$procdff$30&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
Removing empty process `work_sram.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>$3&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sram..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sram ===

   Number of wires:                 31
   Number of wire bits:             87
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $dff                            4
     $mux                            4
     $not                            1
     $or                             1
     $shiftx                         1
     $shl                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_sram..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sram&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;ADDR_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
        &#34;DATA_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
        &#34;DEPTH&#34;: &#34;00000000000000000000000100000000&#34;
      },
      &#34;ports&#34;: {
        &#34;i_clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;i_addr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        &#34;i_write&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;i_data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        &#34;o_data&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 20, 21, 22, 23, 24, 25, 26, 27 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;B&#34;: [ 29 ],
            &#34;Y&#34;: [ 30 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19 ],
            &#34;Y&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 39 ],
            &#34;Y&#34;: [ 29 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 30 ],
            &#34;B&#34;: [ 40 ],
            &#34;Y&#34;: [ 41 ]
          }
        },
        &#34;$procdff$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 42, 43, 44, 45, 46, 47, 48, 49 ],
            &#34;Q&#34;: [ 20, 21, 22, 23, 24, 25, 26, 27 ]
          }
        },
        &#34;$procdff$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 50 ],
            &#34;Q&#34;: [ 28 ]
          }
        },
        &#34;$procdff$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 51 ]
          }
        },
        &#34;$procdff$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 52 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;B&#34;: [ 41 ],
            &#34;S&#34;: [ 11 ],
            &#34;Y&#34;: [ 50 ]
          }
        },
        &#34;$procmux$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 52 ],
            &#34;B&#34;: [ 40 ],
            &#34;S&#34;: [ 11 ],
            &#34;Y&#34;: [ 53 ]
          }
        },
        &#34;$procmux$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 51 ],
            &#34;B&#34;: [ 39 ],
            &#34;S&#34;: [ 11 ],
            &#34;Y&#34;: [ 54 ]
          }
        },
        &#34;$procmux$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 55, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ 20, 21, 22, 23, 24, 25, 26, 27 ],
            &#34;S&#34;: [ 11 ],
            &#34;Y&#34;: [ 42, 43, 44, 45, 46, 47, 48, 49 ]
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shiftx&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;B&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
            &#34;Y&#34;: [ 55 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ],
            &#34;B&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
            &#34;Y&#34;: [ 40, 56, 57, 58, 59, 60, 61, 62 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
            &#34;Y&#34;: [ 39 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2[0:0]$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0\\memory_array[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0\\o_data[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44, 45, 46, 47, 48, 49 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2[0:0]$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1[0:0]$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1\\memory_array[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1\\o_data[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44, 45, 46, 47, 48, 49 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$data$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 52 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$mask$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:35</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 51 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$23_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44, 45, 46, 47, 48, 49 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$26_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 55 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 40, 56, 57, 58, 59, 60, 61, 62 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 39 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34;
          }
        },
        &#34;i_addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&#34;
          }
        },
        &#34;i_clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:16</a>.0-16.0&#34;
          }
        },
        &#34;i_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&#34;
          }
        },
        &#34;i_write&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:19</a>.0-19.0&#34;
          }
        },
        &#34;memory_array&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:27</a>.0-27.0&#34;
          }
        },
        &#34;o_data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20, 21, 22, 23, 24, 25, 26, 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sram&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sram(i_clk, i_addr, i_write, i_data, o_data);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire [7:0] _03_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:30</a>.0-30.0&#34; *)
  wire [7:0] _07_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire [7:0] _09_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  reg _10_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  reg _11_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire [7:0] _20_;
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire [7:0] _23_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *)
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:17</a>.0-17.0&#34; *)
  input [7:0] i_addr;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:16</a>.0-16.0&#34; *)
  input i_clk;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:21</a>.0-21.0&#34; *)
  input [7:0] i_data;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:19</a>.0-19.0&#34; *)
  input i_write;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:27</a>.0-27.0&#34; *)
  reg memory_array;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:23</a>.0-23.0&#34; *)
  output [7:0] o_data;
  reg [7:0] o_data;
  assign _08_ = memory_array &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) _12_;
  assign _09_ = 8&#39;h1 &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) i_data;
  assign _12_ = ~ (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) _24_;
  assign _13_ = _08_ | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) _23_[0];
  always @(posedge i_clk)
      o_data &lt;= _20_;
  always @(posedge i_clk)
      memory_array &lt;= _14_;
  always @(posedge i_clk)
      _11_ &lt;= 1&#39;hx;
  always @(posedge i_clk)
      _10_ &lt;= 1&#39;hx;
  assign _14_ = _15_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _13_ : memory_array;
  assign _16_ = _17_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _23_[0] : _10_;
  assign _18_ = _19_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _24_ : _11_;
  assign _20_ = _21_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) o_data : { 7&#39;h00, _22_ };
  wire [0:0] _40_ = memory_array;
  assign _22_ = _40_[i_addr +: 1];
  assign _23_ = _09_ &lt;&lt; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) i_addr;
  assign _24_ = 8&#39;h1 &lt;&lt; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v:0</a>.0-0.0&#34; *) i_addr;
  assign _00_ = _04_;
  assign _01_ = _05_;
  assign _02_ = _06_;
  assign _03_ = _07_;
  assign _15_ = i_write;
  assign _06_ = _14_;
  assign _17_ = i_write;
  assign _04_ = _16_;
  assign _19_ = i_write;
  assign _05_ = _18_;
  assign _21_ = i_write;
  assign _07_ = _20_;
endmodule

End of script. Logfile hash: 7763094681, CPU: user 0.02s system 0.00s, MEM: 15.07 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>