# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V \
    op interface \
    ports { data_V_address0 { O 13 vector } data_V_ce0 { O 1 bit } data_V_q0 { I 32 vector } data_V_address1 { O 13 vector } data_V_ce1 { O 1 bit } data_V_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name data_V1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V1 \
    op interface \
    ports { data_V1_address0 { O 13 vector } data_V1_ce0 { O 1 bit } data_V1_q0 { I 32 vector } data_V1_address1 { O 13 vector } data_V1_ce1 { O 1 bit } data_V1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name data_V2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V2 \
    op interface \
    ports { data_V2_address0 { O 13 vector } data_V2_ce0 { O 1 bit } data_V2_q0 { I 32 vector } data_V2_address1 { O 13 vector } data_V2_ce1 { O 1 bit } data_V2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name data_V3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V3 \
    op interface \
    ports { data_V3_address0 { O 13 vector } data_V3_ce0 { O 1 bit } data_V3_q0 { I 32 vector } data_V3_address1 { O 13 vector } data_V3_ce1 { O 1 bit } data_V3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name data_V4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V4 \
    op interface \
    ports { data_V4_address0 { O 13 vector } data_V4_ce0 { O 1 bit } data_V4_q0 { I 32 vector } data_V4_address1 { O 13 vector } data_V4_ce1 { O 1 bit } data_V4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name data_V5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V5 \
    op interface \
    ports { data_V5_address0 { O 13 vector } data_V5_ce0 { O 1 bit } data_V5_q0 { I 32 vector } data_V5_address1 { O 13 vector } data_V5_ce1 { O 1 bit } data_V5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name data_V6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V6 \
    op interface \
    ports { data_V6_address0 { O 13 vector } data_V6_ce0 { O 1 bit } data_V6_q0 { I 32 vector } data_V6_address1 { O 13 vector } data_V6_ce1 { O 1 bit } data_V6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name data_V7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V7 \
    op interface \
    ports { data_V7_address0 { O 13 vector } data_V7_ce0 { O 1 bit } data_V7_q0 { I 32 vector } data_V7_address1 { O 13 vector } data_V7_ce1 { O 1 bit } data_V7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name data_V8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V8 \
    op interface \
    ports { data_V8_address0 { O 13 vector } data_V8_ce0 { O 1 bit } data_V8_q0 { I 32 vector } data_V8_address1 { O 13 vector } data_V8_ce1 { O 1 bit } data_V8_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name data_V9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V9 \
    op interface \
    ports { data_V9_address0 { O 13 vector } data_V9_ce0 { O 1 bit } data_V9_q0 { I 32 vector } data_V9_address1 { O 13 vector } data_V9_ce1 { O 1 bit } data_V9_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name data_V10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V10 \
    op interface \
    ports { data_V10_address0 { O 13 vector } data_V10_ce0 { O 1 bit } data_V10_q0 { I 32 vector } data_V10_address1 { O 13 vector } data_V10_ce1 { O 1 bit } data_V10_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name data_V11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V11 \
    op interface \
    ports { data_V11_address0 { O 13 vector } data_V11_ce0 { O 1 bit } data_V11_q0 { I 32 vector } data_V11_address1 { O 13 vector } data_V11_ce1 { O 1 bit } data_V11_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name data_V12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V12 \
    op interface \
    ports { data_V12_address0 { O 13 vector } data_V12_ce0 { O 1 bit } data_V12_q0 { I 32 vector } data_V12_address1 { O 13 vector } data_V12_ce1 { O 1 bit } data_V12_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name data_V13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V13 \
    op interface \
    ports { data_V13_address0 { O 13 vector } data_V13_ce0 { O 1 bit } data_V13_q0 { I 32 vector } data_V13_address1 { O 13 vector } data_V13_ce1 { O 1 bit } data_V13_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name data_V14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V14 \
    op interface \
    ports { data_V14_address0 { O 13 vector } data_V14_ce0 { O 1 bit } data_V14_q0 { I 32 vector } data_V14_address1 { O 13 vector } data_V14_ce1 { O 1 bit } data_V14_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name data_V15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V15 \
    op interface \
    ports { data_V15_address0 { O 13 vector } data_V15_ce0 { O 1 bit } data_V15_q0 { I 32 vector } data_V15_address1 { O 13 vector } data_V15_ce1 { O 1 bit } data_V15_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name data_V16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V16 \
    op interface \
    ports { data_V16_address0 { O 13 vector } data_V16_ce0 { O 1 bit } data_V16_q0 { I 32 vector } data_V16_address1 { O 13 vector } data_V16_ce1 { O 1 bit } data_V16_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name data_V17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V17 \
    op interface \
    ports { data_V17_address0 { O 13 vector } data_V17_ce0 { O 1 bit } data_V17_q0 { I 32 vector } data_V17_address1 { O 13 vector } data_V17_ce1 { O 1 bit } data_V17_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name data_V18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V18 \
    op interface \
    ports { data_V18_address0 { O 13 vector } data_V18_ce0 { O 1 bit } data_V18_q0 { I 32 vector } data_V18_address1 { O 13 vector } data_V18_ce1 { O 1 bit } data_V18_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name data_V19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V19 \
    op interface \
    ports { data_V19_address0 { O 13 vector } data_V19_ce0 { O 1 bit } data_V19_q0 { I 32 vector } data_V19_address1 { O 13 vector } data_V19_ce1 { O 1 bit } data_V19_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name data_V20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V20 \
    op interface \
    ports { data_V20_address0 { O 13 vector } data_V20_ce0 { O 1 bit } data_V20_q0 { I 32 vector } data_V20_address1 { O 13 vector } data_V20_ce1 { O 1 bit } data_V20_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name data_V21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V21 \
    op interface \
    ports { data_V21_address0 { O 13 vector } data_V21_ce0 { O 1 bit } data_V21_q0 { I 32 vector } data_V21_address1 { O 13 vector } data_V21_ce1 { O 1 bit } data_V21_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name data_V22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V22 \
    op interface \
    ports { data_V22_address0 { O 13 vector } data_V22_ce0 { O 1 bit } data_V22_q0 { I 32 vector } data_V22_address1 { O 13 vector } data_V22_ce1 { O 1 bit } data_V22_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name data_V23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V23 \
    op interface \
    ports { data_V23_address0 { O 13 vector } data_V23_ce0 { O 1 bit } data_V23_q0 { I 32 vector } data_V23_address1 { O 13 vector } data_V23_ce1 { O 1 bit } data_V23_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name data_V24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V24 \
    op interface \
    ports { data_V24_address0 { O 13 vector } data_V24_ce0 { O 1 bit } data_V24_q0 { I 32 vector } data_V24_address1 { O 13 vector } data_V24_ce1 { O 1 bit } data_V24_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name data_V25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V25 \
    op interface \
    ports { data_V25_address0 { O 13 vector } data_V25_ce0 { O 1 bit } data_V25_q0 { I 32 vector } data_V25_address1 { O 13 vector } data_V25_ce1 { O 1 bit } data_V25_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name data_V26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V26 \
    op interface \
    ports { data_V26_address0 { O 13 vector } data_V26_ce0 { O 1 bit } data_V26_q0 { I 32 vector } data_V26_address1 { O 13 vector } data_V26_ce1 { O 1 bit } data_V26_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name data_V27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V27 \
    op interface \
    ports { data_V27_address0 { O 13 vector } data_V27_ce0 { O 1 bit } data_V27_q0 { I 32 vector } data_V27_address1 { O 13 vector } data_V27_ce1 { O 1 bit } data_V27_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name data_V28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V28 \
    op interface \
    ports { data_V28_address0 { O 13 vector } data_V28_ce0 { O 1 bit } data_V28_q0 { I 32 vector } data_V28_address1 { O 13 vector } data_V28_ce1 { O 1 bit } data_V28_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name data_V29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename data_V29 \
    op interface \
    ports { data_V29_address0 { O 13 vector } data_V29_ce0 { O 1 bit } data_V29_q0 { I 32 vector } data_V29_address1 { O 13 vector } data_V29_ce1 { O 1 bit } data_V29_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_V29'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name data_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_offset \
    op interface \
    ports { data_V_offset { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name data_V_offset1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_offset1 \
    op interface \
    ports { data_V_offset1 { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


