

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 22:56:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       base_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      785|      785|  7.850 us|  7.850 us|  786|  786|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop          |      784|      784|        98|          -|          -|     8|        no|
        | + dot_product_loop  |       96|       96|        12|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     455|   1042|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     621|   1201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_6_no_dsp_1_U2  |facc_32ns_32ns_1ns_32_6_no_dsp_1  |        0|   0|  312|  721|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1     |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|  143|  321|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                  |        0|   3|  455| 1042|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_152_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln14_fu_167_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln8_fu_124_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln12_fu_177_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln14_fu_183_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln8_fu_146_p2   |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          26|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  65|         15|    1|         15|
    |i_reg_87     |   9|          2|    4|          8|
    |j_reg_98     |   9|          2|    4|          8|
    |sum_reg_109  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  92|         21|   41|         95|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |M_load_reg_254     |  32|   0|   32|          0|
    |V_In_load_reg_249  |  32|   0|   32|          0|
    |add_ln12_reg_226   |   4|   0|    4|          0|
    |add_ln8_reg_208    |   4|   0|    4|          0|
    |ap_CS_fsm          |  14|   0|   14|          0|
    |i_reg_87           |   4|   0|    4|          0|
    |icmp_ln14_reg_244  |   1|   0|    1|          0|
    |j_reg_98           |   4|   0|    4|          0|
    |mul_reg_269        |  32|   0|   32|          0|
    |sum_reg_109        |  32|   0|   32|          0|
    |tmp_cast_reg_218   |   3|   0|    6|          3|
    |zext_ln8_reg_213   |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              | 166|   0|  229|         63|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  matrix_vector|  return value|
|M_address0      |  out|    6|   ap_memory|              M|         array|
|M_ce0           |  out|    1|   ap_memory|              M|         array|
|M_q0            |   in|   32|   ap_memory|              M|         array|
|V_In_address0   |  out|    3|   ap_memory|           V_In|         array|
|V_In_ce0        |  out|    1|   ap_memory|           V_In|         array|
|V_In_q0         |   in|   32|   ap_memory|           V_In|         array|
|V_Out_address0  |  out|    3|   ap_memory|          V_Out|         array|
|V_Out_ce0       |  out|    1|   ap_memory|          V_Out|         array|
|V_Out_we0       |  out|    1|   ap_memory|          V_Out|         array|
|V_Out_d0        |  out|   32|   ap_memory|          V_Out|         array|
+----------------+-----+-----+------------+---------------+--------------+

