$date
	Tue Oct 05 20:06:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_delay_tb $end
$var wire 64 ! o_Dout [63:0] $end
$var reg 16 " i_Din [15:0] $end
$var reg 1 # i_clk $end
$var reg 1 $ i_rst $end
$scope module uut $end
$var wire 64 % data_scale [63:0] $end
$var wire 16 & i_Din [15:0] $end
$var wire 1 # i_clk $end
$var wire 1 $ i_rst $end
$var reg 64 ' o_Dout [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
bx "
bx !
$end
#1000
b11010100100100 "
b11010100100100 &
1#
#2000
0#
#3000
b101111010000001 "
b101111010000001 &
1#
#4000
0#
#5000
b1101011000001001 "
b1101011000001001 &
1$
1#
#6000
0#
#7000
b101011001100011 "
b101011001100011 &
1#
#8000
0#
#9000
b111101100001101 "
b111101100001101 &
1#
#10000
0#
#11000
b1001100110001101 "
b1001100110001101 &
1#
#12000
0#
#13000
b1000010001100101 "
b1000010001100101 &
1#
#14000
0#
#15000
1#
