<annotationInfo>
<item  id="15" filename="ddr_to_axis_reader.cpp" linenumber="18" name="buffer" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="23" filename="ddr_to_axis_reader.cpp" linenumber="34" name="inner_index_V_2" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="inner_index_V_2_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="24" filename="ddr_to_axis_reader.cpp" linenumber="37" name="tmp" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="25" filename="ddr_to_axis_reader.cpp" linenumber="37" name="tmp_cast3" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_1_fu_262_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="26" filename="ddr_to_axis_reader.cpp" linenumber="37" name="tmp_cast" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_cast_fu_258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="27" filename="ddr_to_axis_reader.cpp" linenumber="37" name="tmp_1" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_1_fu_262_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="28" filename="ddr_to_axis_reader.cpp" linenumber="37" name="offset_cast" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="offset1_reg_200" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="33" filename="ddr_to_axis_reader.cpp" linenumber="38" name="exitcond" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="exitcond_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="35" filename="ddr_to_axis_reader.cpp" linenumber="38" name="i_1" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="i_1_fu_284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="38" filename="ddr_to_axis_reader.cpp" linenumber="40" name="tmp_5" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_5_fu_290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="62" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_7" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_7_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="64" filename="ddr_to_axis_reader.cpp" linenumber="41" name="j_1" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="j_1_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="69" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_8" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_8_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="70" filename="ddr_to_axis_reader.cpp" linenumber="41" name="gepindex_cast" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="gepindex_cast_fu_386_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="71" filename="ddr_to_axis_reader.cpp" linenumber="41" name="gepindex2_cast" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="gepindex2_cast_fu_396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="74" filename="ddr_to_axis_reader.cpp" linenumber="41" name="start_pos" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="start_pos_fu_401_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="75" filename="ddr_to_axis_reader.cpp" linenumber="41" name="end_pos" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="end_pos_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="76" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_10" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_10_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="77" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_11" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_11_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="78" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_12" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_12_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="79" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_13" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_13_fu_428_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="80" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_14" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_14_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="81" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_15" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_15_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="82" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_16" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_16_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="83" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_17" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_17_fu_456_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="84" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_18" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_18_fu_464_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="85" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_19" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_19_fu_472_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="86" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_20" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_20_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="87" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_21" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_21_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="88" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_22" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_22_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="89" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_23" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_23_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="179" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="90" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_24" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_24_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="179" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="91" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_25" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_25_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="92" filename="ddr_to_axis_reader.cpp" linenumber="41" name="tmp_26" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_26_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="97" filename="ddr_to_axis_reader.cpp" linenumber="46" name="offset" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="offset_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="101" filename="ddr_to_axis_reader.cpp" linenumber="49" name="tmp_3" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_3_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="105" filename="ddr_to_axis_reader.cpp" linenumber="52" name="tmp_2" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_2_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="106" filename="ddr_to_axis_reader.cpp" linenumber="52" name="tmp_4" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_4_fu_326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
<item  id="110" filename="ddr_to_axis_reader.cpp" linenumber="54" name="tmp_6" contextFuncName="ddr_to_axis_reader" moduleName="ddr_to_axis_reader" rtlName="tmp_6_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/DDR_TO_AXIS_READER_VGA64"></item>
</annotationInfo>
