{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674485484196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674485484203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 20:21:24 2023 " "Processing started: Mon Jan 23 20:21:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674485484203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485484203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485484203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674485484512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674485484512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_counter " "Found entity 1: freq_counter" {  } { { "freq_counter.v" "" { Text "E:/github/line_follower/freq_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 adc_control.v(47) " "Verilog HDL Expression warning at adc_control.v(47): truncated literal to match 3 bits" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1674485491943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(115) " "Verilog HDL information at top.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674485491944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "E:/github/line_follower/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/github/line_follower/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(57) " "Verilog HDL information at uart.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "E:/github/line_follower/uart.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674485491949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "E:/github/line_follower/uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_color.v(20) " "Verilog HDL information at top_color.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "top_color.v" "" { Text "E:/github/line_follower/top_color.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674485491949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_color.v 1 1 " "Found 1 design units, including 1 entities, in source file top_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_color " "Found entity 1: top_color" {  } { { "top_color.v" "" { Text "E:/github/line_follower/top_color.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485491950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_frame adc_control.v(31) " "Verilog HDL Implicit Net warning at adc_control.v(31): created implicit net for \"data_frame\"" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch5 adc_control.v(32) " "Verilog HDL Implicit Net warning at adc_control.v(32): created implicit net for \"d_out_ch5\"" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch6 adc_control.v(33) " "Verilog HDL Implicit Net warning at adc_control.v(33): created implicit net for \"d_out_ch6\"" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch7 adc_control.v(34) " "Verilog HDL Implicit Net warning at adc_control.v(34): created implicit net for \"d_out_ch7\"" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(32) " "Verilog HDL Instantiation warning at top.v(32): instance has no name" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491950 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_color.v(6) " "Verilog HDL Instantiation warning at top_color.v(6): instance has no name" {  } { { "top_color.v" "" { Text "E:/github/line_follower/top_color.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(42) " "Verilog HDL Instantiation warning at top.v(42): instance has no name" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(60) " "Verilog HDL Instantiation warning at top.v(60): instance has no name" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(86) " "Verilog HDL Instantiation warning at top.v(86): instance has no name" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(16) " "Verilog HDL Instantiation warning at test.v(16): instance has no name" {  } { { "test.v" "" { Text "E:/github/line_follower/test.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1674485491958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674485491997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_index top.v(49) " "Verilog HDL or VHDL warning at top.v(49): object \"msg_index\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485491998 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_t top.v(51) " "Verilog HDL or VHDL warning at top.v(51): object \"node_t\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485491998 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_jndex top.v(54) " "Verilog HDL or VHDL warning at top.v(54): object \"msg_jndex\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485491998 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(174) " "Verilog HDL assignment warning at top.v(174): truncated value with size 32 to match size of target (5)" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492002 "|top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top.v(123) " "Verilog HDL Case Statement warning at top.v(123): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 123 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492005 "|top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top.v(188) " "Verilog HDL Case Statement warning at top.v(188): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 188 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492007 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 top.v(235) " "Verilog HDL assignment warning at top.v(235): truncated value with size 65 to match size of target (64)" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492008 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 top.v(237) " "Verilog HDL assignment warning at top.v(237): truncated value with size 65 to match size of target (64)" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492008 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 top.v(239) " "Verilog HDL assignment warning at top.v(239): truncated value with size 65 to match size of target (64)" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492009 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(240) " "Verilog HDL assignment warning at top.v(240): truncated value with size 32 to match size of target (2)" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492009 "|top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top.v(280) " "Verilog HDL Case Statement warning at top.v(280): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 280 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492010 "|top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top.v(119) " "Verilog HDL Case Statement warning at top.v(119): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 119 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492010 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.data_a 0 top.v(102) " "Net \"next_node.data_a\" at top.v(102) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674485492019 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.waddr_a\[0\] 0 top.v(102) " "Net \"next_node.waddr_a\[0\]\" at top.v(102) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674485492019 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.we_a 0 top.v(102) " "Net \"next_node.we_a\" at top.v(102) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/github/line_follower/top.v" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674485492019 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:comb_4 " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:comb_4\"" {  } { { "top.v" "comb_4" { Text "E:/github/line_follower/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485492090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_frame adc_control.v(31) " "Verilog HDL or VHDL warning at adc_control.v(31): object \"data_frame\" assigned a value but never read" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch5 adc_control.v(32) " "Verilog HDL or VHDL warning at adc_control.v(32): object \"d_out_ch5\" assigned a value but never read" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch6 adc_control.v(33) " "Verilog HDL or VHDL warning at adc_control.v(33): object \"d_out_ch6\" assigned a value but never read" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch7 adc_control.v(34) " "Verilog HDL or VHDL warning at adc_control.v(34): object \"d_out_ch7\" assigned a value but never read" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 adc_control.v(31) " "Verilog HDL assignment warning at adc_control.v(31): truncated value with size 2 to match size of target (1)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 adc_control.v(32) " "Verilog HDL assignment warning at adc_control.v(32): truncated value with size 12 to match size of target (1)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 adc_control.v(33) " "Verilog HDL assignment warning at adc_control.v(33): truncated value with size 12 to match size of target (1)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492093 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 adc_control.v(34) " "Verilog HDL assignment warning at adc_control.v(34): truncated value with size 12 to match size of target (1)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492094 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_control.v(53) " "Verilog HDL assignment warning at adc_control.v(53): truncated value with size 32 to match size of target (1)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492094 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_control.v(68) " "Verilog HDL assignment warning at adc_control.v(68): truncated value with size 32 to match size of target (3)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492094 "|top|adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_control.v(120) " "Verilog HDL assignment warning at adc_control.v(120): truncated value with size 32 to match size of target (4)" {  } { { "adc_control.v" "" { Text "E:/github/line_follower/adc_control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492094 "|top|adc_control:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_color top_color:comb_5 " "Elaborating entity \"top_color\" for hierarchy \"top_color:comb_5\"" {  } { { "top.v" "comb_5" { Text "E:/github/line_follower/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485492095 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top_color.v(23) " "Verilog HDL Case Statement warning at top_color.v(23): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top_color.v" "" { Text "E:/github/line_follower/top_color.v" 23 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492097 "|top|top_color:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_counter top_color:comb_5\|freq_counter:comb_3 " "Elaborating entity \"freq_counter\" for hierarchy \"top_color:comb_5\|freq_counter:comb_3\"" {  } { { "top_color.v" "comb_3" { Text "E:/github/line_follower/top_color.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485492098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freq_counter.v(27) " "Verilog HDL assignment warning at freq_counter.v(27): truncated value with size 32 to match size of target (8)" {  } { { "freq_counter.v" "" { Text "E:/github/line_follower/freq_counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492098 "|top|top_color:comb_6|freq_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:comb_6 " "Elaborating entity \"uart\" for hierarchy \"uart:comb_6\"" {  } { { "top.v" "comb_6" { Text "E:/github/line_follower/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485492099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(51) " "Verilog HDL assignment warning at uart.v(51): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "E:/github/line_follower/uart.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492101 "|top|uart:comb_5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart.v(59) " "Verilog HDL Case Statement warning at uart.v(59): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uart.v" "" { Text "E:/github/line_follower/uart.v" 59 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492101 "|top|uart:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_planner path_planner:comb_7 " "Elaborating entity \"path_planner\" for hierarchy \"path_planner:comb_7\"" {  } { { "top.v" "comb_7" { Text "E:/github/line_follower/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485492101 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "path_planner.v(126) " "Verilog HDL Case Statement warning at path_planner.v(126): can't check case statement for completeness because the case expression has too many possible states" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 126 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(301) " "Verilog HDL assignment warning at path_planner.v(301): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(304) " "Verilog HDL assignment warning at path_planner.v(304): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(307) " "Verilog HDL assignment warning at path_planner.v(307): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(310) " "Verilog HDL assignment warning at path_planner.v(310): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(313) " "Verilog HDL assignment warning at path_planner.v(313): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(316) " "Verilog HDL assignment warning at path_planner.v(316): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(319) " "Verilog HDL assignment warning at path_planner.v(319): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(322) " "Verilog HDL assignment warning at path_planner.v(322): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(325) " "Verilog HDL assignment warning at path_planner.v(325): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 path_planner.v(328) " "Verilog HDL assignment warning at path_planner.v(328): truncated value with size 32 to match size of target (2)" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "path_planner.v(107) " "Verilog HDL Case Statement warning at path_planner.v(107): can't check case statement for completeness because the case expression has too many possible states" {  } { { "path_planner.v" "" { Text "E:/github/line_follower/path_planner.v" 107 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 "|top|path_planner:comb_4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674485492135 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "path_planner:comb_7\|parent_rtl_0 " "Inferred RAM node \"path_planner:comb_7\|parent_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674485493913 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "next_node " "RAM logic \"next_node\" is uninferred due to inappropriate RAM size" {  } { { "top.v" "next_node" { Text "E:/github/line_follower/top.v" 102 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674485493914 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "path_planner:comb_7\|vis " "RAM logic \"path_planner:comb_7\|vis\" is uninferred due to inappropriate RAM size" {  } { { "path_planner.v" "vis" { Text "E:/github/line_follower/path_planner.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674485493914 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674485493914 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "path_planner:comb_7\|parent_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"path_planner:comb_7\|parent_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26 " "Parameter NUMWORDS_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674485496006 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674485496006 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674485496006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "path_planner:comb_7\|altsyncram:parent_rtl_0 " "Elaborated megafunction instantiation \"path_planner:comb_7\|altsyncram:parent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485496050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "path_planner:comb_7\|altsyncram:parent_rtl_0 " "Instantiated megafunction \"path_planner:comb_7\|altsyncram:parent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26 " "Parameter \"NUMWORDS_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674485496050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674485496050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksg1 " "Found entity 1: altsyncram_ksg1" {  } { { "db/altsyncram_ksg1.tdf" "" { Text "E:/github/line_follower/db/altsyncram_ksg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674485496091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485496091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674485497831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674485503182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/github/line_follower/output_files/top.map.smsg " "Generated suppressed messages file E:/github/line_follower/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485503308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674485503544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674485503544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5992 " "Implemented 5992 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674485503807 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674485503807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5933 " "Implemented 5933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674485503807 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674485503807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674485503807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674485503825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 23 20:21:43 2023 " "Processing ended: Mon Jan 23 20:21:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674485503825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674485503825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674485503825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674485503825 ""}
