// Seed: 485964333
module module_0 ();
  parameter id_1 = {-1 & 1{1}};
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9
) (
    input supply1 _id_0,
    input tri1 id_1,
    output wand id_2,
    output tri1 id_3,
    output supply0 id_4[1 'b0 : ~  id_0]
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout supply1 id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output tri id_1;
  assign id_1 = id_4 ^ 1;
  logic [-1 : -1 'b0] id_16;
  ;
  assign id_9 = -1;
  logic id_17;
endmodule
