__I/O__
__high_performance__
__Simulation_results__
__high-speed__
__embedded_systems__
__high-performance__
__on-chip__
__very_large__
__embedded_systems__.
__simulation_results__
__power_consumption__
__significantly_reduce__
__low-cost__
__execution_time__
__high_speed__
__low-power__
__significantly_reduces__
__signal_processing__
__fault_tolerance__
__speed_up__
__cost-effective__
__low_power__
__while_retaining__
__low_cost__
__shared_memory__
__without_sacrificing__
__test_data__
H.__264/AVC__
__worst-case__
__without_compromising__
__high-throughput__
__parallel_processing__
__system-level__
__speeding_up__
__input_and_output__
__main_memory__
__power_consumption__.
__FPGA-based__
__high_throughput__
__mapped_onto__
__parallel_computing__
__performance_improvement__
__design_methodology__
__highly_efficient__
__performance_degradation__
__parallel_algorithms__
__parallel_applications__
__front-end__
__speeds_up__
__power_management__
__significantly_reduced__
__functional_units__
__energy_savings__
__execution_time__.
__data_compression__
__garbage_collection__
__high-end__
__processing_elements__
__multi-core__
__memory_access__
__commercially_available__
__trade-off__
__fault_detection__
__low_complexity__
__embedded_system__
__coarse-grained__
__power_dissipation__
__performance_improvements__
__integrated_circuits__
__memory_accesses__
__test_patterns__
__input/output__
__embedded_systems__,
__floating-point__
__error_detection__
__test_sets__
__test_generation__
__tradeoffs_between__
__power_consumption__,
__MPEG-2__
__high_frequency__
__scientific_applications__
__improved_performance__
__fine-grain__
__fault_tolerant__
__computing_power__
__interconnection_networks__
__greatly_reduce__
__application_specific__
__fault_diagnosis__
__evaluation_shows__
__access_patterns__
__execution_times__
__fault_coverage__
__power-aware__
__thereby_reducing__
__flash_memory__
__trade-offs__
__on-board__
__computationally_intensive__
__slower_than__
__instruction_set__
__integrated_circuit__
__run_time__
__memory_usage__
__storage_space__
__High-speed__
__test_sequences__
__speed-up__
__timing_analysis__
__leakage_power__
__High_performance__
__test_vectors__
__32-bit__
__performance_results__
__algorithm_achieves__
__reconfigurable_hardware__
__effectively_reduce__
__error_correction__
__trade-offs_between__
__register_file__
__multiprocessor_systems__.
__massively_parallel__
__computational_cost__.
__computational_power__
__software-based__
__circuit_design__
__cycle_time__
__non-blocking__
__power_reduction__
__power_supply__
__physical_design__
__power_savings__
__CPU_time__
__design_space__
__design_techniques__
__Network-on-Chip__
__system_level__
__logic_synthesis__
__application_performance__
__memory_space__
__design_flow__
__computational_cost__
__high-density__
__integrated_circuits__.
__fixed-point__
__dynamic_reconfiguration__
__process_variations__
__supply_voltage__
__parallel_applications__.
__performance_gains__
__without_incurring__
__fault_simulation__
__virtual_memory__
__cache_misses__
__high_density__
__design_methodologies__
__significantly_higher__
__multiprocessor_systems__
__memory_requirements__
__high_performance__.
__hardware_resources__
__64-bit__
__Previous_approaches__
__embedded_applications__
__data_path__
__greatly_reduces__
__digital_signal_processing__
__gate-level__
__embedded_applications__.
__worst_case__
__matrix_multiplication__
__higher_performance__
__analog_circuits__
__flip-flops__
__hardware-based__
__code_size__
__fault_models__
__data-dependent__
__digital_systems__
__design_parameters__
__embedded_processors__
__register_allocation__
__digital_circuits__
__main_memory__.
__timing_constraints__.
__digital_circuits__.
__error_propagation__
__graphics_hardware__
__shared-memory__
__processing_power__
__high_performance__,
__low_overhead__
__High-performance__
__look-ahead__
__hardware_implementation__
__embedded_processors__.
__power-efficient__
__Low-power__
__variable-length__
__solution_quality__
__memory_hierarchy__
__area_overhead__
__8-bit__
__CMOS_technology__.
__high_efficiency__
__execution_time__,
__16-bit__
__sequential_circuits__
__parallel_processing__.
__benchmark_circuits__
__slow_down__
__VLSI_design__
__much_smaller__
__VLSI_circuits__.
__sequential_circuits__.
__real_applications__
__parallel_systems__
__mixed-signal__
__logic_circuits__
__significantly_reduced__.
__data_locality__
__fault_injection__
__combinational_circuits__
__low_cost__,
__test_coverage__
__significantly_increases__
__interconnection_network__
__significantly_lower__
__Results_demonstrate__
__fault_model__
__On-chip__
__clock_skew__
__Verilog__
__threshold_voltage__
__logic_gates__
__performance_improvement__.
__cost_effective__
__path-based__
__parallel_machines__
__benchmark_suite__
__intermediate_results__
__optimization_technique__
__storage_devices__
__Performance_results__
__VLSI_circuits__
__dynamic_voltage_scaling__
__process_variation__
__hardware_design__
__CMOS_technology__
__MIPS__
__parallel_computing__.
__low-cost__,
__branch_prediction__
__hardware_components__
__without_degrading__
__parallel_algorithm__
__Low_power__
__global_routing__
__several_hundred__
__low-overhead__
__I/O__.
__leakage_current__
__performance_degradation__.
__built-in_self-test__
__hardware_implementation__.
__parallel_computers__
__memory_size__
__parallel_computation__
__energy_reduction__
__storage_capacity__
__Embedded_systems__
__failure_rate__
__memory_bandwidth__
__dramatically_reduce__
__hardware/software__
__highly_reliable__
__JPEG_2000__
__flip-flop__
__voltage_scaling__
__Time_Warp__
__processing_units__
__address_space__
__clock_frequency__
__self-checking__
__greatly_reduced__
__computational_efficiency__.
__graphics_hardware__.
__off-chip__
__manufacturing_process__
__multi-mode__
__analog_circuits__.
__transient_faults__
__parallel_systems__.
__fault-free__
__bit_error_rate__
__data_layout__
__combinational_circuits__.
__program_execution__.
__I/O__,
__multiple_processors__
__SAT-based__
__shared_memory__.
__pseudo-random__
__memory_consumption__
__process_parameters__
__basic_blocks__
__Low-cost__
__parallel_computers__.
__Gigabit_Ethernet__
__asynchronous_circuits__
__near_optimal__
__read/write__
__dynamic_scheduling__
__dynamically_reconfigurable__
__computation_and_communication__
__highly_parallel__
__RLC__
__parallel_execution__
__parallel_architectures__.
__block_size__
__small_size__
__operating_conditions__
__architectural_features__
__binary_code__
__design_space_exploration__
__fault_coverage__.
__processor_architecture__
__propagation_delay__
__memory_allocation__
__greatly_improved__
__storage_requirements__
__power_estimation__
__coarse-grain__
__data_movement__
__single-chip__
__fixed-size__
__design_constraints__
__combinational_logic__
__interprocessor_communication__
__instruction_cache__
__performance_gain__
__test_generation__.
__defect_detection__
__power_efficiency__
__floating_point__
__critical_paths__
__energy_dissipation__
__chip_area__
__hardware_support__
__significantly_reducing__
__high-level_synthesis__
__sparse_matrix__
__packet_processing__
__compression_ratio__
__radio_frequency__
__timing_information__
__memory_references__
__compiler_optimizations__
__significantly_faster__
__power_dissipation__.
__read_and_write__
__Reed-Solomon__
__Field_Programmable_Gate_Arrays__
__cut_down__
__phase_noise__
__software_pipelining__
__crosstalk_noise__
__PC-based__
__transmission_line__
__design_automation__
__switching_activity__
__error-free__
__operating_conditions__.
__parallel_machines__.
__laid_out__
__cost_reduction__
__memory_requirement__
__parallel_architectures__
__signal_integrity__
__scan_chain__
__chip_multiprocessors__
__disk-based__
__SEU__
__data_reuse__
__clock_cycles__
__power_efficient__
__memory_systems__
__Run-time__
__buffer_insertion__
__greatly_increase__
__estimation_accuracy__
__random_testing__
__performance_issues__
__critical_sections__
__typically_require__
__parallel_simulation__
__reconfigurable_hardware__.
__proposed_technique__
__simulation_techniques__
__logic_circuits__.
__design_methodology__.
__building_block__
__input_vectors__
__multicore_processors__
__chip-level__
__easy_to_implement__,
__critical_path__
__bit-level__
__external_memory__
__effectively_reduces__
__L2_cache__
__accurately_predict__
__circuit_simulation__
__CAD_tools__
__IP_cores__
__design_approaches__
__dynamic_range__
__cryptographic_algorithms__
__computational_effort__
__measurement_results__
__Mbps__
__cell-based__
__execution_times__.
__memory_requirements__.
__reconfigurable_computing__
__orders_of_magnitude__
__functional_unit__
__processor_cores__
__embedded_processor__
__power_density__
__lines_of_code__
__process_variations__.
__trade_off__
__current-mode__
__multi-core_processors__
__silicon_area__
__distributed_shared_memory__
__string_matching__
__soft_errors__
__real-time_tasks__
__multi-processor__
__scheduling_techniques__
__application_performance__.
__memory_locations__
__path_delay__
__substantially_reduce__
__times_faster__
__streaming_applications__
__power_grid__
__extremely_high__
__data_cache__
__memory_accesses__.
__trade-offs__.
__streaming_applications__.
__wire_length__
__low-voltage__
__Dynamic_Voltage_Scaling__
__dramatically_reduces__
__idle_time__
__design_challenges__
__data_dependences__
__circuit_performance__
__fault_detection__.
__video_compression__
__FPGA_based__
__feature_size__
__test_programs__
__multiple_threads__
__speculative_execution__
__extremely_low__
__dedicated_hardware__
__design_flow__.
__array-based__
__compression_techniques__
__significantly_smaller__
__bits_per__
__reliability_analysis__
__highly_optimized__
__area_overhead__.
__control_signals__
__multiple-valued__
__typically_requires__
__circuit_design__.
__memory_modules__
__register_files__
__achieve_higher__
__communication_performance__
__low-energy__
__compression_algorithms__
__AMD__
__electronic_systems__
__logic_blocks__
__HW/SW__
__scheme_achieves__
__digital_systems__.
__drastically_reduces__
__trading_off__
__mixed-mode__
__cache_coherence__
__memory_cells__
__arrival_time__
__Power_consumption__
__cycle-accurate__
__data_paths__
__performance_parameters__
__multi-threading__
__real-time_embedded_systems__.
__greatly_reduced__.
__easy_to_implement__
__sampling_rate__
__cost_estimation__
__compression_scheme__
__distributed_memory__
__block_ciphers__
__extremely_fast__
__benchmark_programs__
__data_volume__
__Experimental_results_reveal__
__nano-scale__
__network_interface__
__coding_schemes__
__cache_memory__
__interconnect_delay__
__improves_performance__
__computational_effort__.
__BiCMOS__
__design_errors__
__thermal_management__
__design_space__.
__start-up__
__I/Os__
__functional_units__.
__High_speed__
__memory_architecture__
__fully_integrated__
__hardware_cost__
__feedback_loops__
__low-end__
__block_cipher__
__cache_lines__
__CMOS_circuits__
__data_migration__
__lock-based__
__divide-and-conquer__
__design_space_exploration__.
__benchmark_circuits__.
__algorithm_improves__
__task_graphs__
__Fast_Fourier_Transform__
__hardware_resources__.
__low_voltage__
__multi-phase__
__multi-tasking__
__hardware_architecture__
__large_size__
__an_FPGA-based__
__network-on-chip__
__failure_rates__
__previous_techniques__
__processing_speed__
__computing_platforms__
__dynamic_power__
__performance_loss__
__improved_performance__.
__network_processors__
__improve_performance__
__data_partitioning__
__BDD-based__
__computer_architectures__
__parameter_variations__
__instruction_scheduling__
__circuit_simulation__.
__control_logic__
__test_pattern_generation__
__memory_latency__
__Windows_XP__
__performance_requirements__.
__fault_localization__
__self-timed__
__secondary_storage__
__processor_design__
__technology_mapping__
__compression_algorithm__
__parallel_computation__.
__compression_ratios__
__mode_of_operation__
__parallel_machine__
__processor_core__
__significantly_impact__
__FIR_filter__
__data_dependence__
__local_memory__
__Myrinet__
__timing_analysis__.
__cache_performance__
__energy_savings__.
__communication_architecture__
__low_power__,
__parallel_processors__.
__CMOS_circuits__.
__drastically_reduce__
__data_parallelism__
__power_constraints__
__Book_reviews__.
__parallel_processors__
__benchmark_suite__.
__scan_chains__
__memory_operations__
__failure_modes__
__flash_memory__.
__high_complexity__
__self-test__
__hardware_designs__
__substantially_reduces__
__B-tree__
__static_timing_analysis__
__power_gating__
__power_analysis__
__parallel_architecture__
__multiple_cores__
__arithmetic_circuits__
__high-performance__,
__parallel_implementation__
__peak_power__
__processing_elements__.
__power_distribution__
__SAT_solver__
__power_reduction__.
__hardware_overhead__
__operating_point__
__random_numbers__
__Gb/s__
__Transactional_Memory__
__performance_benefits__
__processor_architectures__
__parallel_computations__
__spatial_locality__
__VLSI_design__.
__smart_cards__.
__master-slave__
__data_accesses__
__failure_analysis__
__design_criteria__
__many-core__
__chip_multiprocessors__.
__hardware_platform__
__high_voltage__
__disk_space__
__delay_faults__
__slows_down__
__Boolean_satisfiability__
__easily_implemented__
__Cost-effective__
__FPGA_implementation__
__branch_predictor__
__data-path__
__TFT-LCD__
__high_power__
__mapping_algorithm__
__code_coverage__
__transmission_lines__
__test_pattern__
__performance_analysis__,
__logic_functions__
__partitioning_algorithm__
__solution_quality__.
__analog_circuit__
__bit-serial__
__gate_sizing__
__dual-mode__
__performance_optimization__
__optimization_strategies__
__SoC_design__
__standard_cells__
__significantly_larger__
__load_imbalance__
__data_storage__.
__synthesis_method__
__optical_fiber__
__MOSFETs__
__parallel_I/O__
__cache_memories__
__bit-rate__
__total_power__
__requires_fewer__
__power_management__.
__storage_space__.
__clock_gating__
__instruction_sets__
__embedded_system__.
__memory_usage__.
__coherence_protocol__
__disk_I/O__
__high_speed__,
__chip_design__
__Experimental_data__
__deep_submicron__
__high_flexibility__
__algorithm_design__
__custom_hardware__
__battery_life__
__power_optimization__
__large_data__
__self-testing__
__lookup_table__
__partitioning_scheme__
__multi-core_processors__.
__software_implementation__
__delay_variation__
__performance_bottlenecks__
__address_translation__
__multiple_data__
__routing_resources__
__processing_unit__
__run_time__.
__storage_devices__.
__working_set__
__disk_drives__
__bit_rates__
__cache_miss__
__inter-layer__
__computational_load__
__network_processor__
__storage_device__
__a_10__
__coding_gain__
__low_energy__
__loop_nests__
__acceptable_performance__
__efficient_implementation__
__trades_off__
__too_expensive__
__processing_nodes__
__multiprocessor_system__
__placement_algorithm__
__failure_probability__
__RAMs__
__disk_access__
__memory_resources__
__memory_utilization__
__Field_Programmable_Gate_Array__
__high_temperature__
__main_memory__,
__processing_element__
__simulation_runs__
__circuit_delay__
__helps_reduce__
__processing_resources__
__achieve_high__
__single-threaded__
__value_prediction__
__power_constraints__.
__stream_cipher__
__computation_cost__
__block_sizes__
__access_latency__
__systolic_array__
__fault_recovery__
__context_switching__
__sequential_circuit__
__a_4__
__fine_grain__
__hardware_platforms__
__test_vector__
__SRAMs__
__communication_delays__
__interconnection_network__.
__computational_costs__
__signal_propagation__
__on-chip_interconnect__
__performance_improvements__.
__behavioral_synthesis__
__slowing_down__
__cluster_systems__
__SHA-1__
__memory_space__.
__computational_requirements__
__cache_size__
__performance_overhead__
__reduction_technique__
__low-power__,
__processor_utilization__
__write_operations__
__evolvable_hardware__
__average_power__
__greatly_increases__
__MOSFETs__.
__supply_voltages__
__computational_overhead__
__shared_memory__,
__significant_performance_improvements__
__test_patterns__.
__switched-capacitor__
__Mach__
__compile_time__
__traditional_techniques__
__coding_efficiency__
__memory_organization__
__CAD_tool__
__recently_reported__
__soft_error__
__test_points__
__compute-intensive__
__significant_speedups__
__logic_design__
__VDD__
__stream_ciphers__
__parallel_code__
__cluster_size__
__high-speed__,
__error_detection__.
__hit_rate__
__problem_size__
__hard_disk__
__key_parameters__
__performance_optimization__.
__fan-out__
__multi-bit__
__CPU_cycles__
__considerably_reduces__
__multicore_systems__.
__disk_accesses__
__process_technology__
__IC_design__
__micro-architecture__
__stuck-at__
__design_exploration__
__timing-driven__
__cache_misses__.
__modern_processors__
__nested_loops__
__arrival_times__
__asynchronous_circuits__.
__instruction-level_parallelism__
__system-level_design__
__energy_model__
__Flash_memory__
__access_times__
__cycle_time__.
__prediction_errors__
__problem_sizes__
__flip-flops__.
__memory_systems__.
__significant_performance_gains__
__bus-based__
__transient_faults__.
__clock_speed__
__co-processor__
__execution_speed__
__dual-core__
__FPGA_architecture__
__SRAMs__.
__data_size__
__Elliptic_Curve_Cryptography__
__non-contiguous__
__DSP_applications__
__space_requirements__
__access_pattern__
__less_expensive__
__functional_blocks__
__clock_period__
__loop_transformations__
__high-level_synthesis__.
__specialized_hardware__
__quantum_computing__.
__power_dissipation__,
__modular_multiplication__
__hardware_complexity__
__custom_instructions__
__logic_synthesis__.
__video_codec__
__design_strategy__
__area-efficient__
__memory_cell__
__memory_footprint__
__application_execution__
__VLSI_implementation__
__transistor-level__
__processing_capabilities__
__compression_schemes__
__static_scheduling__
__delay_variations__
__garbage_collectors__
__design_style__
__false_sharing__
__Performance_measurements__
__test_sequence__
__basic_block__
__routing_architecture__
__hash_table__
__System-level__
__array_elements__
__matrix_multiplication__.
__Networks-on-Chip__
__design_tradeoffs__
__experimental_measurements__
__dynamic_power_management__
__compiler_optimization__
__design_verification__
__parallel_processing__,
__network_processors__.
__storage_requirement__
__clock_distribution__
__stuck-at_faults__
__wireless_applications__.
__test_methods__
__functional_units__,
__manufacturing_process__.
__code_size__,
__hardware_accelerators__
__storage_requirements__.
__energy_optimization__
__task_graph__
__memory_subsystem__
__delay_model__
__S-box__
__arithmetic_coding__
__SoC_design__.
__NAND_flash_memory__
__standard_cell__
__single-pass__
__IP_blocks__
__accurately_predicts__
__constant-time__
__temporal_locality__
__control_unit__
__compression_technique__
__optimization_techniques__,
__double_precision__
__CPU_time__.
__performance-driven__
__additional_hardware__
__reconfigurable_systems__.
__Parallel_processing__
__test_results__.
__propagation_delays__
__scientific_applications__,
__test_cost__
__processor_performance__
__output_voltage__
__field_programmable_gate_arrays__
__miss_rate__
__SAT_solvers__.
__fault_location__
__power_supply__.
__address_space__.
__sub-threshold__
__Existing_techniques__
__bit_stream__
__yield_loss__
__micro-architectural__
__instruction_set_architecture__
__instruction-level__
__computation_times__
__elliptic_curve__
__block-level__
__considerably_reduce__
__compression_method__
__buffer_sizes__
__digital_signal_processors__
__testability_analysis__
__hardware_implementations__
__hit_ratio__
__instruction_set__.
__supply_voltage__.
__trace-driven__
__hardware_overhead__.
__single-level__
__hardware_design__.
__simulation_technique__
__run-time__.
__data_caches__
__communication_architectures__
__runtime_overhead__
__test_sequences__.
__gate_level__
__parallel_application__
__processor_allocation__
__low_power_consumption__
__cut-off__
__peak_performance__
__false_alarm__
__embedded_system_design__.
__place_and_route__
__logic_gates__.
__code_transformations__
__dynamic_logic__
__real-time_constraints__.
__serial_and_parallel__
__computationally_demanding__
__carbon_nanotube__
__multi-standard__
__lookup_tables__
__power_supply_noise__
__video_applications__.
__Moore's_Law__
__power_delivery__
__VLSI_technology__
__logic_block__
__hash_tables__
__test_method__
__lossless_compression__
__data-intensive_applications__
__reconfigurable_architectures__
__circuit-level__
__branch_predictors__
__pipeline_stages__
__large_circuits__
__board-level__
__encryption_algorithm__
__multi-cycle__
__design_options__
__Vdd__
__hybrid_architecture__
__Cadence__
__memory_usage__,
__code_optimization__
__CMOS_process__
__burn-in__
__embedded_memories__
__fault_detection__,
__memory_capacity__
__failure_mechanisms__
__timing_closure__
__Moore's_law__
__cost-effective__,
__visual_quality__.
__loop_unrolling__
__space_overhead__
__re-configurable__
__parallel_performance__
__development_costs__
__defect_tolerance__
__disk_storage__
__complexity_reduction__
__data_dependent__
__reads_and_writes__
__instruction_level_parallelism__
__superscalar_processors__
__hardware_configuration__
__based_systems__
__testing_methods__
__cell_library__
__computing_power__,
__run_times__
__design_parameters__.
__allocation_algorithm__
__logic_simulation__
__barrier_synchronization__
__improving_performance__
__multi-core_architectures__.
__post-layout__
__schedule_length__
__signal_processing_algorithms__
__Low_cost__
__pattern_generation__
__low_power__.
__lines_of_code__.
__brute-force__
__hardware_cost__.
__simulation_program__
__disk_drive__
__significant_advantages__
__simulation_methodology__
__state_assignment__
__design_technique__
__embedded_system_design__
__digital_design__
__bridging_faults__
__improve_performance__.
__defect_density__
__single_processor__
__Mb/s__
__Built-In_Self-Test__
__functional_verification__
__performance_estimation__
__dramatically_reduced__
__software_failures__
__fully_functional__
__significantly_enhanced__
__performance_levels__
__multiple_faults__
__clock_rate__
__cache_architecture__
__multicore_processors__.
__hardware_architectures__
__transistor_sizing__
__compression_rate__
__data_prefetching__
__area_reduction__
__feature_sizes__
__circuit_complexity__
__IDDQ_testing__
__frequently_executed__
__read-write__
__function_evaluation__
__inter-processor_communication__
__field-programmable_gate_arrays__
__reduction_techniques__
__error_rate__,
__NoC-based__
__pre-designed__
__compiler_technology__
__power_budget__
__design_flows__
__VLSI_architecture__
__large_area__
__synthesis_algorithm__
__high-voltage__
__fault_simulation__.
__reduced_significantly__.
__transition_faults__
__MPI_programs__
__parallel_computer__
__precedence_constraints__.
__protocol_processing__
__area_and_power__
__MPI_implementations__
__SiC__
__computer_architecture__.
__table-based__
__conditional_branches__
__speed-ups__
__input_vector__
__random_number__
__dynamic_memory__
__noise_immunity__
__instruction_sequences__
__SRAM_cell__
__white_space__
__multicore_architectures__.
__CMOS_process__.
__fault_analysis__
__error_tolerance__
__statistical_timing_analysis__
__manufacturing_test__
__logic_elements__
__performance_penalty__.
__loop_iterations__
__cache_behavior__
__performance_tests__
__computer_architectures__.
__power_minimization__
__trade-off__.
__encryption_and_decryption__
__digital_circuit__
__physical_design__.
__electrical_power__
__field_programmable_gate_array__
__hardware_support__.
__frame_rates__
__higher_efficiency__
__practical_implementation__
__data_flow__.
__Graphics_Processing_Units__
__An_FPGA-based__
__cache_line__
__Transactional_memory__
__reconfigurable_computing__.
__SPICE_simulation__
__DSP_applications__.
__benchmark_results__
__test_power__
__substantially_improved__
__reconfigurable_architecture__
__turnaround_time__
__performance_penalty__
__scheme_reduces__
__reconfigurable_systems__
__memory_consumption__.
__per_day__
__layout_design__
__computation-intensive__
__look-up_table__
__test_application__
__design_metrics__
__memory_overhead__
__digital_signal_processing__.
__systolic_arrays__.
__data_access_patterns__
__program_performance__
__second_generation__
__VLSI_implementation__.
__defect-free__
(__I/O__)
__table_lookup__
__synchronization_mechanisms__
__computational_performance__
__global_synchronization__
__clock_tree__
__SPICE_simulations__
__high_reliability__.
__media_processing__
__performance_constraints__.
__parallel_tasks__
__asynchronous_systems__.
__chip_multiprocessor__
__code_segments__
__signal_processing_applications__.
__floating-point_arithmetic__
__disk_arrays__
__data_locality__.
__standard_benchmarks__
__Time_Warp__.
__battery_life__.
__lower_cost__
__dual-rail__
__memory_traffic__
__global_interconnect__
__synthetic_workloads__
__signature_generation__
__memory_performance__
__microprocessor_design__
__error_correcting_codes__
__reduced_significantly__
__flip-chip__
__self-repair__
__physical_synthesis__
__single-ended__
__reconfigurable_logic__
__scan-based__
__processor_architectures__.
__highly_integrated__
__Fibre_Channel__
__hardware_platforms__.
__design_optimization__
__prohibitively_expensive__.
__cache-based__
__design_rule__
__completion_times__
__increased_performance__
__miss_rates__
__reasonable_performance__
__wire_delay__
__processing_power__.
__FPGA_implementation__.
__workload_characteristics__
__fault_model__.
__detailed_routing__
__functional_testing__
__multi-core_systems__.
__communication_requirements__
__process_variations__,
__graphics_processing_units__
__memory_hierarchies__
__co-simulation__
__large_programs__
__test_vectors__.
__cycle_times__
__compilation_techniques__
__technology_trends__
__test_scheduling__
__drastically_reduced__
__main-memory__
__non-volatile_memory__
__code_size__.
__register-transfer_level__
__Application-specific__
__dynamic_compilation__
__Data_compression__
__parallel_implementations__
__noise_analysis__
__parallel_computing__,
__on_chip__
__hazard-free__
__large_circuits__.
__critical_area__
__large-size__
__tightly-coupled__
__memory-efficient__
__switching_elements__
__soft_errors__.
__solid-state__
__timing_requirements__.
__access_patterns__,
__post-silicon__
__partial_reconfiguration__
__mapping_algorithms__
__inter-thread__
__trace-driven_simulation__
__systolic_arrays__
__too_slow__
__software_implementations__
__high_energy__
__code_quality__
__performance_figures__
__energy_dissipation__.
__processing_elements__,
__path_delay_faults__
__VLSI_systems__
__breadth-first__
__substantially_increase__
__IP_core__
__experimental_evaluation_shows__
__memory_hierarchy__.
__high_throughput__.
__concurrent_error_detection__
__current_density__
__fault_coverage__,
__a_20__
__performance_loss__.
__circuit_performance__.
__Performance_evaluations__
__architecture_exploration__
__SRAM-based__
__parallel_computer__.
__switch_architecture__
__modulo_scheduling__
__hardware-assisted__
__static_CMOS__
__parallel_and_distributed_systems__.
__cache_design__
__efficient_parallel__
__numerical_stability__
__multiple_processors__.
__memory_elements__
__transmission_lines__.
__performance_constraints__
__embedded_cores__
__multicore_architectures__
__low-speed__
__non-volatile__
__design_for_testability__
__instruction_fetch__
__processor_array__
__running_times__.
__technology_scaling__
__synthesis_tools__
__memory_requirements__,
__bit-parallel__
__CPU_load__
__timing_errors__
__VLIW_processors__.
__error_detection__,
__elliptic_curve_cryptography__
__computational_costs__.
__scheduling_methods__
__memory_reference__
__automatic_test_pattern_generation__
__collective_operations__
__software_based__
__power_savings__.
__synthesis_tool__
__software_implementation__.
__frequently_accessed__
__internal_memory__
__substantially_reduced__
__Dynamic_voltage_scaling__
__high_fault_coverage__
__micro-benchmarks__
__distributed-memory__
__conventional_techniques__.
__threshold_voltages__
__delay-insensitive__
__scan_cells__
__performance_gains__.
__performance_overhead__.
__higher_performance__.
__test_methodology__
__dynamic_reconfiguration__.
__multiple_output__
__scaled_up__
__millimeter-wave__
__experimental_results_showing__
__parallel_loops__
__domino_logic__
__FPGA_devices__
__semiconductor_technology__
__technique_reduces__
__full-chip__
__multicore_systems__
__hard_disks__
__process_variability__
__gate_delays__
__substrate_noise__
__high_end__
__execution_times__,
__timing_models__
__delay_faults__.
__extremely_small__
__real-life_applications__
__test_chip__
__symbolic_simulation__
__JPEG_2000__.
__transistor_level__
__double-precision__
__production_line__
__communication_overheads__
__clock_rates__
__benchmark_suite__,
__cycle_time__,
__hardware_platform__.
__control_signal__
__coding_techniques__
__multistage_interconnection_networks__
__circuit_analysis__
__repeater_insertion__
__process_monitoring__
__Boolean_matching__
__time-multiplexed__
__linear_speedup__
__hardware_acceleration__
__SPARC__
__fault_models__.
__SIMD_instructions__
__dynamic_load_balancing__.
__InP__
__future_systems__
__computation_complexity__
__128-bit__
__power_amplifier__
__size_reduction__
__VLSI_layout__
__comparable_performance__
__detailed_simulation__
__thermal-aware__
__a_10__%
__tile-based__
__code_compression__
__leading_edge__
__parallel_processor__
__ILP-based__
__design_examples__
__ASIC_design__
__effectively_utilize__
__partial_scan__
__electronic_circuits__
__scan_test__
__read_and_write_operations__
__high_speed__.
__scheduling_technique__
__voltage_drop__
__scalable_performance__
__embedded_real-time_systems__
__design_constraints__.
__a_20__%
__floating-gate__
__signal_transmission__
__arithmetic_units__
__RAMs__.
__industrial_designs__
__look-up_tables__
__atomic_operations__
__superscalar_processors__.
__High_level__
__Random_bits_&_bytes__.
__significant_energy_savings__
__pre-computation__
__test_generator__
__parallel_implementation__.
__frames_per_second__
__programmable_logic__
__task_scheduling__.
__memory_size__,
__approach_works__
__fully_differential__
__VLIW_processor__
__integrated_systems__.
__page-level__
__digital_signal_processor__
__2.4_GHz__
__compute_nodes__
__test_generation__,
__low_speed__
__hardware_implementations__.
__code_motion__
__partitioning_algorithms__
__measurement_techniques__
__transient_errors__
__testing_method__
__PC_clusters__
__high_reliability__,
__test_length__
__significant_performance_improvement__
__miss_ratio__
__clock_network__
__test_quality__
__memory_size__.
__logic_cells__
__greatly_reducing__
__cache_blocks__
__computational_requirements__.
__EDA_tools__
__embedded_processors__,
__design_rules__.
__processor_performance__.
__bit-wise__
__leakage_reduction__
__error_detection_and_correction__
__data_paths__.
__false_paths__
__improved_efficiency__
__partitioning_technique__
__parameter_variations__.
__electronic_devices__.
__Traditional_methods__
__NoC_architecture__
__FPGA_technology__
__program_performance__.
__cache_misses__,
__compiled_code__
__program_size__
__improved_significantly__.
__loop_fusion__
__storage_elements__
__memory_blocks__
__hardware_components__.
__temperature_sensor__
__spill_code__
__programming_effort__
__benchmark_suites__
__test_strategies__
__instruction_set__,
__multiprocessor_architectures__
__brute_force__
__compression_and_decompression__
__IA-32__
__small_area__
__CMOS_circuit__
__higher_speed__
__form_factor__
__testing_strategies__
__CAD_tools__.
__technique_achieves__
__video_encoder__
__delay_testing__
__microsystems__
__combinational_circuit__
__issue_queue__
__Interactive_presentation__:
__noise_figure__
__linear_arrays__
__traded_off__
__multi-port__
__memory_accesses__,
__logic_circuit__
__delay_models__
__supply_voltage__,
__logic_minimization__
__printed_circuit_board__
__memory-intensive__
__clock_cycles__.
__coarse_grain__
__integer_arithmetic__
__lower_power__
__benchmark_programs__.
__boundary_scan__
__high_coverage__
__multimedia_processing__
__low_precision__
__storage_devices__,
__runtime_performance__
__chip_area__.
__per_iteration__
__fault_diagnosis__,
__latency_and_throughput__
__execution_speed__.
__processor_design__.
__processor_cores__.
__circuit_partitioning__
__disk_drives__.
__design_effort__
__synthesis_techniques__
__computationally_complex__
__effectively_exploit__
__computation_power__
__inter-task__
__synthesis_approach__
__storage_costs__
__cryptographic_applications__.
__switching_activities__
__VLSI_systems__.
__circuit_level__
__commodity_hardware__
__access_latency__.
__low_temperature__
__power_efficiency__.
__thread-level_parallelism__
__clock_frequency__.
__behavioral_synthesis__.
__prohibitively_expensive__
__MPI_applications__
__production_test__
__high-power__
__radix-2__
__significant_speedup__
__mapping_problem__
__scan_flip-flops__
__faulty_components__
__critical_components__
__reconfigurable_architectures__.
__loop_scheduling__
__NAND_flash__
__parallelizing_compilers__
__circuit_design__,
__FPGA_design__
__electronic_components__
__thread_scheduling__
__state_encoding__
__newly_designed__
__processor_arrays__
__FPGA_architectures__
__linked_lists__
__processing_units__.
__single_chip__
__gate_delay__
__problem_size__.
__register_allocation__,
__critical_path_delay__
__memory_requirement__.
__process_variation__.
__performance_gain__.
__coupling_capacitance__
__average_performance__
__storage_capacity__,
__slowed_down__
__data_mapping__
__test_environment__
__power_grids__
__layer_assignment__
__Gbit/s__
__ever_increasing__
__ESD_protection__
__logic_gate__
__co-scheduling__
__computational_burden__
__larger_scale__
__small_size__,
__previous_techniques__.
__shut_down__
__desktop_computers__.
__timing_constraint__
__performance_tradeoffs__
__settling_time__
__embedded_memory__
__cross-coupled__
__storage_utilization__
__leading-edge__
__supply_current__
__analytical_models__,
__memory_protection__
__graphics_processors__
__maintenance_costs__
__electronic_circuits__.
__single-bit__
__compiler-directed__
__control_units__
__small-size__
__standard_cells__.
__compression_performance__
__static_power__
__load_instructions__
__programming_effort__.
__optimization_opportunities__
__modular_exponentiation__
__performance_measurements__.
__stream_ciphers__.
__field-programmable_gate_array__
__global_placement__
__RT-level__
__functional_test__
__double-gate__
__synthesis_algorithms__
__locality_of_reference__
__side-channel_attacks__
__multiprocessor_architectures__.
__CPU-based__
__digit-serial__
__error_rates__,
__sequential_access__
__single-processor__
__list_scheduling__
__L1_and_L2__
__simultaneous_multithreading__
__circuit_elements__
__VLSI_circuit__
__register_allocation__.
__logic_function__
__miss_ratios__
__processor_architecture__.
__transient_analysis__
__single-phase__
__wire_delays__
__single-cycle__
__cost_estimates__
__disk_arrays__.
__experimental_results_suggest__
__C_compiler__
__context_switch__
__practical_results__
__fine_granularity__
__variation-aware__
__heterogeneous_processors__
__demand_paging__
__clock_cycle__
__delay_estimation__
__optimization_approaches__
__storage_space__,
__shift_register__
__placement_algorithms__
__worst-case_execution_time__
__compressed_data__
__power-gating__
__dynamic_voltage_and_frequency_scaling__
__test_strategy__
__global_routing__.
__cache_organization__
__diagnosis_algorithm__
__benchmark_applications__
__fault_model__,
__timing_yield__
__page_faults__
__critical_areas__
__special_hardware__
__inter-processor__
__compression/decompression__
__high-radix__
__exponentially_increasing__
__parallel_jobs__
__gate_array__
__general-purpose_processors__
__circuit_designs__
__delay_test__
__design_points__
__rail-to-rail__
__quantum_computing__,
__industrial_circuits__
__efficiency_improvement__
__subthreshold_leakage__
__current_consumption__
__redundant_computations__
__compression_efficiency__
__reconfigurable_devices__
__detailed_simulations__
__flash_memories__.
__CC-NUMA__
__B+-tree__
__runtime_overhead__.
__server_applications__
__data_bus__
__capacitance_extraction__
__poor_scalability__
__address_spaces__
__basic_blocks__.
__Triple_Modular_Redundancy__
__embedded_applications__,
__context_switches__
__output_signal__
__MPI_implementation__
__random_testing__.
__storage_scheme__
__leakage_energy__
__physical_memory__
__disk_array__
__hand-tuned__
__storage_cost__
__hard-ware__
__data_redistribution__
__yield_improvement__
__Chip_Multiprocessors__
__encoding/decoding__
__SRAM_cells__
__signature_analysis__
__Parallel_programming__
__memory_banks__
__data_conversion__
__performance_impact__
__storage_media__
__average_latency__
__shared_cache__
__ROB__
__VLSI_designs__.
__IP_cores__.
__storage_capacity__.
__metal_layers__
__networks-on-chip__.
__memory_bandwidth__.
__simulation_speed__
__transient_fault__
__cross-talk__
__I/Os__.
__CPU_and_memory__
__clock_frequencies__
__scratchpad_memory__
__block_ciphers__.
__performance_degradation__,
__memory_efficient__
__leakage_power__.
__pattern_set__
__gate_length__
__body_bias__
__simulation_techniques__.
__cache_sizes__
__memory_resources__.
__S-Box__
__speed_improvement__
__two's_complement__
__remote_memory__
__increased_flexibility__
__defect_level__
__compute_intensive__
__processor_speed__
__significant_overhead__
__collective_communication_operations__
__processor_resources__
__task_set__
__working_sets__
__power_electronics__
__multi-core_architectures__
__operating_parameters__
__energy_reduction__.
__significant_gains__
__input_sequence__
__compression_ratio__.
__greatly_affects__
__interprocessor_communication__.
__timing_verification__
__path_analysis__
__collective_I/O__
__power_management__,
__threshold_logic__
__parallel_and_distributed_systems__
__frequency_range__
__performance_overheads__
__fault_types__
__memory_space__,
__data_layouts__
__medium-scale__
__Differential_Power_Analysis__
__hardware_accelerated__
__parallel_machine__.
__embedded_memories__.
__voltage-mode__
__totally_self-checking__
__data_dependence_analysis__
__bus_architecture__
__decoupling_capacitance__
__gate_leakage__
__IC_design__.
__signal_processing_applications__
__video_decoder__
__fault_modeling__
__hardware_requirements__
__performance_requirements__,
__power/ground__
__up/down__
__parallel_efficiency__
__coarse_grained__
__multi-functional__
__channel_routing__
__spatial_locality__.
__noise_levels__.
__cache_performance__.
__core-based__
__computation_overhead__
__non-destructive__
__easily_handle__
__hardware/software_partitioning__
__coding_efficiency__.
__computation_cost__.
__performance_advantages__
__relatively_inexpensive__
__speed-up__.
__Network_on_Chip__
__hardware_resources__,
__clock_frequency__,
__computation_costs__
__parametric_yield__
__microprocessor_design__.
__latency_reduction__
__running_applications__
__embedded_processor__.
__bit_streams__
__Viterbi_decoder__
__current_mode__
__statistical_static_timing_analysis__
__multiprocessor_systems__,
__test_procedures__
__timing_behavior__
__performance_counters__
__SoC_designs__
__delay_reduction__
__compiler-based__
__thermal_analysis__
__IR-drop__
__security_level__.
__design_flow__,
__manufacturing_variations__
__primary_inputs__
__memory_controller__
__hard_real-time_systems__.
__routing_congestion__
__pin_assignment__
__architectural_support__
__test_configurations__
__function_units__
__energy_storage__
__RISC_processor__
__times_speedup__
__interactive_rendering__
__multi-chip__
__arithmetic_unit__
__fail-safe__
__write-back__
__processing_systems__
__wait_time__
__analog_and_mixed-signal__
__sleep_transistor__
__key_size__
__per_day__.
__cache_hierarchy__
__frame_buffer__
__VLSI_chips__
__task_graphs__.
__image_processing_applications__.
__lower_complexity__
__combinational_logic__.
__design_requirements__.
__vector_processing__
__trace_files__
__multiple_disks__
__digital_signal__
__Advanced_Encryption_Standard__
__reliability_models__
__execution_units__
__high-temperature__
__processing_speed__.
__wire_lengths__
__cluster_sizes__
__hard-wired__
__idle_times__
__MEMS-based__
__memory_array__
__semiconductor_manufacturing__.
__CPU_time__,
__single-output__
__read_operations__
__power_supplies__
__multiprocessor_architecture__
__voltage_assignment__
__fault_propagation__
__quantum_chemistry__
__workload_characterization__
__hardware_synthesis__
__reliability_improvement__
__operating_frequency__
__path_delays__
__data_parallel__
__vision_algorithms__
__performance_and_power_consumption__
__current_mirror__
__HPC_applications__
__Register_Transfer_Level__
__parallel_file_systems__
__mode_of_operation__.
__cache_partitioning__
__computational_speed__
__MCNC_benchmarks__
__networks-on-chip__
__digital_logic__
__SiGe_BiCMOS__
__reduces_significantly__
__shared-memory_multiprocessors__
__SoC_designs__.
__die_size__
__run-time__,
__IP_lookup__
__power_estimation__.
__instruction_execution__
__on-chip_cache__
__delay_defects__
__production_cost__
__normal_operation__
__LUT-based__
__instruction_selection__
__cache_access__
__FPGA_devices__.
__embedded_DRAM__
__solar_energy__
__full-custom__
__Low-voltage__
__theoretically_optimal__
__decision_diagrams__.
__automotive_applications__.
__memory_architecture__.
__sequential_machines__.
__graphics_pipeline__
__computational_capabilities__
__parallel_file_system__
__CMOS_technology__,
__array_processor__
__delay_fault__
__hardware_complexity__.
__sub-micron__
__global_communication__
__performance_bottlenecks__.
__Unlike_previous_approaches__
__synchronization_operations__
__radix-4__
__coding_performance__
__VLSI_chips__.
__High_throughput__
__operating_costs__
__transfer_rate__
__circuit_technique__
__low_power_consumption__,
__processing_cores__
__memory-bound__
__networking_applications__.
__increased_accuracy__
__timing_model__
__hardware_design__,
__severely_limit__
__semiconductor_device__
__circuit_synthesis__
__gate_count__
__noise-tolerant__
__sequential_execution__
__partitioning_techniques__
__hard_real-time_systems__
__computation_complexity__.
__DSP_algorithms__
__PAPR_reduction__
__simulation_code__
__leakage_currents__
__processing_units__,
__Texas_Instruments__
__embedding_capacity__
__die_area__
__register_transfer_level__
__incremental_update__
__cryptographic_applications__
__thermal_effects__
__elapsed_time__
__design_flows__.
__fully_utilizes__
__partitioning_method__
__simulation_platform__.
__significantly_reduced__,
__active_power__
__low-leakage__
__a_4__-way
__heat_dissipation__
__Process_variations__
__moderate_size__
__hardware-software__
__Performance-driven__
__storage_schemes__
__row-based__
__chip_area__,
__software_implementations__.
__heterogeneous_computing__
__coverage_analysis__
__completely_eliminates__
__testing_technique__
__program_execution__,
__optimal_or_near-optimal__
__communication_operations__
__test_structures__
__8×8__
__design_techniques__.
__Intel®__
__test_data_volume__
__modern_processors__.
__self-repairing__
__statistical_timing__
__combinational_logic_circuits__
__general_purpose_processors__
__data_generation__
__register_files__,
__burst-mode__
__memory_devices__
__I/O_subsystem__
__MOS_transistors__
__performance_estimates__
__state_saving__
__execution_cycles__
__regular_structure__
__hardware_costs__
__frequency_scaling__
__locally_synchronous__
__logic_cell__
__control_logic__.
__cache_simulation__
__process_technology__,
__FPGA_architectures__.
__100_percent__
__4×4__
__array_processors__
__integrated_circuits__,
__cryptographic_algorithms__.
__current_source__
__personal_computer__.
__benchmark_suites__.
__network_simulation__.
__long_duration__
__crossbar_switches__
__Synopsys__
__Pentium_4__
__MOS_transistor__
__RF_CMOS__
__Capsule_Reviews__.
__computation_resources__
__large_designs__.
__implementation_cost__
__video_decoding__
__flip-flops__,
__strongly_influences__
__nested_loops__.
__profile-driven__
__disk_space__.
__90_nm__
__major_contribution__
__image_processing_applications__
__semiconductor_devices__
__proposed_earlier__
__multicore_processor__
__block_level__
__analog_integrated_circuits__.
__voltage_level__
__process_steps__
__space_exploration__
__register_assignment__
__register_files__.
__data_flow_graph__
__dynamic_memory_allocation__
__multiprocessor_system__.
__work_stealing__
__CMOS_technologies__.
__Intel_Xeon__
__multiple_stages__
__FPGA_device__
__Dynamic_Voltage_and_Frequency_Scaling__
__performance_penalties__
__pipelined_processors__.
__scientific_codes__
__extra_hardware__
__solar_cells__.
__circuit_model__
__CPU_and_GPU__
__real-time_operating_systems__
__multithreaded_applications__.
__software_defined_radio__
__scan_design__
__significantly_shorter__
__timing_violations__
__test_pattern_generation__.
__register_renaming__
__space_utilization__
__parallel_systems__,
__Gigabit_Ethernet__.
__logic_optimization__
__test_coverage__.
__compiler_analysis__
__front-end__.
__elliptic_curve_cryptography__.
__experimental_result__
__dynamic_range__.
__data_accesses__.
__packet_classification__.
__loop_transformation__
__loop_nests__.
__memory_operations__.
__test_architecture__
__task_parallelism__
__memory_access_patterns__
__decoding_algorithms__
__area_savings__
__processing_capability__
__superscalar_processor__
__chip_design__.
__mapping_strategies__
__software_prefetching__
__multi-core_systems__
__on-chip_caches__
__replacement_algorithms__
__production_lines__
__dramatically_increases__
__A/D_converter__
__grain_size__
__test_pattern_generators__
__synchronous_systems__
__circuit_simulator__
__L1_cache__
__process_technology__.
__anytime_algorithms__
__block_placement__
__considerably_reduced__
__hit_ratios__
__interrupt_handling__
__clock_signal__
__process_parameters__.
__avoids_unnecessary__
__Test_generation__
__architectural_parameters__
__voltage_scaling__.
__power_supply__,
__power_network__
__avoiding_unnecessary__
__test_program__
__image_compositing__
__highly_irregular__
__external_memory__.
__significantly_increased__.
__single-core__
__short-circuit__
__direct_access__
__VLSI_design__,
__scaled_down__
__scaling_down__
__hardware_redundancy__
__FFT_algorithm__
__data_retention__
__large_capacity__
__hardware_resource__
__power_optimization__.
__Design_automation__
__instruction_issue__
__address_space__,
__memory_cells__.
__design_styles__
__synchronization_scheme__
__area_efficient__
__computational_demands__
__parallel_machines__,
__processor_speeds__
__CMOS_logic__
__instruction_caches__
__Linux_cluster__
__yield_improvement__.
__prefetching_techniques__
__don't_cares__
__run-time_overhead__.
__Automatic_Test_Pattern_Generation__
__design_productivity__
__switch-level__
__lossless_data_compression__
__A/D_converters__.
__multiple-valued_logic__
__Design_considerations__
__spatial_locality__,
__energy_estimation__
__table_size__
__coding_technique__
__thermal_noise__
__benchmark_examples__
__signal_delay__
__digital_circuits__,
__VLSI_chip__
__high-efficiency__
__wave-pipelined__
__row/column__
__memory_bandwidth__,
__space_consumption__
__heterogeneous_clusters__
__voltage_regulator__
__pause_times__
__mixed_signal__
__higher_performance__,
__CMOS_gates__
__manufacturing_cost__
__sigma-delta__
__PC_clusters__.
__cost_analysis__
__cache_size__,
__SPEC_CPU2000__
__highly_scalable__,
__power_estimates__
__performance_limitations__
__subjective_quality__
__data_caches__.
__bit-width__
__soft_errors__,
__remains_constant__
__random_number_generators__.
__simulation_result__
__memory_architectures__
__yield_loss__.
__digital_hardware__
__address_mapping__
__sequential_circuits__,
__diagnostic_resolution__
__power_measurements__
__graphics_cards__
__fault_simulator__
__timing_optimization__
__synchronous_systems__.
__leakage_power__,
__VLSI_circuits__,
__network_contention__
__page-based__
__array_processors__.
__bus_traffic__
__efficiency_improvements__
__processor_designs__
__total_energy__
__average_error__
__significant_savings__
__routing_cost__
__power_overhead__
__multi-core_processor__
__memory_consumption__,
__development_cost__
__synthesis_flow__
__CMOS_ICs__.
__MP-SoC__
__scheduling_approaches__
__re-ordering__
__application_characteristics__
__computational_burden__.
__access_pattern__.
__memory_intensive__
__memory_utilization__.
__multithreaded_applications__
__cache_coherence_protocols__
__high-cost__
__memory_BIST__
__synchronization_overhead__
__circuit_optimization__
__pipeline_stage__
__performance_enhancement__.
__virtual_memory__.
__post-fabrication__
__channel_length__
__data_blocks__.
__ultra-thin__
__read_requests__
__quality_level__
__dynamically_reconfigured__
__gas_sensor__
__escape_routing__
__oxide_thickness__
__VLIW_processors__
__Network_Processors__
__deep_sub-micron__
__cost_reduction__.
__load/store__
__dual-band__
__multiple_input__
__accurately_predicting__
__large-area__
__low-noise__
__memory_hierarchy__,
__power_source__
__multiple_iterations__
__layout_area__
__auto-tuning__
__modes_of_operation__
__Xilinx_FPGAs__.
__design-for-testability__
__memory_access__.
__transient_response__
__stream_programs__
__computation_times__.
__existing_designs__
__hardware_based__
__substantially_increases__
__logic_synthesis__,
__TPC-C__
__analog_design__
__failure_modes__.
__matrix-matrix_multiplication__
__fault_simulation__,
__multi-processors__
__coherence_protocols__
__local_memory__.
__maximum_performance__
__low_noise__
__CPU_cores__
__functional_tests__
H.__264/AVC__,
__execution_performance__.
__noise_margin__
__test_stimuli__
__two_level__
__shared-memory_multiprocessors__.
__HPC_systems__.
__symmetric_multiprocessor__
__opto-electronic__
__buffer_sizes__,
__software_pipelining__.
__thermal_model__
__power_budget__.
__intra-die__
__optical_communication__
__multi-threshold__
__experimentally_demonstrated__
__channel_width__
__cell_delay__
__CPU_usage__
__achieves_significant__
__static_timing_analysis__.
__operational_amplifier__
__industrial_designs__.
__dynamic_memory_management__
__memory_modules__.
__Editor's_note__:
__CMOS-based__
__gate_oxide__
__sub-block__
__Xen__.
__test_development__
__modular_arithmetic__
__combinational_logic_circuits__.
__optimization_methodology__
__test_quality__.
__topology_generation__
__lower_latency__
__experimental_result_shows__
__read-out__
__custom_instruction__
__circuit_simulations__
__error-detecting__
__20_percent__
__global_clock__
__NoC_architectures__
__efficiently_implemented__
__signal_processor__
__assignment_algorithm__
__power_supply_voltage__
__maximum_power__
__signal_lines__
__embedded_system__,
__deep-submicron__
__nanometer-scale__
__run-time_reconfiguration__
__multi-function__
__scientific_application__
__parallel_software__
__virtual_memory__,
__maintenance_costs__.
__asynchronous_circuit__
__cache-conscious__
__energy_efficient__.
__HSPICE_simulations__
__medium_sized__
__internal_node__
__SMT_processors__.
__fully_pipelined__
__require_additional__
__parallel_computers__,
__PC_cluster__
__image-processing__
__primary_input__
__clock_signals__
__decoding_complexity__
__electro-thermal__
__test_equipment__
__IR_drop__
__memory_structures__
__magnetic_tape__
__programmable_processors__
__vector_processors__
__dual-Vdd__
__register_file__.
__branch_mispredictions__
__highly_regular__
__ring_oscillator__
__test_costs__
__synthesis_technique__
__task_scheduling__,
__technology_mapping__.
__error_free__
__parameter_variation__
__synthesis_tools__.
__highly_efficient__,
__modern_microprocessors__.
__control_module__
__very_large_scale_integration__
__threshold_gates__
__online_testing__
__fault_injection_experiments__
__FPGA_resources__
__resource_requirements__,
__clock_generation__
__look_ahead__
__performance_benefits__.
__on-chip_interconnects__.
__DSP_core__
__FPGA_interconnect__
__current_generation__
__regular_structures__
__feedback_loops__.
__standard-cell__
__embedded_cores__.
__mass_storage__
__full_scan__
__high_computational_complexity__.
__signal_generation__
__detailed_placement__
__data_access_patterns__.
__multi-issue__
__work-stealing__
__computation_and_communication__.
__speculative_execution__.
__binary_translation__
__computational_load__.
__bridging_faults__.
__word-length__
__timing_analysis__,
__design_quality__.
__redundancy_removal__
__linear_feedback_shift_registers__
__area_and_power_consumption__
__clock-gating__
__power_efficiency__,
__fault_models__,
__manufacturing_cost__.
__local_clocks__
__instruction_sets__.
__DSM_systems__
__commercial_workloads__
__single-point__
__data_locality__,
__MPI_applications__.
__execution-time__
__delay_model__.
__Fortran_programs__
__automatic_test_equipment__
__reversible_logic__
__clock_trees__
__10_Gbps__
__require_fewer__
__search_cost__
__test_procedure__
__full_adder__
__BIST_scheme__
__search_speed__
__thread_migration__
__loop_filter__
__linear_scaling__
__digital_computers__.
__processor_core__.
__substantially_lower__
__interconnect_structures__
__digital_signal_processors__.
__problem_sizes__.
__design_automation__.
__failure_analysis__.
__very_high_speed__
__unknown_values__
__off-chip_memory__
__S/390__
__times_faster__.
__IEEE_1149.1__
__yield_enhancement__
__sequence_length__
__computation_intensive__
__Xilinx_FPGA__
__standard_cell_library__
__RAID-5__
__message_latency__
__congestion_estimation__
__space_requirement__
__networks_of_workstations__
__solar_cells__
__turned_off__
__random_patterns__
__modular_multiplications__
__real_hardware__
__wide_band__
__Fine-grain__
__general-purpose_processors__.
__floating-point_arithmetic__.
__channel_noise__
__performance_predictions__
__check_bits__
__efficiently_handles__
__microprocessor-based__
__fault_injection__.
__experimental_measurements__.
__loads_and_stores__
__memory_requests__
__delay_elements__
__common-mode__
__switching_activity__.
__optical_interconnect__
__noise_effects__
__stress_testing__
__LDPC_code__
__output_power__
__Blue_Gene/L__
__NAND_flash_memory__.
__cache_configurations__
__wrong-path__
__acceleration_techniques__
__CPU_overhead__
__performance_improvement__,
__high-performance_processors__
__query_cost__
__reliability_model__
__on_chip__.
__RFID_applications__.
__runtime_performance__.
__vertically_integrated__
__hardware_accelerator__
__stuck-at_faults__.
__fabrication_process__
__shared_bus__
__design_effort__.
__design_trade-offs__
__directory-based__
__solution_quality__,
__power_gain__
__MC/DC__
__architectural-level__
__Fault_simulation__
__test_sequences__,
__server_applications__.
__network_processor__.
__page_placement__
__inter-block__
__charge_pump__
__software_pipelining__,
__voltage/frequency__
__pre-emphasis__
__failure_rate__.
__pulse_width__
__design_cycle__
__error_correction__,
__structured_ASIC__
__frame-rate__
__test_data_compression__
__a_12__
__analog/RF__
__inter-core__
__network_processing__
__testing_effort__
__single-port__
__power_plants__.
__crossbar_switch__
__communication_bandwidth__,
__greatly_influence__
__circuit_models__
__cache_coherence_protocol__
__cycle_accurate__
__considerably_smaller__
__pattern_generators__
__manufacturing_defects__
__software_radio__
__Galois_field__
__address_generation__
__update_rates__
__excellent_performance__.
__JPEG-LS__
__Mbit/s__
__inter-module__
__hypergraph_partitioning__
__stand_alone__
__replacement_algorithm__
__logic_blocks__.
__layout_style__
__CMOS_VLSI__
__hardware_components__,
__logic_gates__,
__variable_speed__
__carry-save__
__clock_jitter__
__signed-digit__
__enhanced_performance__
__circuit_techniques__
__concurrent_threads__
__program_codes__
__interconnect_delays__
__switched-current__
__Negative_Bias_Temperature_Instability__
__modern_processors__,
__processor_arrays__.
__synthetic_benchmarks__
__computing_elements__
__temperature_variation__
__optimum_performance__
__disk_failures__
__hardware_accelerators__.
__instruction_window__
__figures_of_merit__
__extremely_long__
__Software-based__
__synchronization_primitives__.
__instruction_streams__
__highly_efficient__.
__routing_area__
__slack_time__
__provide_excellent__
__wire_sizing__
__functional_simulation__
__hardware_architecture__.
__power_supply_noise__.
__clock_routing__
__memory_storage__
__concurrency_bugs__
__micro-controller__
__test_structure__
__ATPG-based__
__global_interconnects__
__future_technologies__
__branch_prediction__,
__intra-chip__
__one-sided_communication__
__encoding_technique__
__hardware_faults__.
__processor_cores__,
__VLIW_architectures__
__BlueGene/L__
__high_bandwidth__,
__benchmark_programs__,
__cell_structure__
__Mbps__.
__computation_overhead__.
__significant_power_savings__
__timing_information__.
__circuit_area__
__distributed_arithmetic__
__block_transfer__
__per-thread__
__instruction_set_extensions__
__implementation_cost__.
__quality_factor__
__fault_tolerance_techniques__
__deterministic_replay__
__CMOS_scaling__
__reconfigurable_architecture__.
__turnaround_time__.
__Monte_Carlo_simulations__,
__reliability_issues__
__XOR-based__
__parallel_simulation__.
__test_access_mechanism__
__per_cycle__.
__frequency_range__.
__application_performance__,
__run_time__,
__sense_amplifier__
__benchmark_circuits__,
__AMD_Opteron__
__current_sources__
__power_lines__
__crosstalk_noise__.
__potential_errors__
__branch_instructions__
__large_arrays__
__large_designs__
__dependent_instructions__
__soft_error_rate__
__symbolic_simulation__.
__performance_losses__
__mixed-level__
__correct_operation__
__input_vectors__.
__test_response__
__Message_from_SIM__.
__space_requirements__.
__peak_signal-to-noise_ratio__
__significant_performance_benefits__
__CMOS_devices__
__area_overhead__,
__physical_layout__
__30_percent__
__on-chip_interconnects__
__operating_frequencies__
__detection_latency__
__division_algorithm__
__digital_microfluidic_biochips__.
__considerably_higher__
__test_environment__.
__high_yield__
__pre-execution__
__compaction_algorithm__
__reference_patterns__
__force-directed__
__parallel_codes__
__processor_chip__
__inter-process__
__per_cell__
__Quantum-dot_Cellular_Automata__
__remains_unchanged__.
__computational_complexities__
__fully_parallel__
__pipelined_processors__
__memory_module__
__scientific_computations__
__block_size__,
__energy-delay_product__
__communication_bandwidth__.
__set-associative__
__memory_access__,
__power_supplies__.
__false_positive_rate__.
__data_flow_graphs__
__modern_FPGAs__
__approximately_50__%
__transient_faults__,
__dual-port__
__Operating_system__
__silicon-based__
__delay_penalty__
__data_decomposition__
__III-V__
__printed_circuit_boards__.
__sampling_rate__.
__energy_budget__
__voltage_levels__
__input_sets__
__Computer_Society_Connection__.
__cache_memory__.
__physical_design__,
__data_paths__,
__numerical_algorithms__.
__operating_modes__
__logic_functions__.
__custom_designed__
__run-time_reconfigurable__
__shift_registers__
__graphics_hardware__,
__cache_locality__
__temperature_variations__
__power_grids__.
__Rent's_rule__
__future_technologies__.
__flip_chip__
__LDPC_decoder__
__moderately_large__
__decimal_floating-point__
__easily_implementable__
__single_precision__
__op-amp__
__HPC_systems__
__encryption_algorithm__.
__load_imbalance__.
__machine-dependent__
__device_characteristics__
__fast_parallel__
__embedded_platforms__.
__voltage_islands__
__instruction_scheduling__.
__PCI_Express__
__system_level__.
__open_defects__
__checkpoint/restart__
__synchronous_circuits__
__considered_simultaneously__.
__clock_skew_scheduling__
__logic_simulation__.
__linear_array__
__256-bit__
__dynamic_thermal_management__
__target_architecture__
__bit-line__
__processing_node__
__conflict_misses__
__tamper-resistant__
__real_workloads__
__synchronization_mechanism__.
__CMOS_RF__
__DC-DC_converter__
__multi-context__
__cache-coherent__
__universally_applicable__
__higher_reliability__
__numerical_computations__.
__physical_registers__
__circuit_blocks__
__IDDQ_test__
__delay_uncertainty__
__software-managed__
__pull-down__
__register_allocator__
__read_operation__
__memory_mapping__
__high_performance_microprocessors__.
__branch_prediction__.
__irregular_applications__
__page_table__
__figure_of_merit__
__architectural_features__.
__wire-speed__
__maze_routing__
__timing_simulation__
__process_parameters__,
__leakage_current__.
__inductive_coupling__
__register_pressure__
__CPU-intensive__
__task_scheduler__
__performance_goals__.
__clock_recovery__
__graphics_processors__.
__cache_hits__
__memory_transfers__
__deep_packet_inspection__
__logic_operations__
__cost-effectiveness__.
__estimation_methodology__
__memory_footprint__.
__decoupling_capacitor__
__easily_testable__
__silicon_debug__
__passive_components__
__memory_hierarchies__.
__performance_metric__.
__CAM-based__
__prediction_technique__
__signal_transitions__
__power-hungry__
__pipelined_architecture__
__partition_algorithm__
__critical_path__.
__maximum_performance__.
__live_ranges__
__SiGe_HBT__
__TPC-W__
__pipeline_depth__
__thread-level__
__Simultaneous_Multithreading__
__multiple_processors__,
__IP_protection__
__locality_of_reference__.
__DVS_algorithms__
__storage_requirements__,
__control_strategy__,
__long_paths__
__combinational_circuits__,
__synchronous_sequential_circuits__.
H.__264_encoder__
__energy-delay__
__SAT_solver__.
__fixed-width__
__circuit_components__
__CMOS_technologies__
__MB/s__
__data_size__.
__compiler_support__
__weak_points__
__dynamic_scheduling__.
__Pentium_III__
__scheme_utilizes__
__operating_voltage__
__power_saving__.
__stuck-at_fault__
__switching_power__
__drastically_reducing__
__memory_structure__
__memory_modules__,
__embedded_systems__:
__Network_Processor__
__standby_mode__
__parallel_hardware__
__VLSI_technology__.
__standard_cell_placement__
__mesh-connected__
__reconfigurable_devices__.
__search_range__
__word-oriented__
__local_memory__,
__parallel_platforms__
__MPI_programs__.
__numerical_applications__
__user_space__
__room_temperature__
__switched_capacitor__
__mid-range__
__sequential_logic__
__CPU_cost__
__basic_blocks__,
__quantum_computers__.
__degrade_performance__
__logic_values__
__FPGA_architecture__.
__DCT/IDCT__
__data_compression_techniques__
__failure-free__
__flash_memories__
(__Field_Programmable_Gate_Array__)
__unstructured_grids__
__suitable_for_VLSI_implementation__.
__dynamic_faults__
__circuit_parameters__
__low_leakage__
__cache_memories__.
__parallel_rendering__
__High_performance_computing__
__medium-size__
__redundant_computation__
__computing_capability__
__floating-point_operations__
__circuit_designers__
__memory_technology__
__fault_dictionary__
__pattern_generator__
__data_skew__
__redundant_faults__
__graphics_processing_unit__
__Demand-driven__
__clock_speeds__
__ground_bounce__
__electromagnetic_interference__
__error-detection__
__improved_performance__,
__value_prediction__.
__pipeline_architecture__
__networks_of_workstations__.
__higher_frequency__
__task_mapping__
__constraint_violations__.
__test_compression__
__input_stimuli__
__RF_signal__
__DACs__.
__technology_mapping__,
__critical_applications__.
__transistor_count__
__nearly_constant__
__General_purpose__
__hashing_functions__
__storage_capacities__
__commodity_processors__
__fault_effects__
__substantially_reducing__
__electronic_design_automation__
__buffer_cache__
__Field-Programmable_Gate_Arrays__
__multichip_module__
__array_multiplier__
__computational_kernels__
__communication_latencies__
__low_power_design__
__slew_rate__
__TX__
__device-level__
__digital_signal_processing__,
__shared-memory_multiprocessor__
__previous_proposals__.
__FPGA_device__.
__silicon_area__.
__Reconfigurable_computing__
__parallel_threads__
__resource_conflicts__
__technology-independent__
__RAM-based__
__A/D_conversion__
__low_memory__
__parasitic_extraction__
__rendering_speed__
__metal_layer__
__SMT_processors__
__software_transactional_memory__.
__computation_load__
__larger_size__
__per_cycle__
__normal_operation__.
__digital_designs__
__compute_power__
__stress_test__
__mass_production__
__size_increases__.
__run-time_overhead__
__communication_architecture__.
__array_redistribution__
__High-density__
__analysis_results__,
__FPGA_technology__.
__computational_performance__.
__FFT_processor__
__scan_chains__.
__speculative_threads__
__an_FPGA_based__
__entropy_coding__.
__specialized_hardware__.
__log-domain__
__standard_cell_library__.
__severely_limited__
__simulation_techniques__,
__low_jitter__
__architectural_level__
__GRAPE__
__Simulation_results__,
__commodity_hardware__.
__design_validation__
__experiments_demonstrating__
__reconfigurable_hardware__,
__processing_systems__.
__significantly_influences__
__current_technologies__.
__circuit_structure__
__high-reliability__
__Java_Virtual_Machines__
__dynamic_circuits__
__timing_jitter__
__error_control_codes__
__global_router__
__learning_capability__
__lock_contention__
__system-on-chips__
__functional_verification__.
__test_conditions__
__layout_optimization__
__LFSR-based__
__design_objectives__.
__design_parameters__,
__HW/SW_partitioning__
__&mu__;m
__delay_overhead__
__full-scan__
__L1_data_cache__
__software-controlled__
__dense_linear_algebra__
__memory_access_latency__
__machine_instructions__
__partial_redundancy_elimination__
__General-purpose__
__IC_designs__.
__dynamic_voltage_scaling__.
__diminishing_returns__
__VLSI_technologies__
__communication_times__
__CPU-bound__
__programmable_hardware__
__shared-nothing__
__design_exploration__.
__design_constraints__,
__switching_times__
__checkpointing_schemes__
__compression_ratios__.
__MEMS-based_storage__
__instructions_per_cycle__
__design-for-test__
__lines_of_code__,
__thermal_sensors__
__shared_memory_multiprocessors__
__parallel_processing_systems__
__development_costs__.
__NoC_design__
__SHA-256__
__point_multiplication__
__mapping_schemes__
__sampling_frequency__
__sample_rate__
__sensor_applications__.
__multi-gigahertz__
__processor_architecture__,
__statically_scheduled__
__irregular_applications__.
__hardware_structures__
__area_minimization__
__50&percnt__;
__division_and_square_root__
__memory_bank__
__VLIW_architectures__.
__performance_bottleneck__
__hardware_implementation__,
__co-design__.
__ultra_low_power__
__execution_cost__
__convergence_speed__,
__RLC_interconnect__
__cost_saving__
__hardware_device__
__silicon-on-insulator__
__coupling_effects__
__binary_decision_diagrams__.
__neural_recording__
__multimedia_processing__.
__clock_skews__
__design_cycle__.
__processor-based__
__critical_regions__
__placement_algorithm__.
__processor_utilization__.
__cache_configuration__
__power_usage__
__hardware_failures__.
__clean-up__
__GPU_computing__
__side_channel__
__processor_nodes__
__Previous_techniques__
__performance_overheads__.
__fine-grain_parallelism__
__hierarchical_design__
__test_pattern_generator__
__performance_and_power_consumption__.
__untestable_faults__
__prefetching_scheme__
__Error_correction__
__CPU_power__
__shared_virtual_memory__
__testing_methods__.
__block_size__.
__pipeline_stages__.
__encoding_schemes__.
__shadow_memory__
__hardware-oriented__
__run_times__.
__power_analysis__.
__layout_generation__
__test_programs__.
__Transaction_Level_Modeling__
__fixed-point_arithmetic__
__effectively_eliminates__
__Power_dissipation__
__limiting_factors__
__on-chip_buses__
__code_size_reduction__
__memory_latency__.
__Performance_measures__
__solar_cell__
__nano-CMOS__
__semi-static__
__time-interleaved__
(__SEU__)
__processing_resources__.
__hardware_platform__,
__circuit_operation__
__profile-guided__
__scale_poorly__
__page_size__
__power_distribution_network__
__at-speed_test__
__garbage_collectors__.
__exhibit_significant__
__mixed_mode__
__architecture_level__
__computational_times__
__signal-processing__
__vector_processors__.
__reduced_cost__
__instruction_stream__
__single_output__
__voltage_swing__
__microsystems__.
__MIPS__,
__Thermal-aware__
__lifting-based__
__coding_gain__.
__communication_overheads__.
__memory_references__.
__reliability_problems__
__processing_speed__,
__tradeoff_analysis__
__I/sub_DDQ__/
__completion_time__,
__slightly_increased__
__additional_memory__
__matrix_operations__.
__improving_performance__.
__test_times__
__propagation_delay__,
__FPGA_designs__
__Digital_Signal_Processor__
__test_access__
__CMOS_IC__
__encoding_techniques__
__memory_latencies__
__supply_noise__
__fault_masking__
__Leakage_power__
__multithreaded_architectures__.
__circuit_designs__.
__test_responses__
__wafer_fabrication__
__multiple_inputs__
__many-core_architectures__.
__Modern_processors__
__sleep_transistors__
__physical_memory__.
__intra-node__
__CPU_performance__
__fault_coverages__
__clusters_of_workstations__
__Power_reduction__
__Soft_errors__
__hardware_failures__
__random_variations__
__run-times__
__Verilog_HDL__
__message_sizes__
__test_effectiveness__
__production_line__.
__faulty_behavior__
__open_faults__
__efficiently_implement__
__random_access_memory__
__multistage_interconnection_network__
__ultra-low__
__software_failure__
__functional_faults__
__fully_testable__
__test_compaction__
__at-speed_testing__
__peripheral_devices__
__magnetic_recording__
__digital_design__.
__attractive_features__
__power_loss__
__larger_problems__
__cache_utilization__
__nanoscale_CMOS__
__modes_of_operation__.
__hardware_platforms__,
__eliminating_redundant__
__flash_memory__,
__serial_link__
__cost_reduction__,
__delay_lines__
__small_signal__
__simultaneously_optimize__
__reduced_costs__
__improve_performance__,
__structural_test__
__self-testable__
__manually_designed__
__logic_level__
__space_overhead__.
__inter-die__
__hard_faults__
__energy_management__.
__hiding_capacity__
__application_benchmarks__
__register_file__,
__multiplication_and_division__
__memory_interface__
__hardware_architectures__.
__cache_designs__
__mark-sweep__
__flip-flop__.
__spatial_correlations__.
__transient_simulation__
__Network_processors__
__larger_problems__.
__Very_Long_Instruction_Word__
__noise_margins__
__circuit_topology__
__reversible_circuits__
__FPGA_hardware__
__address_bus__
__architectural_exploration__
__CPU_speed__
__cache_organizations__
__wire_length__.
__single-precision__
__memory_footprint__,
__execution_performance__
__control_signals__.
__chosen_plaintexts__
__Performance_improvements__
__buffer_pool__
__SIMD_architectures__.
__high_level_synthesis__
__cost-effective__.
__false_alarm_rate__
__temperature-dependent__
__branch_predictors__.
__Compiler-directed__
__specific_applications__,
__conditional_branches__.
__parallel_architecture__.
__temporal_locality__.
__peak_throughput__
__quad-core__
__router_design__
__cache_sizes__,
__drain_current__
__loop-based__
__task_partitioning__
__energy_reductions__
__low-volume__
__delay_variations__.
__clock_skew__.
__easy_implementation__
__effectively_eliminate__
__partial_product__
__deeply_pipelined__
__hardware_structure__
__ultra-fast__
__image_processing_tasks__
__cache_architectures__
__application-specific_integrated_circuits__
__lifetime_reliability__
__nearly_perfect__
__bus_lines__
__communication_costs__,
__parameters_affecting__
__efficient_implementation__,
__multi-threading__,
__complexity_increases__
__slightly_lower__
__intermediate_results__,
__previous_implementations__
__false_alarms__,
__generation_techniques__
__temporal_partitioning__
__Multi-threading__
__cell-level__
__read_and_write_operations__.
__nested_loop__
__failure_rates__.
__design_criteria__.
__processor_performance__,
__Application_examples__
__memory_pages__
__networked_embedded_systems__
__graphics_processor__
__path_delay_faults__.
__optimization_schemes__
__MEMS_devices__
__FPGA_designs__.
__completely_eliminate__
__on-chip_inductance__
__energy_overhead__
__video_coding__,
__large_programs__,
__window_size__,
__massive_parallelism__
__memory_savings__
__energy_savings__,
__implementation_challenges__
__memory_constraints__.
__block_ciphers__,
__device_models__
__micro-architectures__
__product_lines__,
__electronic_equipment__
__output_buffer__
__quality_improvements__
__wide_bandwidth__
__module-level__
__extremely_expensive__
__performance_impact__.
__switching_element__
__test_plan__
__operational_amplifiers__
__routing_techniques__
__application_mapping__
__control_schemes__.
__practical_constraints__
__observation_points__
__compression_algorithms__.
__access_times__.
__design_stages__
__single_faults__
__limiting_factor__
__clock_cycle__.
__cell_design__
__arithmetic_operation__
__function_unit__
__error_detection_and_recovery__
__exponentiation_algorithm__
__large_clusters__
__switching_frequency__
__reduction_techniques__.
__energy_gains__
__ultra-low_power__
__logic_levels__
__software_versions__
__distributed_implementations__
__scan_cell__
__smaller_area__
__highly_attractive__
__reduced_size__
__cycle_count__
__significantly_accelerate__
__power-performance__
__control_inputs__
__delay_line__
__CPU_utilization__.
__functional_blocks__.
__network_measurements__
__clock_mesh__
__cycle-time__
__symmetric_multiprocessors__
__load_capacitance__
__logic_styles__
__data_race__
__event_scheduling__
__built-in_self-test__.
__transition_activity__
__decoupling_capacitors__
__alternative_implementations__
__rate-distortion_performance__
__finite-state_machine__
__MOS_transistors__.
__performance_parameters__.
__memory_addresses__
__CPU_utilization__,
__front-end__,
__Hardware_Description_Language__
__parallel_platforms__.
__fuel_cell__
__DSP_systems__.
__Content_Addressable_Memory__
__CAMs__
__VLIW_DSP__
__refresh_rate__
__concurrent_transactions__
__VLSI_designs__
__media_applications__.
__cache_capacity__
__too_big__
__profiling_information__
__highly_accurate__,
__storage_size__
__parallelizing_compiler__
__full_adders__
__resource_binding__
__watermarking_algorithms__
__test_set_size__
__reconfigurable_logic__.
__defect_densities__
__memory_allocation__.
__require_expensive__
__Trace-based__
__schedulability_tests__
__System-on-Chips__
__indirect_addressing__
__inter-core_communication__
__An_open-source__
__I/O_subsystems__
__HW/SW_co-design__
__scratch-pad_memory__
__dynamically_scheduled__
__parallelization_strategies__
__substantially_higher__
__slightly_higher__
__improves_performance__.
__arrival_times__.
__high_performance_computers__
__microprocessor_designs__.
__L2_caches__
__loop_nest__
__voltage_scaling__,
__per_hour__
__dynamically_configured__
__look-up_tables__.
__dynamic_power_consumption__
__additional_hardware__.
__function_evaluation__.
__fine-grained_parallelism__
__analog_signal__
__layout_synthesis__
__output_quality__
__ring_oscillators__
__modern_applications__.
__signal_generator__
__clock_cycles__,
__clock_networks__
__low_computational_complexity__.
__area_overheads__
__Area-efficient__
__test_generators__
__10_seconds__
__predictable_performance__.
__post-placement__
__timing_closure__.
__square_root__,
__reduction_scheme__
__clock_period__.
__temperature_sensors__
__specific_hardware__
__computational_elements__
__algorithmic_complexity__.
__Web_proxy__
__hit_rates__
__I/O-intensive__
__peak_current__
__cell_placement__
__vector_processor__
__feature_size__,
__limited_space__
__communication_latency__.
__key-dependent__
__single-thread__
__512-bit__
__system_level_design__
(__HW/SW__)
__population_sizes__
__inter-processor_communication__.
__significant_speed-ups__
__test_circuit__
__run_lengths__
__algorithmic_improvements__
__synthesis_methodology__
__Unlike_previous_works__,
__area_cost__
__partial_products__
__Chip_multiprocessors__
__buffer_insertion__.
__peak_temperature__
__intra-procedural__
__media_applications__
__100_MHz__
__multi-core_processors__,
__low-precision__
__video_encoder__.
__dramatically_reducing__
__active_devices__
__flash-based__
__Montgomery_multiplier__
__long_wires__
__signal_processing_systems__.
__graphics_card__
__smart_camera__
__single-electron__
__Technology_scaling__
__design_space_exploration__,
__parallel_file_systems__.
__low-temperature__
__benchmark_suites__,
__logic_element__
__Automatic_Test_Equipment__
__architectural_synthesis__
__inventory_level__
__dramatically_reduced__.
__Design_examples__
__chip_level__
__multiple_cores__.
__cache-aware__
__delay_tests__
__stream_cipher__.
__target_architectures__.
__logic_depth__
__SPICE_simulations__.
__code_sequences__
__preliminary_performance_results__
__equal_error_rate__
__logic_BIST__
__reliability_and_availability__.
__layout_design__.
__jitter_measurement__
__programmable_graphics_hardware__.
__co-simulation__.
__inter-chip__
__dynamic_partitioning__
__Nios_II__
__PA-RISC__
__parallelization_techniques__
__multi-core_platforms__.
__configurable_logic__
__stuck-at_fault_coverage__
__memory_faults__.
__throughput-oriented__
__mechanical_stress__
__digital_baseband__
__SystemC-based__
__main_storage__
__space_savings__
__optimally_solve__
__error_checking__
__logic-level__
__computation_speed__
__CMOS_image_sensor__
__wafer-level__
__slack_distribution__
__architecture_supporting__
__device_parameters__
__packet_processing__.
__warm-up__
__space_applications__.
__average_speedup__
__program_restructuring__
__IA-64__
__single-rail__
__extra_cost__
__MPEG-2__,
__delay_testing__.
__prior_efforts__
__control_store__
__magnetic_disks__
__FPGA_chips__
__high-performance_microprocessors__.
__wire_length__,
__significant_performance_improvements__.
__worst-case_execution_times__
__Self-checking__
__performance_and_energy_consumption__
__Thread-Level_Speculation__
__real-time_garbage_collection__
__increasingly_larger__
__Boolean_satisfiability__.
__lookup_tables__.
__Low-overhead__
__MPEG-4__,
__pre-silicon__
__heap_memory__
__processor-memory__
__fairly_large__
__application_execution__.
__considered_simultaneously__
__Cost_effective__
__latency_tolerance__
__mixed-signal_circuits__.
__heterogeneous_multiprocessor__
__dynamic_power__.
__verification_effort__
__IC_layout__
__register_binding__
__microprocessor_designs__
__architectural_features__,
__leakage_power_reduction__
__reducing_power_consumption__
__temporal_locality__,
__CAD_flow__
__multimedia_extensions__
__fault_attacks__
__window_management__
__cache_conflicts__
__COTS-based__
__20_minutes__
__thread-level_parallelism__.
__Hardware-based__
__Power_analysis__
__radiation-induced__
__graphics_pipeline__.
__processor_cycles__
__energy-optimal__
__scalable_parallel__
__test_point_insertion__
__workstation_clusters__.
__parallel_architectures__,
__Cell_Broadband_Engine__
__execution_efficiency__
__semi-conductor__
__cache_miss_rates__
__zero_skew__
__clock_rate__.
__parallel_database_systems__
__MPI_and_OpenMP__
__on-chip__.
__path_profiling__
__simulation_accuracy__
__test_cost__.
__fully_exploited__
__critical_paths__,
__baseband_processing__
__operating_range__
__cache_parameters__
__50_percent__
__design_rules__,
__manufacturing_technology__
__programmable_graphics_hardware__
__co-synthesis__
__logic_networks__
__coding_performance__.
__parallelization_strategy__
__silicon_area__,
__mixed-signal_circuits__
__wire_segments__
__prohibitively_high__
__software_solution__
__NS-2__.
__predicated_execution__
__massively_parallel_processing__
__table_look-up__
__gate_dielectric__
__low-distortion__
__class_AB__
__directly_impacts__
__Trade-offs_between__
__test_methods__.
__instruction_encoding__
__memory_test__
__mode_decision__
__computational_structures__
__5_GHz__
__reads_and_writes__.
__carefully_tuned__
__memory_sizes__
__triple_modular_redundancy__
__Timing_analysis__
__multi-ported__
__significant_performance_gain__
__compiler-generated__
__extra_bits__
__Rio__
__space_allocation__
__TCAM-based__
__router_architecture__
__printed_circuit_boards__
__defect-tolerant__
__loop-back__
__memory_manager__
__high-performance_processors__.
__memory_contention__
__RF_circuits__
__numerical_applications__.
__parallel_hardware__.
__search_times__
__vector_generation__
__prototype_demonstrates__
__computational_intensive__
__DSP_processors__
__OS-level__
__frequency_band__.
__spatial_and_temporal_locality__
__VLSI_technology__,
__functional_testing__.
__prefetching_algorithms__
__log_records__
__BG/L__
__industrial_circuits__.
__NAND_Flash__
__massively_parallel_computers__
__hardware_emulation__
__manufacturing_yield__
__path_based__
__ramp-up__
__Chip_Multiprocessor__
__high_performances__
__programmable_logic_arrays__
__interconnection_structure__
__device_level__
__hybrid_architectures__
__data_layout__.
__hand-optimized__
__network_traffic_and_resource_consumption__.
__asynchronous_approaches_in_locating_documents__.
__power_amplifiers__
__reliability_modeling__
__signal_acquisition__
__optical_switch__
__inductance_extraction__
__arithmetic_circuits__,
__function_blocks__
__large_numbers__
__RAID-6__
__IEEE_standard__
__temperature-aware__
__power-gated__
__test_schedule__
__addition/subtraction__
__clock_gating__.
__power_profile__
__single_stuck-at_faults__
__floating-point_units__
__FPGA_board__
__approximately_30__%
__access_modes__
__functional_block__
__timing_information__,
__signal_processing_systems__
__area_and_power__.
__high_complexity__,
__context_switching__,
__24-bit__
__phase_detection__
__test_point__
__shared_memory_multiprocessors__.
__clock_domains__
__Power_minimization__
__write_performance__
__circuit_implementation__
__short_circuit__
__test_methods__,
__MPI-I/O__
__fabrication_processes__
__multi-processor_systems__
__total_power_consumption__
__reduction_technique__.
__computational_expense__.
__code_quality__.
__memory_access_patterns__.
__accurately_modeling__
__signal_transition__
__test_vectors__,
__Globally_Asynchronous_Locally_Synchronous__
__independent_tasks__.
__wear-out__
__higher_flexibility__
__An_area-efficient__
__logic_design__.
__temperature_variations__.
__intermittent_faults__
__variable_block_size__
__compression_ratio__,
__mm-wave__
__standard_CMOS__
__Mathematical_analysis__
__random_logic__
__sampling_rate__,
__space_usage__.
__disk_drives__,
__storage_subsystem__
__Java_benchmarks__
__storage_device__.
__hardware_units__
__memory_address__
__permanent_faults__
__critical_sections__.
__embedded_systems_design__.
__performance_penalties__.
__instance-specific__
__mixed-size__
__test_generator__.
__regular_expression_matching__
__design_for_test__
__crosstalk-induced__
__highly_predictable__
__thread-level_speculation__
__data_speculation__
__circuit_timing__
__delay_penalty__.
__computing_nodes__.
__bit_rates__.
__slow-down__
__SRAM_cells__.
__multiple_faults__.
__recently_released__
__high_linearity__
__soft-error__
__lower_energy__
__DSP_processors__.
__FIR_filter__.
__lower_power_consumption__
__fault_attacks__.
__A_10__
__automatically_synthesizes__
__switching_fabrics__
__faulty_links__
__SRAM-based_FPGAs__.
__video_encoders__
__conflict_graph__
__allocation_and_deallocation__
__cache_interference__
__bandwidth_reduction__
__FPGA_placement__
__capacitively_coupled__
__65_nm__
__multi-cores__
__Bloom_filters__.
__wide-range__
__memory_faults__
__timing_driven__
__highly_interconnected__
__significantly_longer__
__parallel_loops__.
__chip_designs__
__error_correcting_codes__.
__software_DSM__
__multi-clock__
__signal_integrity__.
__voltage_control__
__previously_designed__
__on-chip_bus__
__capacitive_coupling__
__hardware_constraints__
__test_stimulus__
__heterogeneous_architectures__
__leakage_power_consumption__
__DSM_systems__.
__speed_advantage__
__memory_consistency_models__
__total_delay__
__sequential_prefetching__
__network_on_chip__
__Monte_Carlo_simulation__,
__chip_performance__.
__solid_state__
__high_prediction_accuracy__
__high-performance_microprocessors__
__replacement_policy__.
__private_caches__
__wirelength_estimation__
__design_for_manufacturability__
__file_I/O__
__hardware_prefetching__
__significantly_faster__.
__memory_overhead__.
__control-dominated__
__diagnostic_resolution__.
__supply_voltages__.
__built-in_test__
__delay_computation__
__analog_signals__
__HW/SW_codesign__
__high-performance_systems__.
__data_movement__,
__CPU_core__
__size_increases__
__dual-processor__
__signal_integrity__,
__parameter_sweep__
__average_improvement__
__power_densities__
__digitally_controlled__
__FFT/IFFT__
__input_size__
__Resource_sharing__
__OS_services__
__degrade_performance__.
__interconnect_length__
__tuning_range__
__performance_portability__
__reconfiguration_scheme__
__too_slow__.
__behavioral_level__
__access_latency__,
__block_cipher__.
__statistical_simulation__
__embarrassingly_parallel__
__energy_optimization__.
__parallel_disks__.
__cache_block__
__test_patterns__,
__global_wires__
__switch_box__
__detailed_measurements__
__multiprocessor_platforms__
__general-purpose_computing__
__internal_memory__.
__hardware_designers__
__thermal_simulation__
__analog_filters__
__key_sizes__
__CAD_applications__.
__code_placement__
__differential_power_analysis__
__NoC_architectures__.
__query_times__
__performance_variability__
__digital_systems__,
__3.3_V__
__trace_cache__
__R-tree__,
__asynchronous_design__
__floating_gate__
__pre-characterized__
__public-key_cryptography__.
__body_biasing__
__page_migration__
__duty_cycle__.
__modern_microprocessors__
__cell_libraries__
__Energy_optimization__
__memory_chips__
__real_programs__.
__setup_cost__
__voltage_drops__
__control_circuits__
__diagnosis_algorithms__
__statement_coverage__
__implementation_costs__
__conditional_branch__
__scan_architecture__
__hardware_cost__,
__SAR_ADC__
__single_cycle__
__trace-back__
__line_width__
__interface_circuits__
__500_MHz__
__random_number_generator__
__high_compression_ratio__
__picture_quality__.
__dual-Vt__
__disk_accesses__.
__90-nm__
__compute_nodes__.
__achievable_performance__
__overhead_costs__
__32_bit__
__test_conditions__.
__lock-step__
__test_method__.
__buffer_area__
__net-list__
__Basic_Linear_Algebra_Subprograms__
__mixed-signal_systems__.
__access_costs__
__turbo_decoder__
__peak_performance__.
__data_path__.
__SOC_design__
__hardware_module__
__benchmark_applications__.
__Performance_models__
__high_compression__
__outer_loop__
__encoder/decoder__
__size_increases__,
__difficult_problem__
__determining_optimal__
__global_memory__
__Design_methodology__
__error_tolerant__
__peak-to-peak__
__adversely_impact__
__RF_front-end__
__JPEG-2000__
__delay_fault_coverage__
__MD_simulations__
__circuit_complexity__.
__maximum_error__
__wire_routing__
__coupling_capacitances__
__inter-task_communication__
__latency_hiding__
__path_delay_fault__
__execution_paths__.
__disk_I/O__.
__Mixed-signal__
__analog_circuits__,
__merge_sort__
__SIMD_architecture__
__Experimental_validation__
__intellectual_properties__
__optical_devices__
__fitness_evaluations__
__bit_streams__.
__User-level__
__high_density__,
__reliability_problems__.
__Trusted_Platform_Module__
__target_architectures__
__based_architecture__
__parallel_performance__.
__accurately_estimating__
__maximum_efficiency__
__RF_transceiver__
__partitioning_approach__
__scientific_programs__
__impedance_matching__
__context_switches__.
__multithreaded_execution__
__cost_sensitive__
__cost_reductions__
__extensive_testing__
__source/drain__
__Beowulf_cluster__
__power_factor__
__transient_errors__.
__machine_architecture__
__floating_point_arithmetic__
__code_coverage__.
__parallel_tasks__.
__circuit_simulations__.
__common_subexpression_elimination__
__circuit_optimization__.
__operating_mode__
__search_effort__
__shared_caches__
__BIST_architecture__
__25_percent__
__data_reuse__.
__test_technique__
__threshold_voltage__,
__optical_proximity_correction__
__transition_faults__.
__reference_behavior__
__control_circuit__
__real_hardware__.
__FIFO_queue__
__loop_parallelization__
__multicore_processors__,
__minimizing_total__
__prefetching_mechanism__
__stream_processors__.
__reducing_power__
__fabrication_technology__
__excellent_scalability__
__long_latencies__
__hardware_requirements__.
__parallel_scientific_applications__.
__high-performance_systems__
__GPS_receiver__
__completely_remove__
__next_generation_network__
__scaling_behavior__
__thread_management__
__particle_strikes__
__power_hungry__
__transistor_sizes__
__RAID_systems__
__pre-layout__
__power_demand__
__dedicated_hardware__.
__Turbo_decoding__
__NoC_based__
__backward_compatibility__
__cycle-based__
__cycle-by-cycle__
__processor_speed__,
__memory_block__
__SoC_architecture__
__reversible_circuits__.
__transient_analysis__.
__distributed_memory__,
__Physical_design__
__temporary_storage__
__exhaustive_testing__
__scientific_programs__.
__test_cubes__
__power_management_techniques__
__System_level__
__single_stuck-at_fault__
__L2_cache__.
__conversion_rate__
__pipelined_processor__
__integration_technology__
__considerably_lower__
__soft_processors__
__delay_fault_testing__
__small_sized__
__user-level_communication__
__voltage_island__
__exploiting_parallelism__
__Speed-up__
__scalar_multiplication__
__extra_storage__
__multi-processor_systems__.
__Software_pipelining__
__Intel_Pentium__
__reasonable_performance__.
__traffic_generator__
__surface_mount__
__Bloom_filters__,
__problem_size__,
__phase_behavior__
__parallel_access__
__error_coverage__
__substrate_coupling__
__statistical_delay__
__instruction-set__
__current_densities__
__bandpass_filter__
__highly-parallel__
__microprocessor_core__
__number_representations__
__FPGA_configuration__
__Test_data__
__manual_effort__.
__capacitive_load__
__direct-mapped__
__analog_test__
__clock_distribution_network__
__parallel_operations__
__injected_faults__
__Distributed_shared_memory__
__built-in_self-repair__
__approximately_half__
__custom_hardware__.
__circuit_structures__
__message_sizes__.
__design_style__.
__VM-based__
__tri-state__
__read_access__
__IP_blocks__.
__Fault_injection__
__computationally-intensive__
__10Gb/s__
__floorplanning_algorithm__
__output_quality__.
__executed_concurrently__
__embedded_Linux__
__data_duplication__
__large_circuits__,
__multiprocessor_architecture__.
__scheduling_overhead__
__GPU_implementation__
__multiple_configurations__
__Embedded_DRAM__
__IP_router__
__practical_solution__
__high_overheads__
__multi-threaded_applications__
__wire-length__
__many-core_processors__.
__job_scheduler__
__input_current__
__Cyclops__
__static_power_dissipation__
__power_distribution_networks__
__clock_buffers__
__fault-secure__
__hybrid_solution__
__long_latency__
__visual_computing__
__RISC-based__
__active_mode__
__largely_reduce__
__asynchronous_circuits__,
__DACs__
__nanometer_scale__
__multi-GHz__
__MOS_devices__
__testing_phase__
__circuit_synthesis__.
__industrial_benchmarks__
__circuit_delay__.
__scientific_simulations__
__A/D_converters__
__manual_intervention__.
__shared_memory_systems__
__power_constraints__,
__improved_substantially__
__interconnection_architecture__
__measurement_error__.
__memory_leaks__.
__critical_dimensions__
__embedded_architectures__
__reliability_enhancement__
__encoding_scheme__,
__code_restructuring__
__hardware_architecture__,
__Random_Access_Memory__
__Process_variation__
__test_data_volume__,
__performance_parameters__,
__significant_performance_improvement__.
__data_cache__,
__carry-free__
__sea-of-gates__
__x86-64__
__performance_and_energy_consumption__.
__maximum_throughput__.
__PC_cluster__.
__array_structure__
__power_networks__
__performance_optimization__,
__High-level_synthesis__
__temporal_redundancy__
__SRAM_design__
__write_and_read__
__power_consuming__
__zero-delay__
__Elmore_delay__
__inherently_parallel__
__peta-scale__
__C_compiler__.
__Power_efficiency__
__bit_error_rates__
__900_MHz__
__slow_speed__
__microprocessor_performance__
__miss_penalty__
__high-throughput__,
__previous_designs__
__routing_layers__
__dataflow_graphs__.
__cryptographic_applications__,
__functional_simulation__.
__reduction_methods__
__performance.This_paper__
__completion_rate__
__interconnection_scheme__
__page_fault__
__metal_layers__.
__wide-issue__
__analog-to-digital_converters__
__65-nm__
__short_length__
__superscalar_microprocessors__
__branch_misprediction__
__network_transmission__
__Test_Access_Mechanism__
__parasitic_capacitances__
__high-bandwidth__,
__parallel_execution__,
__embedded_microprocessor__
__switch_fabric__
__Parallel_algorithms__
__memory_layouts__
__synchronization_points__
__distributed_memory__.
__macro-cell__
__detect_faults__
__yield_enhancement__.
__parallel_sorting__
__block_sizes__.
__Dynamic_power_management__
__instruction_prefetching__
__stack_allocation__
__efficient_simulation__
__LFSR_reseeding__
__bridging_fault__
__highly_recommended__
__operating_speed__
__stream_processors__
__hardware_counters__
__guaranteed_throughput__
__test_mode__
__mathematical_operations__
__parity-based__
__adaptive_approaches__
__sub-threshold_leakage__
__computational_requirements__,
__virtual_machine_monitors__
__stall_time__
__performance_gains__,
__network_of_workstations__
__memory_performance__.
__arithmetic_units__.
__delay_minimization__
__dependent_tasks__
__cycle_stealing__
__area_optimization__
__base-band__
__TLB_misses__
__power_gating__.
__recursive_bisection__
__considerably_reduced__.
__compression_performance__.
__configuration_bits__
__overly_pessimistic__
__false_sharing__.
__throughput_rate__
__power_grid__.
__extremely_fast__,
__front-ends__.
__PLA-based__
__synthesis_process__
__test_methodologies__
__hard_drive__
__ISCAS_benchmarks__
__deadlock_detection_algorithm__
__insert/delete__
__micro-processor__
__per_iteration__.
__performance_improvements__,
__yield_optimization__
__operating_cost__
__memory_units__
__parity_prediction__
__hardware_unit__
__DC-DC_converter_with__
__fail-silent__
__compiler_optimization__.
__400_MHz__
__Network-on-Chips__
__transaction_level__
__existing_heuristics__
__instruction_caches__.
__redundant_execution__
__active_memory__
__numerical_accuracy__
__cache_pollution__
__faster_speed__
__VLSI_interconnect__
__optical_fibers__
__simultaneous_switching__
__input_voltage__
__chip-multiprocessor__
__processor_designs__.
__optical_communications__.
__modern_architectures__
__scalable_architectures__
__special-purpose_hardware__
__accurately_determine__
__leakage_control__
__linear_hashing__
__cell_library__.
__storage_requirement__.
__memory-constrained__
__conflict_misses__.
__Memory_management__
__interconnect_power__
__Extensive_experimental_results_demonstrate__
__linear_solvers__
__error_traces__
__SRAM-based_FPGAs__
__line_rates__
__speculative_execution__,
__routing_resources__.
__FPGA_routing__
__reliability-aware__
__failure_modes__,
__code_density__
__distribution_models__.
__FPGA_chip__
__MPI_communication__
__two-thirds__
__prefetching_strategy__
__pull-up__
__DFT_technique__
__communication_architectures__.
__Virtual_prototyping__
__static_compaction__
__advanced_technologies__.
__hash_algorithm__
__local_controllers__
__test_equipment__.
__instruction_level__
__order-of-magnitude__
__Design_space_exploration__
__process_variation__,
__module_selection__
__critical_sections__,
__virtually_unlimited__
__communication_synthesis__
__instruction_sets__,
__hardware_complexity__,
__quiescent_current__
__task-level_parallelism__
__bit_level__
__board_level__
__cost_analysis__.
__MP3_audio__
__shared_memory_systems__.
__compression_scheme__.
__reasonable_size__
__test_case__,
__remote_accesses__
__fault-injection__
__area_cost__.
__SMP_nodes__
__burst_errors__
__commercial_tools__.
__ATM_switch__.
__co-processor__.
__extremely_large__,
__substantial_performance_improvements__
__benchmark_set__
__timing_slack__
__processing_speeds__
__heap_space__
__effectively_removes__
__input_stage__
__virtual_address_space__
__Cost-efficient__
__failure_mechanism__
__sigma-delta_modulator__
__slightly_worse__
__three_phase__
__logic_style__
__A/D_converter__.
__SMT-based__
__data-level_parallelism__
__stuck-at__,
__domino_circuits__
__bridging_faults__,
__narrow-width__
__common_mode__
__code_selection__
__mixed-signal_systems__
__deblocking_filter__
__visual_quality__,
__redundancy_analysis__
__FPGA_circuits__
__memory_disambiguation__
__mapping_algorithm__.
__parallel_computing_systems__.
__process_parameter_variations__
__hardware_circuits__
__hardware_performance__
__software_protection__
__database_workloads__
__Built-In_Self_Test__
__trace_collection__
__microelectromechanical_systems__
__critical_paths__.
__moderately_complex__
__standby_mode__.
__VHDL-based__
__high-performance_computers__
__partially_reconfigurable__
__Monte_Carlo_based__
__failure_rates__,
__collective_operations__.
__dummy_fill__
__analog_front-end__
__task_graphs__,
__NBTI-induced__
__65nm_technology__
__chip-multiprocessors__
__clock_generator__
__L2_cache__,
__RF_MEMS__
__design_stage__,
__crosstalk_avoidance__
__domino_circuits__.
__off-chip_memory__.
__fault_rates__
__DEC_Alpha__
__memory_based__
__set-associative_caches__
__texture_memory__
__significant_energy_savings__.
__approximately_20__%
__performance_driven__
__linked_data_structures__
__Shared_memory__
__communication_traces__
__leakage_energy_consumption__
__page_sizes__
__mitigation_techniques__
__generated_code__.
__execution_overhead__
__sequential_ATPG__
__cache_sizes__.
__file_cache__
__shared_memory_multiprocessor__
__switch_block__
__test_result__
__Circuit_design__
__DSP_processor__
__Digital_Signal_Processors__
__fanout_optimization__
__local_memories__
__dual-output__
__low_costs__
__SoC_platform__
__distributed_memory_machines__.
__synchronization_operations__.
__Power_gating__
__coarse-grained__,
__long_interconnects__
__correct_execution__
__CAMs__.
__power_integrity__
__DSP_systems__
__scan_vectors__
__workstation_cluster__
__turn-around_time__
__voltage_scheduling__
__ring_oscillators__.
__fixed-outline__
__Buffer_insertion__
__analog_blocks__
__routing_congestion__.
__global_routing__,
__signal_nets__
__SOI_CMOS__
__fewer_bits__
__total_wirelength__
__global_placement__.
__variable_latency__
__uni-processor__
__speed_improvements__
__operating_condition__
__cell_area__
__delay_models__.
__circuit_sizing__
__live_range__
__lead-free__
__cache_behavior__.
__cache_lines__.
__performance_enhancing__
__hardware_faults__
__L1_caches__
__MPI_implementation__.
__network_processors__,
__current_testing__
__embedded_platforms__
__Blue_Gene/L__.
__Viterbi_decoder__.
__unexpected_behavior__
__orders_of_magnitude__.
__implementation_options__
__application_kernels__
__programmable_logic_devices__
__stress_tests__
__Variation-aware__
__energy_consumptions__
__matrix_computations__.
__architectural_extensions__
__fixed_priority_scheduling__
__table_lookups__
__worst_case_execution_time__
__8T_SRAM__
__RT_level__
__increasing_or_decreasing__
__working_set_size__
__bandwidth_demands__
__MEMS_devices__.
__previously_proposed__,
__switch_boxes__
__fully_programmable__
__manually_tuned__
__general_purpose_processors__.
__memory_subsystems__
__synchronous_circuits__.
__victim_cache__
__ultra-low-power__
__voltage_reference__
__energy_recovery__
__reduces_power_consumption__
__computing_times__.
__integrated_circuit__.
__billion-transistor__
__semi-custom__
__domino_logic__.
__low_power_consumption__.
__accurate_timing__
__Montgomery_multiplication__
__residue_number_system__
__Mbps__,
__Low_voltage__
__clock_periods__
__table_entries__
__local_clock__
__bus_encoding__
__failure-inducing__
__Reconfigurable_hardware__
__multiplexer-based__
__substantially_reduced__.
__hard_errors__
__computational_times__.
__nanometer_technology__
__error_probabilities__.
__saves_energy__
__fully_optimized__
__statistical_timing_analysis__.
__functional_partitioning__
__decoding_complexity__.
__power_modeling__
__increased_complexity__
__physical_limits__
__silicon_wafer__
__virtual_keyboard__
__database_size__
__parametric_faults__
__coding_gains__
__hardware_descriptions__
__hardware/software_codesign__
__programmable_devices__
__processor_array__.
__project_duration__
__FPGA-accelerated__
__OpenMP_and_MPI__
__spare_cells__
__flash_translation_layer__
__synchronization_technique__
__special_considerations__
__coding_schemes__,
__fault_isolation__,
__portable_applications__.
__substantially_increased__
__processing_times__,
__on-line_transaction_processing__
__future_microprocessors__.
__hand-designed__
__million_users__
__greatly_increasing__
__dense_matrix__
__steer-by-wire__
__processing_cost__.
__enhancement_techniques__
__power_budget__,
__unlike_existing__
__successfully_verified__
__execution_unit__
__Pfair_scheduling__
__disk_storage__,
__read_operations__.
__considerably_faster__
__faults_affecting__
__data_volume__,
__MPI_implementations__.
__loop_pipelining__
__memory_ordering__
__interconnection_network__,
__quantum-dot_cellular_automata__
__storage_efficiency__
__radix_sort__
__sort_algorithm__
__IDDQ_testing__.
__reversible_gates__
__gated_clock__
__heterogeneous_processors__.
__memory_tests__
__production_testing__
__DFT_techniques__
__SOC_test__
__recovery_technique__
__hard_disk_drive__
__register-transfer__
__nonvolatile_memory__
__path_delay_fault_coverage__
__fault_list__
__interactive_frame_rates__
__service_life__
__exhibits_excellent__
__defect_coverage__
__coherence_protocol__.
__bus_architecture__.
__dynamic_binary_translation__
__drastically_reduced__.
__trace_compression__
__1024-bit__
__diagnosis_accuracy__
__application_dependent__
__video_encoding__.
__driver_model__
__modern_computers__
__computation_costs__.
__graphics_rendering__
__GB/s__
__inductive_noise__
__NBTI_degradation__
__test_points__.
__ASIC_designs__
__core_processor__
__optimizing_compiler__.
__global_interconnects__.
__arbitration_scheme__
__multicore_platforms__.
__idle_time__.
__memory_architectures__.
__output_sequence__
__turnaround_times__
__media_processing__.
__measurement_results__.
__circuit_layout__
__defect_tolerant__
__instruction_set_architectures__
__monitoring_technique__
__addressing_modes__
__CPU_times__
__RDMA-based__
__Dynamically_reconfigurable__
__Compute_Unified_Device_Architecture__
__static_partitioning__
__C-testable__
__MEMS_storage__
__performance_boost__
__fitness_evaluation__.
__competitive_performance__.
__scan_chain__.
__runtime_analysis__
__resistive_opens__
__higher_precision__,
__severely_restricted__
__off-the-shelf__,
__MPI_processes__
__parameter_combinations__
__control_independence__
__job_completion_time__
__bus_systems__
__easily_implemented__,
__analog_integrated_circuits__
__Active_Messages__
__scheduling_heuristic__
__hash_join__
__software_execution__
__distributed-memory_machines__.
__target_faults__
__Amdahl's_law__
__access_conflicts__
__communication_operations__.
__high_fault_coverage__.
__shared_data_structures__
__Blue_Gene/P__
__Implementation_details__
__charge_transfer__
__cost/performance__
__vector_operations__.
__Network-on-chip__
__multiprocessor_systems-on-chip__
__DAG_scheduling__
__long_run__
__low_computational_cost__.
__pseudo-exhaustive__
__test_length__.
__fault_tolerant__,
__semi-join__
__intra-word__
__additional_cost__.
__AES_encryption__
__floating-point_adder__
__Low-energy__
__interconnect_lines__
__deeply_embedded__
__performance_overhead__,
__memory_optimization__
__single-issue__
__6T_SRAM__
__crossbar-based__
__carry_propagation__
__radix_2__
__parametric_variations__
__level_converter__
__highly_effective__,
__testability_measure__
__shift-and-add__
__Floating-point__
__ISDB-T__
__reconfigurable_platforms__.
__latency_reduction__.
__Silicon_Graphics__
__graceful_degradation__.
__CPU_intensive__
__higher_density__
__fault_collapsing__
__semiconductor_memory__
__high_performance_microprocessors__
__gate_dielectrics__.
__Single_Event_Upsets__
__bus_bandwidth__
__voltage_supply__
__error_injection__
__transient_current__
__power_reductions__
__tuning_process__
__total_wire_length__
__column-based__
__geometry_compression__
__High_temperature__
__cache_architecture__.
__Moore's_law__,
__timing_issues__
__IP_reuse__
__software_distributed_shared_memory__
__circuit_topologies__
__memory_devices__.
__100_MHz__.
__array_structures__
__tradeoff_curve__
__DC_voltage__
__matrix-vector_multiplication__.
__Execution_time__
__disk_block__
__transistor_counts__
__optical_technology__
__resource_estimation__
__internal_nodes__.
__memory_organization__.
__hard_real-time_systems__,
__CORDIC_algorithm__
__database_size__.
__instruction_set_architecture__.
__memory_systems__,
__High_efficiency__
__compiler_framework__
__significantly_faster__,
__instruction_sequence__
__soft_keyboard__
__mode_transition__
__fewer_iterations__
__conventional_processors__
__Networks_on_Chip__
__register_values__
__128_bits__
__excessively_large__
__sequential_execution__.
__memory_instructions__
__Direct_Memory_Access__
__program_runs__
__single-thread_performance__
__memory_cores__
__compact_models__
__switching_noise__
__speed-up__,
__logic_density__
__SA-based__
__page_accesses__
__parametric_analysis__
__data_bus__.
__memory_arrays__
__network_adapter__
__loop_unrolling__,
__previous_solutions__.
__time_warp__
__read_ports__
__implementation_alternatives__
__electrostatic_discharge__
__CPU_implementation__.
__SAT_solvers__,
__CAD_tools__,
__video_decoding__.
__PCI-Express__
__object_allocation__
__optical_communications__
__parallel_computer__,
__synchronization_overhead__.
__high_performance_systems__
__NMOS_and_PMOS__
__mode_of_operation__,
__8_bit__
__configurable_hardware__
__error_detecting__
__Built-in_self-test__
__wear-leveling__
__message_passing_interface__
__digital_integrated_circuits__
__memory_elements__.
__place-and-route__
__supply_voltage_scaling__
__hardware_support__,
__reduction_ratio__
__vastly_improved__
__decoding_performance__
__Simultaneous_multithreading__
__competing_objectives__
__nanoscale_devices__
__Linear_Feedback_Shift_Registers__
__remote_memory_access__
__parameter_variations__,
__processing_unit__,
__superscalar_processor__.
__average_response_times__
__effectively_utilizing__
__analog-digital__
__Technology_trends__
__cross-point__
__integer_benchmarks__
__stack_frame__
__delay_calculation__
__hardware_utilization__.
__previously_proposed_schemes__
__increases_exponentially__
__physical_device__
__power_reduction__,
__voltage_mode__
__integrated_circuit_design__.
__Performance_improvement__
__computational_costs__,
__reconfigurable_datapath__
__hardware_performance_counters__
__coarse-grain_parallelism__
__chip_design__,
__kbit/s__
__area_and_power_consumption__.
__defect_diagnosis__
__Self-timed__
__interconnect_architecture__
__crossbar_switches__.
__inter-PE_communication__
__multiple_processor__
__parasitic_capacitance__
__array_accesses__.
__instruction_scheduling__,
__communication_volume__
__significantly_improved__,
__speed-independent__
__an_area-efficient__
__design-space_exploration__
__temperature_compensation__
__small_to_medium_sized__
__code_cache__
__bulk_CMOS__
__tedious_manual__
__physical_effects__
__issue_width__
__timing_parameters__
__parallel_processing_systems__.
__battery_operated__
__dramatically_decrease__
__data_partitioning__.
__design_closure__
__MCNC_benchmark_circuits__
__control_variables__.
__electromagnetic_radiation__
__synthesis_process__.
__hardware_configurations__
__center_frequency__
__ROM-based__
__testing_strategies__.
__iterative_compilation__
__tile_sizes__
__high-speed_digital__
__optical_links__
__test_planning__
__optimization_objectives__
__thread_scheduler__
__response_speed__
__fault-detection__
__measurement_systems__.
__computational_efforts__
__residue_arithmetic__
__memory_allocation__,
__transaction-level__
__internal_signals__
__reasonably_sized__
__scalability_challenges__
__fine_pitch__
__0.35µm_CMOS__
__return_loss__
__multiple-issue__
__significant_performance_degradation__.
__branch_predictors__,
__instruction-level_parallelism__.
__copy_operations__
__Pentium_II__
__feasibility_test__
__design_verification__,
__architectural_tradeoffs__
__parallel_sorting_algorithms__
__greatly_influences__
__based_systems__,
__clock_power__
__embedded_application__
__high-performance_applications__.
__heat_generation__
__low-latency__,
__multi-core_platforms__
__heterogeneous_platforms__,
__significant_performance_gains__.
__primary_outputs__
__memory_chip__
__power_measurement__
__optical_components__
__idle_cycles__
__Design-for-Testability__
__high_performance_and_low_power__
__timing_behavior__.
__buffer_memory__
__high_level_synthesis__.
__half-rate__
__memory_architecture__,
__architectural_enhancements__
__cache-friendly__
__gate_arrays__
__computing_engine__
__dynamic_power_management__.
__Benchmark_results__
__large_instances__.
__SPICE_simulation__.
__compute_nodes__,
__Gbits/s__
__CMOS_VLSI_circuits__.
__cycle-accurate_simulation__
__cluster_assignment__
__timing_accuracy__
__recovery_times__
__standby_power__
__circuit_analysis__.
__operate_correctly__
__local_disk__
__injection-locked__
__considerable_improvements__
__VLSI_layout__.
__task_sets__.
__NBTI-aware__
__elliptic_curve_cryptosystems__
__development_cost__.
__pre-fetch__
__logic_resources__
__fault_injection__,
__bit-sliced__
__memory_contents__
__too_expensive__.
__server-class__
__multi-core_CPUs__.
__power_amplifiers__.
__cluster_environments__
__real-time_tasks__,
__test_signals__
__effectively_alleviate__
__hardware_reconfiguration__
__signal_conditioning__
__data_cache__.
__architecture_level__.
__page_allocation__
__hardware_utilization__
__HDL-based__
__carry_look-ahead__
__thread_pool__
__primary_memory__
__performance_levels__.
__memory_bus__
__harmonic_distortion__
__array_references__.
__code_growth__
__circuit_simulation__,
__dual-threshold__
__reduced_greatly__.
__transistor_density__
__built-in_self_test__
__negligible_overhead__
__running_Linux__
__test_setup__
__clock_buffer__
__exploits_parallelism__
__output_current__
__multiple_voltage__
__cache_replacement_policy__
__power_minimization__.
__low_area__
__DSP_algorithms__.
__data_alignment__
__single-mode__
__low-jitter__
__data_dependence__,
__device_driver__.
__adjacent_wires__
__nanometer_technologies__.
__hardware_overhead__,
__context-switching__
__test_time_reduction__
__partial_reconfiguration__.
__memory_capacity__,
__multiple_threads__.
__yield_prediction__
__multi-writer__
__Design_verification__
__modern_architectures__.
__CPU_cycles__,
__program_performance__,
__interconnect_capacitance__
__hash_tables__,
__increased_performance__.
__phase_locked_loop__
__CPU_times__.
__access_latencies__
__logic_modules__
__scalability_analysis__
__complexity_increases__,
__synthesis_procedure__
__March_test__
__embedded_controllers__
__parallelizing_compilers__.
__online_transaction_processing__
__sensor_platform__
__low-swing__
__interconnect_fabric__
__VHDL_descriptions__
__string_matching_algorithms__
__data_migration__.
__low_resource__
__timing_violations__.
__memory_sharing__
__memory_latency__,
__multiprocessor_system-on-chip__
__test_benches__
__clock_speed__.
__DRAM_memory__
__dramatically_increasing__
__executed_simultaneously__
__small_overhead__
__dynamic_range__,
__Temperature-aware__
__deep_submicrometer__
__BIST_technique__
__ASIC_design__.
__post-routing__
__operational_reliability__
__optical_receiver__
__Reliability_analysis__
__shift-register__
__processing_unit__.
__lookup_tables__,
__performance_constraints__,
__STT-RAM__
__JIT_compiler__
__reduced_energy_consumption__
__Register_allocation__
__hardware_development__
__IP_blocks__,
__logic_verification__
__motion_estimation_algorithms__
__synthesis_algorithm__.
__self-correction__
__Cache_memories__
__CMOS_ICs__
__subthreshold_leakage_current__
__desktop_PCs__.
__asynchronous_pipeline__
__timing_errors__.
__computation_speed__.
__instruction_level_parallelism__.
__cache_miss_rate__
__SIMD_instructions__.
__near-threshold__
__integrated_circuit_design__
__ball_grid_array__
__timing_failures__
__area_constraints__.
__compression_techniques__,
__distributed_memory_machines__
__logic_errors__
__reduction_operations__
__technology_scaling__.
__bit-rates__
__branch_predictor__.
__cache_and_TLB__
__Analog_Devices__
__Detailed_simulations__
__SIMD_and_MIMD__
__Measurement_results__
__scaled-down__
__branch_prediction_accuracy__
__addressing_mode__
__fan-out__.
__power_sources__
__FPGA_implementations__
__human_involvement__.
__comparable_accuracy__.
__video_decoder__.
__1.8_V__
__task_completion_times__
__dispatching_rule__
__loop_iterations__.
__phase_change_memory__
__65nm_CMOS__
__45_nm__
__operating_frequency__.
__shared_address_space__
__area_consumption__
__execution_units__.
__channel_routing__.
__fault_injections__
__hardware_acceleration__.
__circuit_size__.
__fine-grain_synchronization__
__intra-block__
__Sparc__
__software_controlled__
__experimental_testbed__
__routability-driven__
__VLSI_interconnects__.
__circuit_performance__,
__multi-bank__
__low_computational_complexity__,
__cache_hit_rates__
__sequential_elements__
__field-programmable__
__fault_resilience__
__multiplication_algorithm__
__content_addressable_memory__
__RAMs__,
__efficiency_improvement__.
__memory_reduction__
__cell_sizes__
__sleep_state__
__ISCAS89_benchmark_circuits__
__hardware_costs__.
__fast_switching__
__memory_allocator__
__interconnection_topology__
__execution_costs__
__timing_optimization__.
__detected_faults__
__bus_protocol__
__synthesis_tool__.
__Network_of_Workstations__
__inherent_parallelism__
__link_speed__
__event_list__
__significant_reductions__
__OSF/1__
__protocol_processing__.
__runahead_execution__
__switch_design__
__32_bits__
__submesh_allocation__
__double_gate__
__pre-fabricated__
__Digital_signal_processing__
__DC-DC__
__A_10__-bit
__power_converter__
__pin_count__
__control_logic__,
__power_amplifier__.
__interrupt_handler__
__Gm-C__
__under_certain_circumstances__.
__Viterbi_decoders__.
__communication_libraries__
__impose_significant__
__speedup_factors__
__vector_machines__
__on-chip__,
__multithreaded_architectures__
__generating_units__
__numerical_codes__
__processing_nodes__,
__on-chip_interconnection_networks__
__network_contention__.
__integration_density__
__helps_avoid__
__ASIP_design__
__input_sizes__
__timing-constrained__
__super-scalar__
__memory_latencies__.
__data_prefetching__.
__micro-architecture__.
__SPEC_benchmarks__.
__input_data_sets__
__global_control__
__adaptive_computing__
__massively_parallel_systems__.
__detection_probabilities__
__stream_processor__
__memory_capacity__.
__rejection_rate__
__decreased_significantly__
__GSM/EDGE__
__redundancy_techniques__
__parallel_disk__
__multi-module__
__commonly_utilized__
__cache_memory__,
__bit-planes__
__Networks-on-chip__
__form_factor__.
__high-performance_and_low-power__
__high_computational_costs__
__increase_throughput__
__permanent_faults__.
__random_numbers__,
__VLIW_architecture__
__file_accesses__
__memory_limitations__
__estimation_accuracy__,
__interconnection_structures__
__intensive_computation__
__quality_loss__
__layout-driven__
__existing_implementations__.
__simulation_platform__,
__switching_scheme__
__word_length__.
__small_memory__
__standby_leakage__
__processor_architectures__,
__noise-tolerance__
__tag_bits__
__SPM_management__
__noise_immunity__.
__mask_layout__
__process_corners__
__energy_dissipation__,
__functional_correctness__.
__industrial_examples__
__Scan-based__
__multiple_outputs__
__leakage-aware__
__MOS_circuits__
__stuck-open_faults__
__channel_density__
__molecular_scale__
__wire_width__
__encryption_algorithms__.
__automatic_gain_control__
__Hyper-Threading__
__power_losses__
__file_size__,
__shared-memory__,
__production-level__
__Error_detection__
__memory_cost__
__GaN-based__
__wafer_level__
__substantially_faster__
__switched_capacitance__
__inputs/outputs__
__multiprocessor_SoC__
__Reconfigurable_architectures__
__delay_minimization__.
__cache_accesses__
__hard_real-time_constraints__.
__Hardware/software__
__inventory_costs__
__manual_labor__
__single_bit__
__Linux_OS__
__barrier_synchronization__.
__progressive_refinement__
__4H-SiC__
__Windows_CE__
__text_entry_speed__
__RISC_processors__
__array_element__
__32_nm__
__Java_benchmarks__.
__address_traces__
__Bit-level__
__instruction_reuse__
__current_measurements__
__random_number_generator__.
__physical_machines__
__network_intrusion_detection_system__
__long_period__
__disk_layout__
__computational_speed__.
__distributed_processing__,
__small_to_medium_size__
__data_transfer_rates__
__logic_simulation__,
__MPI-IO__.
__MPICH-G2__
__normal_operations__.
__synthetic_workloads__.
__Designing_efficient__
__modular_multiplication__.
__quantum_cellular_automata__
__large-capacity__
__multithreaded_processors__
__reduced_area__
__orders_of_magnitude_speedup__
__instruction_cache__.
__Code_compression__
__modular_exponentiations__
__computation_times__,
__per_minute__.
__experimentation_shows__
__estimation_tool__
__memory_page__
__test_metrics__
__non-uniform_memory_access__
__code_modification__
__additional_cost__
__benchmark_results__.
__hardware_parallelism__
__automotive_applications__
__interconnect_wires__
__Delta_Execution__
__self-timed_circuits__
__noise_analysis__.
__high_compression_ratios__
__schedule_length__.
__commodity_PCs__
__additional_optimizations__
__comparable_performance__.
__processing_engine__
__interprocessor_communications__
__digital_device__
__cache_design__.
__memory_configurations__
__high_embedding_capacity__
__memory_banks__,
__undetectable_faults__
__test_bus__
__logic_circuits__,
__very_deep_submicron__
__detecting_faults__
__transition_fault__
__test_synthesis__
__stuck-open__
__crosstalk-induced_delay__
__pseudorandom_test__
__bulk-driven__
__EXOR__
__ORCA__
__configurable_logic_blocks__
__synchronous_sequential_circuits__
__circuit_complexity__,
__BIST_TPG__
__percentage_error__
__parallelization_scheme__
__delay_element__
__power_analysis_attacks__
__ring_structure__
__explosion_problem__
__layout_techniques__
__network_processing__.
__memory_blocks__.
__branch_target_buffer__
__Hardware-assisted__
__cache_size__.
__shared-memory_systems__
__RISC_processor__.
__instructions_per_cycle__.
__disk_access__.
__executed_efficiently__
__current_waveform__
__physical_level__
__software-defined_radio__
__multiprocessor_platform__.
__delay_variation__.
__timing_variations__
__mixed-radix__
__analog/mixed-signal__
__X-filling__
__die_area__.
__ASIC_designs__.
__level_shifter__
__leakage_reduction__.
__BiCMOS_technology__.
__large_industrial__
__frequency_tuning__
__HSPICE_simulation__
__power_density__,
__EDA_tool__
__IC_designs__
__longest_paths__
__production_cost__.
__crosstalk_faults__
__logic_cells__.
__circuit_reliability__
__power-up__
__Power_estimation__
__bias_voltage__
__device_sizes__
__line_size__
__interconnect_delay__.
__transmission_lines__,
__two-pattern_test__
__leakage_currents__.
__memory_efficiency__
__mixed-size_placement__
__area_constraints__
__voltage-controlled_oscillator__
__Reed-Solomon_decoder__
__leakage_savings__
__thermal_issues__
__digital_designs__.
__effective_capacitance__
__FPGA_design__.
__encryption_and_decryption__.
__FPGA_devices__,
__decoding_throughput__
__pipelined_architectures__.
__decoder_architecture__
__post-synthesis__
__90nm_technology__
__multiple_instructions__
__wrapper_architecture__
__arbitrary-length__
__datapath_synthesis__
__configurable_computing__
__irregular_problems__
__scalar_variables__
__context_switching__.
__memory_buffer__
__VLSI_architectures__
__power_consumptions__
__defect_density__.
__switching_delay__
__lower_power_consumption__.
__ISCAS85_benchmark_circuits__
__cycles_per_instruction__
__CMOS_circuits__,
__bisection_bandwidth__
__Single_Instruction_Multiple_Data__
__radix-8__
__redundant_binary__
__microprocessor_architectures__
__SIMD_processor__
__soft-core__
__hardware_accelerator__.
__alternative_architectures__
__real-time_vision__
__parity_bit__
__increased_robustness__
__field_programmable_gate_arrays__.
__special_instructions__
__area_efficiency__
__channel_decoding__
__storage_density__
__energy_reduction__,
__modern_high-performance__
__SystemC_simulation__
__timing-aware__
__achieves_comparable__
__hetero-associative__
__wave_pipelining__
__event-driven_simulation__
__Scheduling_problems__
__variable_block_size_motion_estimation__
__Instruction_scheduling__
__FFT_algorithms__
__current_sensor__
__space/time__
__clock_speed__,
__direct_memory_access__
__table_lookup__.
__error_accumulation__
__large_caches__
__dB_gain__
__circuit_blocks__.
__Chip-level__
__chip_size__
__multi-core_CPUs__
__video_compression_standard__
__speculative_parallelization__
__pipelined_circuits__
__wafer_probe__
__previous_designs__.
__crosstalk_analysis__
__completely_eliminating__
__linear_dependencies__
__signal_probabilities__
__complex_gates__
__modular_reduction__
__memory_cells__,
__aggressive_optimizations__
__Programmable_Logic_Arrays__
__at-speed_testing__.
__Reminiscences_on_Influential_Papers__.
__loop_optimizations__
__instruction_counts__
__GaAs_MESFET__
__access_pattern__,
__FPGA_synthesis__
__file_sizes__.
__scan_path__
__value_predictors__
__memory_traffic__.
__average_and_peak_power__
__systolic_array__.
__charge-based__
__orders_of_magnitude__,
__filter_cache__
__low_noise_amplifier__
__image_rejection__
__RTL_designs__
__embedded_SRAMs__
__speculative_state__
__very_long_instruction_word__
__trace-driven_simulation__.
__circuit_specifications__
__non-volatile_memory__.
__large_blocks__
__manufacturing_defects__.
__power_output__
__industrial-size__
__Origin_2000__
__functional_unit__.
__superscalar_processors__,
__strength_reduction__
__correctly_handles__
__digital_signal_processing_applications__.
__reference_locality__
__cycle-stealing__
__dynamic_task_scheduling__
__delay_times__
__FPGA_platform__
__non-Manhattan__
__disk_storage__.
__highly_stable__
__XOR_operations__
__chip_designs__.
__SPEC2000_benchmarks__
__cache_performance__,
__compiled_simulation__
__module_placement__
__memory_compression__
__master_and_slave__
__Data_access__
__data_transfer_and_storage__
__bit-slice__
__CMP_architectures__.
__timing_window__
__spiral_inductor__
__many-core_architectures__
__Error_rates__
__thermal_sensor__
__data_path_synthesis__
__delay_variability__
__developer_productivity__
__MEMS_accelerometer__
__functional_simulator__
__pairing_computation__
__dynamically_reconfiguring__
__parallel_efficiency__.
__commercial_tools__,
__server_applications__,
__hard_real-time_applications__.
__execution_overhead__.
__eliminate_unnecessary__
__storage_hierarchy__
__dynamic_scheduling__,
__Energy_savings__
__hit/miss__
__additional_costs__
__test_efficiency__
__sequence_generator__
__multiprocessor_platform__
__multi-million_gate__
__million_lines_of_code__
__application_demands__
__cellular_arrays__
__data_striping__
__hazard_detection__
__side-channel_attack__
__fabrication_process__.
__data_copying__
__parallel_simulation__,
__transition_times__
__trace_scheduling__
__compression_efficiency__.
__development_board__
__serial_communication__
__fault_detection_and_correction__
__non-linearity__,
__pipelined_ADC__
__network_designs__
__mathematical_analyses__
__considerably_increases__
__line_speed__
__error_resilience__.
__Parallel_simulation__
__parallel_computing_systems__
__FORTRAN_programs__
__design_consideration__
__orders_of_magnitude_faster__
__parallel_processors__,
__analog_components__
__matrix_multiplications__
__mainframe_computer__
(__BG/L__)
__energy_requirements__
__increased_capacity__
__timing_faults__
__GPU_architecture__
__Hardware_implementation__
__data_access_patterns__,
__scan_design__.
__SW_and_HW__
__read-ahead__
__SPEC_CPU__
__hypercube_network__
__hardware_prototype__
__analog-to-digital_converter__
__Linux_kernel__.
__analog-to-digital__
__crosstalk_effects__
__task_and_data_parallelism__
__CPU_implementation__
__16_×_16__
__proposed_technique__,
__AlGaN/GaN_HEMT__
__excessively_long__
__manufacturing_test__.
__interconnection_schemes__
__design_criteria__,
__hard_disks__.
__average_temperature__
__low_computational_complexity__
__bit-error-rate__
__graphics_cards__.
__total_energy_consumption__.
__functionally_correct__
__throughput_improvements__
__look-ahead__.
__march_tests__
__Statistical_Static_Timing_Analysis__
__multicore_chips__
__reference_voltage__
__interconnect_networks__
__stuck-at_faults__,
__tree_traversal__
__video_coding_standard__
__relative_errors__
__GRAPE-6__
__Integrated_circuit__
__physical_implementations__
__target_faults__.
__wafer-scale__
__test_environment__,
__local_memories__.
__test_sequence__.
__higher_radix__
__task_placement__
__macro_blocks__
__significant_power_reduction__
__feature_size__.
__cache_hierarchies__
__obtaining_accurate__
__control_flow_checking__
__on-chip_buses__.
__simulation_engines__
__partial_reset__
__WCET_analysis__.
__video_applications__,
__Multi-Processor_System-on-Chip__
__holds_promise__
__small_delay_defects__
__scan_operations__
__manual_inspection__
__rotary_clock__
__contact_resistance__
__practical_cases__.
__decoding_process__
__bus_structure__
__SRAM-based_FPGA__
__output_response__
__power_gated__
__propagation-based__
__receiver_front-end__
__data_volume__.
__replica_exchange__
__degrades_performance__
__thermal_management__.
__faulty_behavior__.
__fused_multiply-add__
__pattern_count__
__crosstalk_reduction__
__small_footprint__
__floating_point_operations__
__prediction_algorithms__.
__double-precision_floating-point__
__static_schedule__
__data_race_detection__
__hard_disk_drives__.
__correct_diagnosis__
__existing_designs__.
__skewed-load__
__synthetic_traffic__
__ECG_analysis__
__cutoff_frequency__
__Computer-aided_design__
__temperature_monitoring__
__data_buses__
__low_supply_voltage__
__coarse_granularity__
__crosstalk_noise__,
__area_penalty__
__area_penalty__.
__circuit_simulators__
__lab-on-a-chip__
__source-synchronous__
__video_codecs__.
__logic_implications__
__standard_CMOS_process__
__static_random_access_memory__
__minimization_techniques__
__mass-produced__
__program_locality__
__loop_iteration__
__specific_parameters__
__two-dimensional_arrays__
__workload_balance__
__undesired_effects__
__catastrophic_failures__
__switching_energy__
__Design-for-Test__
__energy_saving__,
__Giga__
__block_sizes__,
__automotive_engine__
__worst-case_analysis__
__less_than_0.5__
__hard_drives__.
__cache_structures__
__aspect_ratio__,
__experimental_analysis_shows__
__SMP_clusters__.
__shared_caches__.
__SAT_algorithms__
__SIMD_architectures__
__low_sensitivity__
__delay_budgeting__
__reliability_challenges__
__a_12__%
__0.35μm_CMOS__
__last-level_cache__
__cryptographic_hardware__
__high_parallelism__
__test_sessions__
__core_test__
__multi-core__,
__off-loading__
__parallel_algorithm__,
__dynamic_power_dissipation__
__per-_formance__
__Performance_degradation__
__experimental_setups__
__Software-Based_Self-Test__
__macro-modeling__
__self-heating__
__instruction_set_extensions__.
__leakage_current__,
__instruction_streams__.
__Windows_XP__.
__sensor_network_nodes__
__significant_performance_advantages__
__substantial_performance_gains__
__test_coverage__,
__gate_sizing__.
__scratch-pad__
__cell_layout__
__breakdown_voltage__
__switch_fabrics__
__standard_cell_libraries__.
__temperature_gradients__
__Si/SiGe__
__power/performance__
__reducing_leakage_power__
__MCNC_benchmarks__.
__fault_correction__
__switching_activity__,
__RF_IC__
__thermal_modeling__
__Timing-driven__
__random_jitter__
__storage_cells__
__general-purpose_processor__
__Memory_access__
__statically_configured__
__faults_occur__.
__result_quality__.
__crosstalk-free__
__leak_detection__
__test_schedules__
__globally_optimum__
__path_sensitization__
__error_correcting_code__
__execution_efficiency__.
__resource_efficient__
__clock_distribution_networks__.
__Practical_issues__
__decoding_process__.
__silicon_nanowire__
__phase_margin__
__mapping_algorithm__,
__consistency_enforcement__
__switching_speed__
__interconnect_technology__
__diagnosis_procedure__
__sufficiently_low__
__hardware_tasks__
__rule_of_thumb__
__path_coverage__
__multi-core_architectures__,
__basic_cells__
__memory-aware__
__modular_multiplications__.
__flash-aware__
__magnetic_disks__.
__large_memories__
__HTTP_server__
__Analytic_results__
__high_performance_applications__
__parallel_architecture__,
__metal_gate__
__BlueGene/L__.
__LDPC_decoders__
__value_locality__
__compaction_scheme__
H.__264/AVC_video_coding_standard__
__current_injection__
__behavioral_simulation__
__distributed_memory_parallel_computers__.
__peak_performance__,
__heterogeneous_multicore__
__controller_design__,
__turn-off__
__significant_overheads__
__failure_characteristics__
__test_lengths__
__faster_execution__
__0.18um_CMOS__
__critical_path_delay__.
__Off-chip__
__multibit_tries__
__net_weighting__
__test-cases__
__fault_occurrence__
__smart_sensor__
__memory_arrays__.
__instruction_throughput__
__row-major__
__silicon_technology__
__incremental_checkpointing__
__class-AB__
__cost/benefit__
__collective_operation__
__Linux_cluster__.
__direct-conversion__
__cluster_tool__
__multiple_supply_voltages__
__cryptographic_devices__
__flash_ADC__
__reconfigurable_processors__
__circuit_size__,
__FPGA_chip__.
__SMP_systems__.
__embedded_platform__
__partially_parallel__
__ARM-based__
__CA_based__
__vector_instructions__
__fast_simulation__
__average_power_dissipation__
__embedded_SRAM__
__uniprocessor_systems__
__multipath_components__
__memory_configuration__
__radiation_induced__
__critical_path__,
__data-dominated__
__query_performance__,
__hardware_realization__
__software_faults__,
__portable_applications__
__task_parallelism__.
__VLSI_placement__
__parallel_algorithm__.
__space_time__
__maximum_allowable__
__compute_node__
__easily_exceed__
__threshold_logic__.
__trading-off__
__system-on-chips__.
__reduces_considerably__
__column-wise__
H.__264/AVC_decoder__
__single_event_upsets__
__increased_reliability__
__chip_multiprocessors__,
__molecular_devices__
__preliminary_simulation_results__
__load_imbalance__,
__Quartus_II__
__memory_cell__.
__NVIDIA_GeForce__
__power_switches__
__operating_temperature__
__array_architecture__
__less_than_0.5__%
__Multiprocessor_System-on-Chip__
__SGI_Altix__
__practical_implementation__,
__erasure_correction__
__reliability-oriented__
__SHA-512__
__scalar_replacement__
__multiply-add__
__high_throughput_computing__
__test_costs__.
__software-implemented__
__large_meshes__
__Performance_optimization__
__design_objectives__,
__speculatively_executed__
__0.35@mm__
__performance_loss__,
__yield_analysis__
__Asynchronous_circuits__
__limited_memory__,
__physical_address__
__prohibitively_large__
__increases_dramatically__.
__false_paths__.
__increased_exponentially__
__internal_faults__
__space_overhead__,
__pre-charge__
__communicating_tasks__
__multiple_cores__,
__packet_classification_algorithm__
__tunable_parameters__
__test_bench__
__2D_DWT__
__physical_synthesis__.
__systolic_arrays__,
__reliability_concern__
__sequential_simulation__
__scan_cells__.
__adding_extra__
__multi-processors__.
__design_flows__,
__FPGA_resources__.
__benchmark_codes__
__parallelization_techniques__.
__optical_interconnects__
__inner_loops__
__RSA_algorithm__
__low-power_design__.
__direct_form__
__general_purpose_processor__
__compares_favorably__
__RTL_design__
__computing_clusters__.
__logic_blocks__,
__processor_design__,
__MCNC_benchmark__
__fault_latency__
__line_rate__
__processor_microarchitecture__
__sparse_matrix-vector_multiplication__
__power_distribution__.
__storage_hierarchies__
__charge_recycling__
__offset_assignment__
__Jikes_RVM__
__square_root__.
__Stream_processing__
__pass-transistor__
__Low_overhead__
__dynamic_ranges__
__communication_topologies__
__timing_assumptions__
__Xilinx_XC4000__
__variable_strength__
__direct_conversion__
__MD_simulations__.
__test_mode__.
__execution_phases__
__design_style__,
__instruction-level_parallelism__,
__decimal_arithmetic__
__safety_systems__
__modular_redundancy__
__Speculative_execution__
__low-power_modes__
__IEEE_754__
__bit-flips__
__ISCAS_benchmark_circuits__
__significant_speedups__.
__FFT_algorithm__.
__track_assignment__
__pipelined_architectures__
__RTL_models__
__soft_processor__
__context_switches__,
__processing_rates__
__temporal_and_spatial_locality__
__complex_SoCs__
__multithreaded_architecture__
__realistic_workloads__
__Gate-level__
__bit_stream__.
__sequential_consistency__,
__signal_bandwidth__
__requiring_minimal__
__processing_capability__.
__memory-access__
__L2_caches__.
__specific_optimizations__
__frequency_bandwidth__
__concurrent_error_detection__.
__integer_arithmetic__.
__clock_skew__,
__8_×_8__
__full_custom__
__microprocessor_architecture__
__register_file_size__
__hierarchical_memory__
__Delay_testing__
__reconfigurable_processor__
__cycle_times__.
__processor_configurations__
__wire_delays__.
__code_sections__
__additional_improvements__
__automatic_tuning__
__high_performance_computing_systems__.
__communication_schedule__
__signal_path__
__total_area__
__SIMD/MIMD__
__power-delay_product__
__modular_arithmetic__.
__household_appliances__
__redundant_computations__.
__FPGA_platform__.
__placement_problems__
__increasingly_difficult__.
__networks_on_chip__
__space_occupancy__
__RISC_core__
__Virtex-4__
__architecture_exploration__.
__Java_virtual_machines__.
__voltage_levels__.
__storage_locations__
__operation_costs__
__error_correction_capability__
__internally_developed__
__DVS_algorithm__
__memory_buffers__
__branch_history__
__multiple_processing_units__
__accurately_measuring__
__power_grid_analysis__
__Loop_fusion__
__integrated_scheduling__
__global_history__
__performance_aspects__.
__obvious_advantages__
__combinational_networks__
__timing-driven_placement__.
__general-purpose_processors__,
__algorithmic_parameters__
__floating-point_unit__
__detailed_routing__.
__sense_amplifiers__
__globally_synchronous__
__instruction_scheduler__
__Viterbi_decoders__
__B-tree__.
__code_quality__,
__code_coverage__,
__multiprocessing_systems__.
__timing_estimation__
__dramatic_improvements__
__embedded_DSP__
__Ultra-low_power__
__commercial_processors__
__massively_parallel_computers__.
__JIT_compilation__
__DNA_strands__.
__fast_execution__
__Energy_harvesting__
__selection_algorithm__,
__configuration_memory__
__direct_digital_frequency_synthesizer__
__variation-tolerant__
__timing_failures__.
__LUT-based_FPGAs__.
__pulse_generator__
__clock_timing__
__hardware_monitors__
__high_frequency__.
__negative_bias_temperature_instability__
__electrical_parameters__
__power_manager__
__programmable_devices__.
__disk_systems__
__placement_tool__
__delay_optimization__
__reversible_logic__.
__SoC_platforms__
__complex_arithmetic__
__negative_differential_resistance__
__specialized_code__
__reference_counting__.
__normal_mode__
__pin-constrained__
__power_MOSFET__
__dynamic_link__
__Place_and_Route__
__function-level__
__programmable_interconnect__
__defect_tolerance__.
__memory_sizes__.
__pathological_behavior__
__device_density__
__CMOS_VCO__
__timing-driven_placement__
__benchmark_circuit__
__image_processor__
__special_hardware__.
__remote_sensing_applications__.
__massive_parallel__
__30_seconds__
__placement_constraints__
__switch_modules__
__FPGA_circuits__.
__compression_ratios__,
__on-chip_caches__.
__per_clock_cycle__.
__microarchitecture-level__
__execution_speed__,
__OS-aware__
__periodic_task__
__&mgr__;m
__potential_bottlenecks__
__SMT_processor__
__commercial_workloads__.
__virtual_memory_management__
__numerical_accuracy__.
__loop_nests__,
__commodity_components__.
__processor_models__
__stuck_at__
__data-access__
__RF_power__
__thread_creation__
__hard_drives__
__VHDL_models__
__AlGaAs/GaAs__
__CM-5__
__SRAM_array__
__parasitic_effects__
__LRU_cache__
__communication_capacity__
__communication_delay__,
__integrity_checks__
__buck-boost__
__gate_output__
__linear_algebra_algorithms__
__printed_circuit__
__low_phase_noise__
__update_costs__
__significantly_superior__
__Web_server__,
__multichip_modules__
__RSA_encryption__
__energy_harvester__
__interconnect_structures__.
__scan-path__
__focal-plane__
__telecommunication_applications__.
__hit_ratio__.
__scratchpad_memories__
__noise_coupling__
__switching_elements__.
__Graphics_Processing_Unit__
__EDA_tools__.
__design_for_testability__.
__vector_supercomputers__.
__transition_fault_test__
__clocking_scheme__
__parallel_discrete_event_simulation__.
__high-speed_interconnects__
__high-performance_networks__
__numerical_computations__,
__highly-accurate__
__dual_threshold_voltage__
__match_closely__
__indirect_branches__
__parallel_multipliers__
__path-delay__
__communication_latencies__.
__short_channel__
__remain_undetected__
__prefetch_instructions__
__accurately_calculate__
__cache_hit__
__parallel_loop__
__occlusion_queries__
__scalar_multiplications__
__parallel_multiplier__
__dynamically_reconfigurable_FPGAs__.
__accumulator-based__
__static_timing_analysis__,
__temperature_gradient__
__wide_dynamic_range__
__binary_form__
__combinational_logic__,
__crosstalk_delay__
__hit_rate__.
__processing_technology__
__bit-oriented__
__digital_signal_processing_systems__.
__highly_reliable__,
__16_bit__
__massively_parallel_processor__
__6T_SRAM_cell__
__substantially_enhance__
__hand-tuning__
__application-specific_integrated_circuit__
__high_error_rates__
__thermal_cycling__
__logic_emulation__
__erase_operations__
__maintenance_costs__,
__optimized_design__
__time.This_paper__
__helper_threads__
__°C__
__AMBA_bus__
__noise_immunity__,
__reduced_latency__
__ultra_low_voltage__
__full-adder__
__native_execution__
__kernel-mode__
__bench_mark__
__compression_gains__
__parallel_multipliers__.
__clock_and_data_recovery__
__An_FPGA_based__
__Modular_exponentiation__
__rotational_latency__
__sensitizable_paths__
__scan_registers__
__parallelization_technique__
__parallel_disk_systems__
__acceptable_accuracy__
__pipeline_registers__
__performance_degradations__.
__undesirable_effects__
__FPGA_device__,
__gate_sizing__,
__programmable_logic__.
__fault-free__.
__Tile-based__
__Altera_Stratix__
__corrupted_data__.
__storage_cost__.
__dynamic_binary_translator__
__static_power_consumption__
__compiler_optimization_techniques__
__copying_garbage_collection__
__synchronization_errors__.
__memory_subsystem__.
__stored-program__
__fault_location__.
__low-power_CMOS__
__binary_logic__
__CORDIC-based__
__high-performance_computing_systems__.
__multiple_precision__
__memory_locations__,
__clock_domain__
__Flash_memories__
__rising_and_falling__
__virtual_routers__
__extremely_efficient__,
__CPU_cycle__
__semiconductor_technologies__
__query_execution__,
__resistive_bridging_fault__
__cost_and_power_consumption__.
__extremely_compact__
__unnecessarily_large__
__memory_hierarchies__,
__silicon_debug__.
__key_parameters__.
__covered_area__
__embedded_computing_systems__.
__XOR_operation__
__gate_voltage__
__program_size__,
__increases_dramatically__
__commodity_components__
__test_scheduling__.
__ultra_low-power__
__phase_detector__
__device_scaling__
__compression_and_decompression__.
__storage_media__.
__transistor_networks__
__random-access_memory__
__behavioral-level__
__reliability_analysis__,
__irregular_problems__.
__parallel_application__.
__gracefully_degrading__
__liveness_analysis__
__Front-end__
__theoretical_bounds__.
__custom_design__
__clock_networks__.
__mobile_embedded_systems__
__reduced_substantially__
__Built-in_Self-Test__
__compilation_technique__
__WLAN_applications__.
__bandwidth_bottleneck__
__clock_frequencies__.
__lower_cost__,
__optimization_opportunities__.
__erroneous_behavior__
__blocking_artifacts__.
__standard_CMOS_process__.
__bus_interface__
__global_register_allocation__
__timing_anomalies__
__standard_cell_libraries__
__random_access_memories__
__communication_fabric__
__copper_interconnect__
__performance_considerations__
__cache_utilization__.
__KSR-1__
__short-distance__
__high_image_quality__
__detectable_faults__
__queue_size__,
__power_savings__,
__gate_delay__.
__electron-beam__
__global_scheduling__
__Logic_synthesis__
__read_performance__
__memory-resident__
__dynamic_power__,
__many-core_processors__
__reorder_buffer__
__equivalence_checking__,
__manufacturing_costs__
__IBM_SP2__
__built-in_self-testing__
__CMOS_digital__
__FPGA_area__
__slack_allocation__
__circuit_designers__.
__start_up__
__white_spaces__
__self-biased__
__regular_array__
__degraded_performance__.
__magnetron_sputtering__
__application_suite__
__page_faults__.
__grouping_scheme__
__design_effort__,
__normal_operation__,
__timed_circuits__
__level_parallelism__
__GPU_architectures__.
__intensive_applications__.
__weed_out__
__complete_exchange__
__cluster_architectures__
__complete_fault_coverage__
__cell_array__
__analog_VLSI__.
__runtime_overhead__,
__Performance_estimation__
__load_balancing_algorithms__.
__disk_bandwidth__,
__RS/6000__
__dynamic_energy__
__multimedia_application__,
__write_buffer__
__regular_expression_matching__.
__MOS_circuits__.
__130nm_technology__
__lock-based_synchronization__
__placement_and_global_routing__
__compilation_framework__
__nodal_degree__
__matrix_operations__,
__cellular_automata_based__
__Verilog_RTL__
__RISC_microprocessor__
__consumes_significant__
__labor-intensive__,
__target_architecture__.
__active_elements__
__energy_overhead__.
__cache_hierarchies__.
__Unlike_earlier__
__cellular_structure__
__energy_levels__.
__processor_elements__
__custom-designed__
__reliability_concerns__
__null_message__
__input_signals__,
__control_circuits__.
__instruction_count__
__architectural_adaptation__
__fault_recovery__.
__address_computation__
__interconnection_topologies__.
__memory-mapped__
__instruction_trace__
__previously_proposed_schemes__.
__line_buffer__
__low-voltage_CMOS__
__VLSI_designs__,
__million_nodes__
__internal_scan_chains__
__failure_diagnosis__.
__large_size__.
__manufacturing_yield__.
__di/dt__
__loop_tiling__
__testing_costs__
__RTL_description__
__inter-instruction__
__layout_modification__
__bit-interleaved__
__cache_structure__
__timing_measurements__
__highly_parallel__,
__gate_resizing__
__supply_voltage_degradation__
__SIMD_machines__
__area_saving__
__computing_architectures__
__wire_density__
__analytical_findings__
__microfluidic_chip__
__higher_frequencies__
__channel_router__
__CMOS_analog__
__Trace-driven_simulation__
__electronic_systems__,
__net_length__
__analog_integrated_circuit__
__memory_controllers__
__march_test__
__coherent_caches__
__searching_ability__
__Pentium_IV__
__RTL_circuits__
__correct_functionality__
__2-D_DWT__
__utilization_efficiency__
__superior_performance__,
__gigabit_Ethernet__
__higher_robustness__
__larger_programs__
__set-associative_cache__
__pass_transistor_logic__
__loop_unrolling__.
__regular_structure__,
__Feng_Shui__
__compiler-controlled__
__vertically_stacked__
__embedding_efficiency__
__ultra-high__
__minimal_cost__.
__massively_parallel_systems__
__drive_current__
__test_signal__
__production_test__.
__VLSI/WSI__
__consistently_yields__
__sequential_optimization__
__bug-free__
__level_converters__
__much_simpler__,
__interconnection_patterns__
__200_million__
__efficiently_utilized__
__fault_free__
__highly-efficient__
__property_checking__.
__space_efficiency__
__data_independent__
__array_processor__.
__High-voltage__
__CMOS_inverter__
__exclusive-OR__
__parallel_structure__
__Power_optimization__
__software_implementation__,
__server_machines__
__noise_sensitivity__
__transimpedance_amplifier__
__Test_Pattern_Generator__
__aliasing_probability__
__size_reduction__.
__memory_chips__.
__high_flexibility__,
__file_size__.
__reduction_factor__
__floor-planning__
__robustly_testable__
__phase_shifters__
__congestion-driven__
__load_instruction__
__asynchronous_logic__
__layout_optimization__.
__additional_overhead__.
__13.56_MHz__
__switch_architecture__.
__lattice_QCD__
__multithreaded_processors__.
__fault_rate__
__latency_and_energy_consumption__.
__parallel_counters__
__avoid_redundant__
__RC_interconnect__
__thermal_gradients__
__heap_objects__
__physical_addresses__
__program_segments__
__analog_layout__
__binary_compatibility__
__WCET_bounds__
__signature_analyzers__
__embedded_test__
__compression_rate__.
__block_cipher__,
__faulty_cells__
__write_operations__.
__low_computation__
__conventional_approaches__,
__server_workloads__
__clock_schedule__
__Non-Uniform_Memory_Access__
__critical_charge__
__eliminating_unnecessary__
__stack_space__
__Crosstalk_noise__
__Wallace_tree__
__classification_errors__.
__ASIP_design__.
__memory_conflicts__
__bus_contention__
__high_flexibility__.
__Linux_clusters__
__tightly_coupled__,
__RISC_processors__.
__routing_tree_construction__
__multiple-valued_current-mode__
__SRAM_memory__
__efficient_optimization__
__efficient_compression__
__bit_line__
__static/dynamic__
__DVS_schemes__
__latency_and_throughput__.
__memory_demands__
__field_programmable__
__code_written__
__Huffman_encoding__
__cycle_times__,
__gate_counts__
__full-chip_leakage__
__array_multipliers__
__reduce_energy_consumption__
__partitioning_algorithms__,
__kernel_level__
__design_productivity__.
__dual-Vth__
__mixed-signal_circuit__
__design_quality__,
__level-sensitive__
__improved_accuracy__,
__wafer_test__
__significant_benefits__.
__reduced_greatly__
__input_combinations__
__Practical_considerations__
__Input/output__
__scheme_saves__
__SPARC__,
__timing_verification__.
__reference_circuit__
__dirty_pages__
__large-scale_integration__
__error_control_coding__
__pure_software__
__Eb/N0__
__quarter-pixel__
__energy_scavenging__
__PAL-based__
__database_workloads__.
__non-volatile_memories__
__inter-packet__
__light_weight__,
__save_power__
__mass_storage_system__
__memory_circuits__
__multi-core_processor__.
__response_rate__
__storage_utilization__,
__reliability_estimation__.
__bitonic_sorting__
__regular_arrays__
__control_unit__,
__Single-chip__
__redundancy-based__
__data_race_detection__.
__production_runs__.
__I/O-intensive_applications__
__Algorithm-based_fault_tolerance__
__single_threshold__
__defective_chips__
__word_line__
__commercial_workloads__,
__dynamically_controlled__
__message_sizes__,
__vector_streams__
__heap_size__
__application_dependent__.
__cube-based__
__hit_ratio__,
__outperforms_existing_approaches__
__accuracy_requirements__
__write_margin__
__Parallel_Virtual_Machine__
__data_dimensionality__.
__bus_access__
__return_address__
__ARM_processor__
__very_large_scale_integrated__
__matrix-vector__
__compression_gain__
__memory_errors__.
__multicore_platforms__
__LDPC_decoders__.
__networked_workstations__
__task_scheduling_algorithm__
__HPF_compiler__
__mapping_tools__
__collective_communication_algorithms__
__design_automation_tools__
__detailed_timing__
__adaptive_meshing__
__commodity-based__
__structured_adaptive_mesh_refinement__
__delay_measurement__
__parallel_speedup__
__NFS_server__
__disk_failure__
__copy_operation__
__physical_models__,
__cooling_costs__
__power_profiling__
__micro-mechanical__
__oxide_breakdown__
__absolute_performance__
__low_computational_cost__,
__microcontroller-based__
__large_applications__,
__sustained_performance__
__Data_communication__
__DVS-enabled__
__software_errors__.
__detecting_defects__
__exhibit_poor__
__Performance_gains__
__relative_delay__
__individual_tasks__.
__user-perceived_latency__
__distributed_platforms__
__Montgomery_algorithm__
__memory_traces__
__floating_body__
__Gigabit_Ethernet__,
__data_converters__.
__committed_transactions__
__fault_identification__.
__six-port__
__independent_gate__
__image_resolutions__
__high_performance_systems__.
__compiler_optimization__,
__heterogeneous_cluster__
__embedded_multiprocessors__.
__System-level_design__
__droplet_routing__
__nanometer_technologies__
__digital_microfluidics__
__application_workloads__.
__dynamically_reconfigurable_systems__.
__high_activity__
__leakage_power_dissipation__
__processor_resources__,
__easy_implementation__.
__small_deviations__
__pipeline_structure__
__execution-driven__
__temperature_sensing__
__CMOS_compatible__
__arithmetic_computations__
__collision_search__
__IEEE-754__
__digit_on-line__
__parallel_environment__
__CMOS_ASIC__
__digital_signal_processor__.
__zSeries®__
__field-programmable_gate_arrays__.
__disk_performance__
__large_sizes__
__poly-Si__
__edge-triggered__
__higher_energy_efficiency__
__performance_and_energy_efficiency__
__data_converters__
__linearity_test__
__repeater_insertion__.
__BIST_circuitry__
__search_cost__.
__glue_logic__
__substantial_speedups__
__circuit_implementation__.
__improved_reliability__
__limited_applicability__
__configurable_processors__
__spare_cell__
__Lock-free__
__secondary_storage__,
__digital_CMOS__.
__measured_values__
__cost-performance__
__adder_design__
__fully_characterized__
__optimal_performance__,
__exhaustive_simulation__
__code_compaction__
__cost_and_power_consumption__
__noise_generation__
__reconfigurable_processors__.
__investigation_reveals__
__memory_access_times__
__NAS_Parallel_Benchmarks__
__benchmark_designs__
__concurrently_execute__
__Post-silicon__
__Dynamic_voltage_and_frequency_scaling__
__high_memory_bandwidth__
__simulation_results_verify__
__macro_cells__
__dependence_chains__
__individual_cores__
__significantly_slower__
__40_percent__
__chip_multiprocessor__.
__good_enough__.
__multi-core_chips__
__register_windows__
__register_requirements__
__load/store_instructions__
__private-key__
__instruction_memory__
__dynamic_optimizations__
__power_devices__.
__garbage_collector__,
__Fast_Ethernet__.
__benchmark_set__,
__loop_buffer__
__CUDA-based__
__labeling_algorithm__
__simultaneous_multithreaded__
__code_reordering__
__single-event_upsets__
__10_GHz__
__circuit_block__
__MAC_unit__
__compiler_support__.
__circuit_element__
__interconnect_delay__,
__hardware_implementations__,
__target_prediction__
__Clusters_of_workstations__
__address_translation__.
__buffer_requirements__.
__CMOS_low_noise_amplifier__
__interconnect_parasitics__
__application_specific_integrated_circuits__
__central_processing_unit__
__fetch_bandwidth__
__tracking_performance__,
__SPICE-level__
__embedded_microprocessors__.
__low_hardware_cost__
__arithmetic_logic_unit__
__RLC_interconnects__.
__large_industrial_designs__
__low_power_design__.
__embedded_processor__,
__linearly_increasing__
__hard_real-time_applications__
__interconnect_models__
__moderate-size__
__interconnect_architectures__
__easily_reconfigured__
__CPU_load__.
__Practical_experiments__
__network_protocol_stack__
__low_swing__
__scaled_technologies__.
__external_fragmentation__
__guaranteed_quality__
__power_efficient__,
__data_path_synthesis__.
__embedded_hardware__
__program_parallelization__
__Xilinx_Virtex-II_Pro__
__interconnect_structure__
__quantitatively_characterize__
__production_cost__,
__analog_circuit__.
__instruction_cache__,
__optimizing_compiler__,
__compiler-assisted__
__short-channel__
__large-signal__
__extremely_time-consuming__
__pipelined_circuits__.
__MPEG-2_decoder__
__performance-enhancing__
__logic_simulator__
__array_based__
__200_MHz__
__low_power_designs__.
__signal_processing_applications__,
__multithreaded_processor__
__dynamic_voltage__
__conventional_architectures__.
__local_interconnect__
__buffer_pools__
__memory_locality__
__Xilinx_FPGAs__
__SMP_machine__
__heterogeneous_machines__
__performance_characterization__
__phase-locked_loops__
__shared-memory_multiprocessor__.
__compilation_overhead__
__charge/discharge__
__interconnect_planning__
__shared-bus__
__HP-UX__
__logic_restructuring__
__transition_coverage__
__search_times__.
__variable_gain_amplifier__
__distributed_memory_systems__.
__macro_block__
__FPGA_logic__
__graphics_card__.
__miss_rate__.
__sparse_matrix_factorization__
__getting_worse__
__data_reuse__,
__feature_sizes__,
__power_grids__,
__resolution_enhancement_techniques__
__negative_slack__
__synthesis_tools__,
__post-pass__
__parametric_yield__.
__random_number_generation__.
__workload_variations__
__reliable_memory__
__Application-driven__
__space_efficiency__,
__NoC_router__
__flicker_noise__
__cell_level__
__standard_cells__,
__directory_protocols__
__pattern_searching__
__communication_latency__,
__Alpha_AXP__
__current_mirrors__
__memory_references__,
(__Single_Instruction_Multiple_Data__)
__wafer_fabs__.
__accurately_detects__
__race-free__
__memory_saving__
__varying_sizes__
__Fortran_code__
__release_consistency__
__TPC-C__,
__hardware_supported__
__impedance_mismatch__
__improves_performance__,
__fine-grained_synchronization__
__dataflow_programs__
__encoding_complexity__.
__space_utilization__.
__block_RAMs__
__multi-threaded_applications__.
__highly-optimized__
__considerably_increased__
__logic_array__
__extra_computation__
__Intellectual_Properties__
__prohibitively_large__.
__Xilinx_Virtex-5_FPGA__
__modern_embedded_systems__
__globally_asynchronous__,
__latency-insensitive__
__fundamentally_limited__
__transport_mechanisms__
__Cray_T3E__
__parallel_implementation__,
__Instruction-level__
__increased_latency__
__single-instruction_multiple-data__
__assignment_rules__
__lower_overhead__.
__DSP_architectures__
__performance_tests__.
__bit_error_rate__.
__low_storage__
__2D-DCT__
__Signal_integrity__
__circuit_modules__
__variable-latency__
__soft_error_tolerant__
__design_closure__.
__wafer_fab__
__DC-DC_converter__.
__CMOS_logic_circuits__
__false_path__
__RF_circuits__.
__DISCO__
__worst-case_delay__
__computational_expense__
__RTL_synthesis__
__nano-scaled__
__circuit_simulator__.
__Fault-based__
__power_management_policies__
__IC_manufacturing__
__circuit_structure__.
__thermal_sensing__
__doping_profile__
__datapath_circuits__.
__VLSI_circuit_design__
__extensive_simulation_results__.
__layout-dependent__
__laser_diode__
__dual_Vt__
__RFID_reader__.
__yield-aware__
__performance_penalty__,
__fault_detection_and_diagnosis__.
__slicing_algorithms__
__40_Gb/s__
__distributed_memory_systems__
__heap_allocation__
__storage_efficiency__.
__minimal_area__
__hard_disk_drives__
__timing_behavior__,
__loading_effect__
__optical_communication__.
__process-induced__
__Moore's_Law__,
__area_reduction__.
__word_size__.
__test_configurations__.
__realistic_workloads__.
__reliability_issue__
__GPU_implementations__
__GPU_architecture__.
__vertex_shader__
__batch_processing__.
__spatial_join_processing__
__tool_life__
__battery_charge__
__64_bit__
__sparse_arrays__
__prediction_errors__,
__random_accesses__
__SPEC_CPU2006__
__catastrophic_failure__
__ISM_band__
__speed_independent__
__masking_effect__
__improved_greatly__
__improves_accuracy__
__IEEE_1149.4__
__sequential_test_generation__
__double_binary_turbo__
__CPUs_and_GPUs__.
__charge-sharing__
__processor_utilization__,
__node_voltages__
__functional_vectors__
__data_relocation__
__global_signal__
__non-enumerative__
__real-time_video_processing__
__undetected_faults__
__clock_distribution_networks__
__physical_defects__
__bit_lines__
__energy_harvesting_systems__.
__reconfigurable_resources__
__easy_to_deploy__.
__A_12__-bit
__carry-save_adders__
__delay_fault_testing__.
__logic_circuit__.
__clock_latencies__
__highly_linear__
__wrapper_design__
__cache_locking__
__high_performance_computing_systems__
__IEEE_1500__
__shift_registers__.
__circuit_representation__
__input_transitions__
__defect_coverage__.
__scan_chains__,
__final_test__
__data_path__,
__access_locality__
__structural_redundancy__
__standard_cell_design__
__high_bit-rate__
__buffer_insertion__,
__network_of_workstations__.
__SPLASH-2__
__speed_up__.
__AES-128__
__FPGA_board__.
__Ever_increasing__
__hundreds_of_thousands__
__constraint_length__
__mask_cost__
__small-area__
__dead_space__
__safety_margin__
__programmable_architectures__.
__wire_delay__,
__heat_sink__
__circuit_operation__.
__greatly_accelerate__
__gridless_routing__
__fat-tree__
__reduction_schemes__
__high_capacity__,
__message_queues__
__Multi-Threshold_CMOS__
__Symmetric_Multiprocessor__
__Value_prediction__
__RLC_crosstalk__
__SIMD_extensions__
__read/write_operations__.
__multi-operand__
__embedded_multimedia_systems__.
__cache_coherence_protocol__.
__Intel_Paragon__
__Berger_codes__
__experimental_test__
__assembly_programs__
__XPath_processing__
__rejection_ratio__
__memory_reference_patterns__
__program_counter__
__instruction_stream__.
__bit-rate__.
__pruning_power__
__PowerPC®__
__pre-bond__
__extra_delay__
__embedded_environments__.
__software_solution__.
__Peak_Signal_to_Noise_Ratio__
__communication_subsystem__
__multiple_rounds__
__fully_scalable__
__timing_uncertainty__
__sensor_interface__
__FPGA_architecture__,
__recovery_block__
__differential_encoding__
__per_frame__,
__area_utilization__
__OC-192__
__module_generation__
__0.18_μm__
__RSA_cryptosystem__
__FFT_processors__
__VLSI_devices__
__synchronous_design__
__reliability_improvement__.
__write_performance__.
__Fully_integrated__
__multi-FPGA__
__delay_metrics__
__instruction_cache_misses__
__mixed_analog-digital__
__current-generation__
__detailed_router__
__hand_held__
__continued_operation__
__large_speedups__
__computational_overheads__
__maximum_frequency__
__output_stage__
__power_network__.
__processor_power_consumption__
__dataflow_architectures__
__performance_per_watt__
__transmission_gate__
__logic_minimization__.
__signal_wires__
__previous_designs__,
__processor_core__,
__permanent_fault__
__clock_scheduling__
__switching_rates__
__concurrent_checking__
__significantly_accelerated__
__DC-DC_converters__
__power_management_schemes__
__integrated-circuit__
__synchronization_costs__
__variable_width__
__digital-to-analog_converter__
__video_processing_applications__.
__matrix-vector_product__
__adaptive_routing_algorithm__
__intensive_computations__
__DSP_cores__
__industrial_circuits__,
__run_faster__
__on-chip_interconnect__.
__VLSI_implementations__.
__inter-die_and_intra-die__
__drastically_increase__
__memory_units__.
__SAT_solver__,
__output_responses__
__defect-tolerance__
__microprocessor_cores__
__processor_pipeline__
__NVIDIA_CUDA__
__disk_page__
__clock_cycle__,
__experimental_setup__.
__sequential_benchmark_circuits__
__maximum_speed__
__high_volume__,
__faulty_cell__
__fully-differential__
__global_communications__
__subthreshold_swing__
__scan_test__.
__inductance_effects__
__RTL_implementation__
__CPU_performance__.
__variation_tolerant__
__environmental_change__.
__Performance_tuning__
__logic_families__
__degrade_gracefully__
__smart_power__
__wafer_sort__
__random_error__
__passive_elements__
__interconnection_topology__.
__address-event__
__IC_technologies__
__PD-SOI__
__compression_technique__.
__signal_delay__,
__reduced_computational_complexity__
__scheme_incurs__
__Electro-thermal__
__power_factor_correction__
__load_regulation__
__VLSI_implementations__
__throughput_and_latency__.
__network_on_chip__.
__carry_chain__
__ATPG_algorithm__
__wireless_transceiver__
__signal_correlation__
__page_replacement_algorithms__
__modular_exponentiation__.
__thermal_constraints__.
__forwarding_engine__
__packaging_technology__
__full-swing__
__circuit_elements__.
__inherent_parallelism__,
__hardware-software_partitioning__
__visibility_queries__
__Virtual_memory__
__logic_module__
__machine_utilization__
__programmable_logic_array__
__encryption_algorithms__,
__Circuit_simulation__
__PCI_bus__
__analog_to_digital__
__multiply-accumulate__
__Simulated_results__
__instruction_set_extension__
__polarity_assignment__
__error_detection_capability__
__test_compression__.
__multiplier_blocks__
__significantly_shorten__
__resource-restricted__
__pattern-dependent__
__vector_computers__
__coupling_faults__
__Multicore_processors__
__OFDM_receiver__
__bandgap_reference__
__frequency_synthesizers__.
__variability_analysis__
__lookup_operations__
__security_level__,
__memory_utilization__,
__execution_mode__
__scan-based_BIST__
__moderate_complexity__
__standard-cell_placement__
__POSIX_Threads__
__DSP_based__
__code_length__.
__output_swing__
__Linear_Road__
__increased_variability__
__mean_time_to_failure__
__thermal_profile__
__generating_tests__
__higher_rates__
__signal_arrival_times__
__MP3_decoder__
__host_load__
__graphic_cards__
__heterogeneous_MPSoCs__.
__superior_ability__
__dual-VDD__
__IP_block__
__based_design__
__current_steering__
__cache_accesses__.
__Field_programmable_gate_arrays__
__Negative_bias_temperature_instability__
__power_attacks__
__computational_intensity__
__load_variation__
__packing_density__
__collective_communication__.
__fetch_gating__
__DPA_attacks__.
__cluster_computing__,
__collision_attacks__
__data_cache_misses__
__accuracy_requirements__.
__works_correctly__
__VLSI_layout__,
__Infrastructure_IP__
__compiler_generated__
__congestion_reduction__
__Automatic_layout__
__predicts_future__
__parallel_file_system__.
__random_simulation__
__memory_bandwidth_requirements__
__real-time_garbage_collection__.
__Joule_heating__
__compute_clusters__
__speedup_ratio__
__routed_wirelength__
__average_rate__
__offset_voltage__
__memory_element__
__test_wrapper__
__transition_delay__
__search_operations__.
__LDPC_decoder__.
__manufacturing_variability__
__hardware_overheads__.
__embedded_memory_blocks__
__70_percent__
__coupling_noise__
__defect_rate__
__communication_bottlenecks__
__PCI-X__
__spot_defects__
__commodity_PCs__.
__majority_gates__
__instrumentation_amplifier__
__increase_dramatically__
__read_accesses__
__multiple-data__
__power_lines__.
__tape_storage__
__ISCAS_benchmark_circuits__.
__body-driven__
__hurt_performance__
__disk_systems__.
__instruction_execution__.
__lines_of_code__)
__Field_Programmable_Analog_Array__
__modern_graphics_hardware__
__spin-wave__
__n-detection_test_sets__
__performance_monitor__
__superscalar_microprocessors__.
__frames_per_second__,
__future_architectures__
__extreme-scale__
__faster_machines__
__multi-core_architecture__
__times_faster__,
__Java_processor__
__Kendall_Square_Research__
__verification_flow__
__IBM_SP-2__
__considerable_performance_improvement__
__parallel_benchmarks__
__bus_traffic__.
__space_requirements__,
__test_platform__
__built-in-self-test__
__10-Gbps__
__signal_processors__.
__latency_overhead__
__processor_nodes__.
__accurately_modeled__
__dynamic_partial_reconfiguration__
__Cray_XT4__
__power_consumption_reduction__
__true_positive_rate__
__Clos_network__
__fault_tolerance_capabilities__
__practical_limits__
__massively_multithreaded__
__peripheral_devices__.
__inductive_effects__
__computationally_intense__
__extra_inputs__
__convergent_speed__
__data_caches__,
__detection_performance__,
__PD/SOI__
__modern_graphics_hardware__.
__multi-cores__.
__hard_drive__.
__production_testing__.
__access_method__.
__deterministic_test_patterns__
__computational_speed__,
__automatic_test_pattern_generator__
__coupling_faults__.
__reconfigurable_platform__
__Flash-based__
__high_performance_computers__.
__boundary_effects__
__test_generation_algorithms__
__redundant_tests__
__size_constraints__
__configuration_overhead__
__injecting_faults__
__energy_profiles__
__graphics_display__
__efficient_hardware__
__computation_power__.
__encoding_efficiency__
__disk_bandwidth__.
__too_costly__.
__register_set__
__massively_parallel_processors__
__linear_decompressor__
__memory_organizations__
__special_purpose_hardware__
__garbage_collectors__,
__sequential_processing__
__additional_advantages__
__premature_termination__
__task_periods__
__price/performance__
__highly_pipelined__
__memory_transactions__
__bridge_faults__
__runtime_overheads__
__modular_multiplier__
__SoC_test__
__power_saving__,
__reconfiguration_overhead__
__compression_algorithm__,
__physical_register__
__indirect_branch__
__self-powered__
__excellent_properties__
__information_flow_tracking__
__intermittent_faults__.
__scalar_multiplication__.
__post-silicon_tuning__
__faulty_blocks__
__Leakage_current__
__test_chips__
__hard_disk__.
__software_stacks__
__accuracy_loss__.
__yield_estimation__
__Statistical_static_timing_analysis__
__regular_layout__
__Eb/No__
__NUMA-aware__
__state_transition__.
__global_router__.
__read_latency__
__fault_grading__
__SRAMs__,
__executable_files__
__regularly_structured__
__average_power_consumption__
__electrical_characteristics__
__non-volatile_storage__
__operational_conditions__,
__wear_leveling__
__design_cycle__,
__dramatically_lower__
__code_compression__.
__high_performance_processors__
__Physical_synthesis__
__circuit_speed__
__microarchitectural_techniques__
__reliability_assessment__.
__performs_comparably__
__bypass_network__
__computer_arithmetic__
__million_lines_of_code__.
__SoC_platform__.
__higher_fault_coverage__
__benchmark_applications__,
__wire_lengths__.
__communication_subsystems__.
__code_optimization__,
__chip_temperature__
__additional_complexity__.
__saturation_point__
__runtime_efficiency__
__dynamic_load-balancing__
__multiple_voltages__
__access_times__,
__false_alarm_rate__.
__round-off_errors__
__store_instructions__
__64_bits__
__distinguishing_sequences__
__high_radix__
__100_Mbps__
__working_frequency__
__superscalar_architecture__
__cache_coherent__
__frequency_synthesizer__
__coherence_protocol__,
__development_cost__,
__process_migration__,
__processor_cycles__.
__many-core_processor__
__superscalar_and_VLIW__
__SoC_architectures__
__current_distribution__
__synaptic_strength__
__Wafer-level__
__VLSI_processor__
__memory_operations__,
__reconfigurable_computers__.
__BIST_structure__
__Parallel_applications__
__MEMS_device__
__quantum_effects__
__lock_contention__.
__realistic_benchmarks__
__power_electronics__.
__sensing_scheme__
__high_performance_designs__.
__routing_flexibility__
__logic_functions__,
__Design_challenges__
__camera_systems__.
__functionally_untestable__
__driving_voltage__
__technology_scaling__,
__QCA_circuits__
__NAND_gate__
__full_chip__
__incremental_routing__
__trades-off__
__address_buses__
__LUT_size__
__reuse_opportunities__
__direct-mapped_caches__
__fine_granularity__.
__area_estimation__
__radio_astronomy__
__current_source__.
__dictionary_compression__
__LC-tank__
__compile_time__.
__branch_instruction__
__field_failures__.
__extensible_processors__.
__pipelined_designs__.
__SIMD_operations__
__single_instruction_multiple_data__
__voltage_islands__.
__deadline_misses__.
__System_level_design__
__ATPG_tool__
__partially_redundant__
__phase-locked_loops__.
__data_buses__.
__translation_lookaside_buffer__
__Instruction_Level_Parallelism__
__embedded_Java__
__biomolecular_simulations__
__cache_state__
__multiple-bit__
__slowdown_factors__
__total_capacitance__
__reduced_dramatically__
__current_density__.
__parasitic_inductance__
(__VDD__)
__pipeline_stages__,
__functional_blocks__,
__higher_PSNR__
__considering_process_variations__.
__low-voltage_low-power__
__Technology_mapping__
__LSI_design__
__internally_generated__
__multi-engine__
__thread-specific__
__branch_instructions__.
__FD-SOI__
__asynchronous_designs__
__timing_margin__
__register_placement__
__CMOS_gate__
__interconnect_design__
__issue_logic__
__MPSoC_platforms__.
__cell_based__
__hardware_threads__
__pointer_swizzling__
__adjacent_lines__
__audio_quality__.
__defect-oriented__
__multi-processor_architecture__
__synthesis_algorithms__.
__multiprogrammed_workloads__
__power_traces__
__exhaustive_key_search__
__mode_switches__
__instrumented_code__
__saving_and_restoring__
__legacy_codes__
__code_caches__
__clock_rates__.
__coverage_loss__
__roll-forward__
__IP_lookup__.
__massively-parallel__
__source_operands__
__process_variability__.
__PowerPC_microprocessor__
__push_and_pop__
__switching_devices__
__scales_linearly__
__reconfigurable_mesh__
__return_addresses__
__hit_rate__,
__double_precision__.
__searching_efficiency__
__storage_costs__.
__IBM_SP__
__linearly_scalable__
__disk_I/O__,
__user-controllable__
__cryptographic_functions__.
__gain_factor__
__capacitive_and_inductive__
__enhanced_performance__.
__i/o__
__storage_area__
__numerical_algorithms__,
__memory_overhead__,
__system_area_networks__.
__fault_detection_and_recovery__
__Fast_Ethernet__,
__superlinear_speedup__
__Static_scheduling__
__synthetic_benchmarks__.
__SMP_cluster__
__cache_blocks__.
__busy-wait__
__operational_costs__,
__reported_earlier__
__RAID_5__
__task_scheduling_algorithms__
__software_RAID__
__cache_architecture__,
__overly_optimistic__
__tape_drives__
__distributed_shared_memory_systems__.
__Integrated_circuits__
__pin-to-pin__
__electric_power_system__
__message_passing_programs__.
__higher_compression_ratio__
__voltage-scalable__
__saves_power__
__power_budgets__
__bus_lines__.
__portable_systems__.
__SW/HW__
__SPEC_CINT2000__
__crosstalk_effect__
__area-optimized__
__carrier_concentration__
__integration_density__,
__offered_loads__
__Computational_geometry__
__PDP-11__
__page_sizes__.
__area_ratio__
__register_transfer__
__internal_storage__
__scaling_technique__
__execution-driven_simulation__
__modern_computers__.
__stencil_computations__.
__distributed_memory_parallel_computers__
__single-precision_floating-point__
__primary_memory__.
__a_7__%
__adversely_affecting__
__multi-GPU_systems__.
__High_performance__,
__loosely_synchronized__
__aerospace_applications__.
__symmetric_multiprocessors__.
__300_mm__
__distributed_computers__
__produces_smaller__
__variable_frequency__
__RF_receiver__
__Low_energy__
__simulation_methodology__.
__chemical_mechanical_polishing__
__executed_instructions__
__configurable_cache__
__memory_footprints__
__virtual_page__
__circuit_parameters__.
__latency_tolerant__
__leakage_power_savings__
__800_MHz__
__loop_optimization__
__interconnection_structure__.
__fault-tolerant_architectures__
__custom_instructions__.
__architectural_modifications__
__independent_threads__
__input-dependent__
__memory_device__
__workload_behavior__
__compression_schemes__,
__greater_demands__
__compressed_format__
__pseudo-random_number_generators__
__register_allocator__.
__successive_stages__
__packet_buffer__
__Level_3_BLAS__
__measurement_accuracy__.
__shared-memory_multiprocessors__,
__multiple-precision__
__IBM_System_z10__
__Field-Programmable_Gate_Array__
__clock_control__
__increasing_accuracy__
__simulation_speed__,
__cost_optimization__.
__gate_dielectrics__
__operating_parameters__.
__turn-around_time__.
__general_purpose_computing__
__optical_disk__
__HSPICE_simulation_results__
__library_characterization__
__VLSI_technologies__.
__power_supply_network__
__I/O_ports__
__near_optimum__
__range_checks__
__power_dissipated__
__faulty_circuits__
__Run_time__
__electromagnetic_analysis__
__Linux_operating_system__
__behavioral_description__
__pipeline_ADC__
__fewer_false_positives__
__power_domains__
__testing_efficiency__
__digital_integrated_circuits__.
__switch_level__
__multiprocessor_environments__.
__instantaneous_power__
__reasonable_cost__.
__delay_variation__,
__FPGA_technology_mapping__
__main_drawback__
__sequential_logic_circuits__.
__wireless_transceivers__.
__computationally_intensive_tasks__
__warm_standby__
__90nm_CMOS__
__fault_testing__
__leakage_optimization__
__High_density__
__instruction_queue__
__droplet-based__
__voltage_droop__
__MIMD_parallel__
__module_generators__
__false_dismissal__.
__test_wrappers__
__Bluetooth_radio__
__variation_sources__
__device_layers__
__noise_effects__.
__low_costs__.
__optical_interconnections__
__DLL-based__
__wafer-to-wafer__
__run-time_reconfiguration__.
__throughput_increases__
__tertiary_storage__.
__process_corners__.
__chip-multiprocessors__.
__processor_based__
__frequency_counting__
__task_migration__.
__RCs__
__NoC_designs__
__Berger_code__
__lifetime_improvement__
__soft-error_rate__
__cache_based__
__cache_levels__
__software-defined__
__spatial_redundancy__
__optimization_approaches__,
__boundary_scan__.
__soft-core_processor__
__direct_tunneling__
__soft_error_rates__
__assignment_strategy__
__multiple_fault__
__thermal_stress__
__jitter_tolerance__
__electrical_systems__
__timing_simulator__
__45nm_technology__
__NAND_flash-based__
__switch_matrix__
__standard_cell_based__
__test_set_embedding__
__control_circuitry__
__lower_voltage__
__placement_algorithms__.
__Electronic_Control_Units__
__execution_speeds__
__MC-DCT__
__video_coding_standards__
__multiple_errors__
__decoder_complexity__
__reference_counts__
__memory_efficient__,
__GPU_implementation__.
__hardware_limitations__
__reduced_considerably__.
__NAND_gates__
__functional_failures__
__power_devices__
__saturation_velocity__
__parallel_FFT__
__processor_caches__.
__reconfigurable_array__
__defect_avoidance__
__dynamic_circuits__.
__iteration_times__
__clock_period__,
__pixel_shader__
__payload_capacity__
__temperature_range__
__weak_inversion__
__Type_I_error__
__false_rejection_rate__
__diagnostic_procedure__
__quadruple_precision__
__transmitter/receiver__
__fixed_frequency__
__Fault_injection_experiments__
__processed_simultaneously__
__pseudorandom_testing__
__ATPG_tools__
__latch-based__
__CD_domino__
__orders_of_magnitudes__
__scan_based__
__test_power__.
__scan_tree__
__test_quality__,
__probe_card__
__computation_burden__
__path_delay_faults__,
__timing_resolution__
__multiple_faults__,
__re-configurability__
__Built-In-Self-Test__
__vector_length__
__D_flip-flop__
__signal_lines__.
__code-disjoint__
__TSC_checkers__
__operational_amplifiers__.
__combinational_circuit__.
__shift_operations__
__functional_test__.
__iterative_logic_arrays__
__IDDQ_measurement__
__continually_increasing__
__resource_requirement__
__reads_and_writes__,
__interactive_ray_tracing__
__task_allocations__
__centralized_approaches__.
__Modern_microprocessors__
__small_form_factor__
__sparse_matrix_computations__.
__stable_operation__
__runs_faster__
__Simulated_data__
__bundled-data__
__multiple-pass__
__resources_consumed__
__computing_intensive__
__signal-to-noise-ratio__
__giga__
__asynchronous_operation__
__energy_loss__
__partial_scan__.
__reconvergent_fanout__
__frequent_values__
__excellent_scalability__.
__running_threads__
__completion_detection__
__self-timed_circuits__.
__baseband_processor__
__RF_test__
__Pentium_Pro__
__module_level__
__Barnes-Hut__
__SGI_Origin_2000__
__CFD_code__
__efficient_parallel_algorithms__
__communication_schemes__.
__transfer_rate__.
__backup_copy__
__Java_Virtual_Machines__.
__Intel_Core_2__
__coarse-grain_reconfigurable__
__FPGA_hardware__.
__non-restoring__
__heterogeneous_cores__
__24_hours__.
__Linux_2.4__
__arithmetic_algorithms__
__control_unit__.
__systolic_architecture__
__concurrency_bug__
__commodity_hardware__,
__linear_speedup__.
__inherently_sequential__
__sidelobe_level__
__higher-end__
__dual-ported__
__heavily_constrained__
__instruction_and_data_cache__
__shared_buses__
__cache_memories__,
__loop_execution__
__low-contention__
__compact_storage__
__micro-benchmark__
__compiled_programs__
__checkpoint_and_restart__
__code_scheduling__
__speculative_memory__
__SOI_technology__.
__execution_time__)
__bus_architectures__
__temperature_sensor__.
__0.35_µm__
__delivery_schedule__
__wire_planning__
__mixed-signal_test__
__large_industrial_circuits__
__compiled_communication__
__scan_shift__
__combinational_ATPG__
__link_insertion__
__adaptive_body_biasing__
__carry-propagate__
__SER_reduction__
__field_solver__
__leakage_saving__
__function_inlining__
__field-programmable_gate-array__
__fault_activation__
__Behavioral_synthesis__
__computational_complexities__.
__scan_designs__
__Statistical_timing_analysis__
__random_fluctuations__
__cell_libraries__.
__level_shifters__
__gate_count__,
__inter-stage__
__capacitance_extraction__.
__compiler-inserted__
__clocking_scheme__.
__dynamic_verification__
__corner_stitching__
__CMOS_circuit__.
__compute-bound__
__random_test_generation__
__PLL-based__
__timing-critical__
__BIST_circuit__
__test_application__.
__additional_instructions__
__tight_link__
__predicated_code__
__AES_algorithm__
__microprocessor_core__.
__Constraint-driven__
__MPI-based_parallel__
__dynamic_load_balancing__,
__circuit_performances__
__bias_voltages__
__cache_locality__.
__synchronous_dataflow_graphs__.
__Rent_exponent__
__main_memories__
__embedded_memories__,
__instruction_length__
__process_scheduling__,
__routing_switches__
__70_nm__
__spectrum_analyzer__
__packet_classifiers__
__cache_design__,
__cache_miss_rates__,
__single_core__
__design_iterations__.
__over_GF__(p)
__spiral_inductors__
__latency_insensitive__
__IEEE_P1500__
__multi-tap__
__prefetch_engine__
__sleep_transistor_insertion__
__gate_sizes__
__IC_packaging__
__dual_VDD__
__design_styles__.
__prior_proposals__
__standard_CMOS_technology__
__static_CMOS_circuits__.
__simulation_accuracy__.
__prototype_chip__
__Modulo_scheduling__
__high_fan-in__
__incremental_placement__
__loop_shifting__
__test_application_times__
__write-invalidate__
__multiple_branches__
__long_wires__.
__error_detection_and_correction__.
__DSP_architecture__
__operational_amplifier__.
__on-chip_decoupling_capacitors__
__power_delivery__.
__MOS_devices__.
__path_delay__.
__Pass_Transistor_Logic__
__scan_circuits__
__embedded_environments__
__area_efficiency__.
__excellent_accuracy__
__buffer_planning__
__leakage_estimation__
__technology_migration__
__critical_path_delay__,
__power_distribution_networks__.
__large_designs__,
__dynamically_reconfigurable_architectures__.
__fetch_policies__
__held_constant__
__manufacturing_variations__.
__duplex_systems__
__statistical_optimization__
__circuit_leakage__
__leakage_minimization__
__fixed_threshold__
__Cyclic_Redundancy_Check__
__physical_registers__.
__private_caches__.
__hot_paths__
__development_board__.
__significant_power_savings__.
__sleep_mode__,
__computation_power__,
__solder_joint_reliability__
__random_inputs__,
__memory_resident__
__average_energy__
__recently_accessed__
__L2_and_L3__
__requiring_fewer__
__Unlike_prior__
__random_selection__.
__processing_cores__.
__linear_speedups__
__wide_applicability__,
__band_gap__
__radix-10__
__FPGA_implementations__.
__chip_performance__
__speculative_multithreading__
__Gm-C_filter__
__FPGA_platforms__.
__scratch-pad_memories__
__fetch_policy__
__software_cache__
__DMA_transfers__
__JPEG_encoder__
__block_matching_algorithms__
__single_frequency__
__floating-point_arithmetic__,
__reduced_power_consumption__
__power_density__.
__carrier-based__
__table_lookups__.
__general-purpose_computers__.
__digital_signal_processors__,
__pixel_processing__
__maximum_parallelism__
__detection_rates__,
__false_alarm_rates__
__interface_circuit__
__NULL_Convention_Logic__
__analog_signal_processing__
__50_MHz__
__vision_chip__
__threshold_voltage__.
__suitable_for_VLSI_implementation__
__driver_circuit__
__SPICE-based__
__clock_distribution__.
__self-resetting__
__quasi-cyclic_LDPC_codes__.
__mixed-mode_simulation__
__frequency_divider__
__fabrication_technology__.
__low_power_CMOS__
__digital_circuitry__
__PMOS_transistors__
__VLSI_implementation__,
__parallel_factorization__
__CMOS-compatible__
__degrading_performance__
__electron_mobility__
__interleaved_memory__
__gate_oxide_thickness__
__recently_announced__
__analog-to-digital_converter__.
__smaller_modules__
__finite_field_arithmetic__
__layout_decomposition__
__stability_margins__
__multiplier_circuit__
__Booth_recoding__
__memory_and_CPU__
__low_hardware_complexity__
__produces_higher_quality__
__content-addressable_memory__
__multi-processor_system-on-chip__
__achievable_performance__.
__Trace-driven__
__Soft_error__
__register_file_architecture__
__flash-memory__
__processing_capability__,
__control_units__.
__optical_discs__
__access_frequency__
__protocol_messages__
__variable-stride__
__GPU-CPU__
__disk_based__
__self-reconfiguration__.
__deep_pipeline__
__real-time_task_scheduling__
__cache_simulator__
__read/write_operations__
__Data_prefetching__
__Results_illustrate__
__SPEC_OMP__
__sparse_LU_factorization__
__humidity_sensor__
__optical_interconnects__.
__cc-NUMA__
__vector_computers__.
__shared_memory_accesses__
__multi-level_parallelism__
__irregular_codes__
__quantum_Monte_Carlo__
__LAM/MPI__
__log-structured__
__resource_optimization__.
__considerable_improvement__
__architectural_configurations__
__error_correction_codes__
__null_messages__
__algorithmic_efficiency__
__fully_digital__
__memory_load__
__compact_test_sets__
__test_responses__.
__upper_limit__
__bus_protocols__
__controller-datapath__
__64×64__
__current_conveyor__
__response_compaction__
__address_decoder__
__power_overhead__.
__complementary_metal-oxide-semiconductor__
__digital_logic__.
__subtle_defects__
__self_test__
__bipolar_transistors__
__TAM_width__
__analogue_circuit__
__core-level__
__Experimental_measurements__
__process_variation_aware__
__delay_test_generation__
__decompression_architecture__
__interconnect_performance__
__fault_detection_capability__
__carry-select_adder__
__slightly_modifying__
__capacitive_crosstalk__
__ISCAS89_benchmarks__
__op-amps__
__infrastructure_IP__
__MPEG-4_decoder__
__calibration_techniques__
__sparse_Cholesky__
__circuit_boards__.
__cluster_interconnect__
__domino_logic_circuits__.
__thermal_sensors__.
__SOC_designs__.
__digital_logic_circuits__.
__low_area_overhead__
__analogue_circuits__.
__floating-point_operations__.
__chip_multiprocessing__
__tree_depth__
__hardware_configuration__,
__FPGA_prototyping__
__resonant_tunneling_diodes__
__performance_tradeoff__
__computational_bottleneck__
__bus_interface__.
__mm^2__
__mass_production__.
__Evolvable_hardware__
__specialized_hardware__,
__MIMO_detectors__
__portable_systems__
__circuit_topology__.
__orders_of_magnitude_faster__.
__architectural_simulations__
__current_technologies__,
__external_devices__
__prohibitively_long__
__read-intensive__
__array_architectures__
__representational_power__
__fewer_resources__
__memory_module__.
__compensation_code__
__peak_demand__
__motion_estimation_algorithms__.
__volume_renderer__
__artificial_brain__
__CPU_usage__.
__multicore_CPUs__.
__encryption_and_decryption__,
__low_memory_requirements__.
__write_operation__
__on-chip_interconnection_network__
__main_memory_database__
__Compiler-assisted__
__standard_libraries__
__subthreshold_circuits__
__reference_stream__
__decoding_times__
__power_management_policies__.
__throughput_degradation__.
__heavy_overhead__
__exponentially_increases__
__billion_transistors__
__printed_wiring_boards__.
__computation_reuse__
__data_cache_performance__
__interconnect_networks__.
__bank_conflicts__
__RTL_simulation__
__post-OPC__
__maximum_efficiency__.
__low-threshold__
__low_voltage__,
__gate_oxides__
__line_size__,
__fast_multipole_method__
__read_throughput__
__pass_transistor__
__million_records__
__TAM_optimization__
__considerable_speedup__
__CMOS_based__
__delta_encoding__
__task_sequencing__
__High-efficiency__
__major_modifications__
__Power_supply__
__matrix_multiplication_algorithm__
__clock_tree__.
__device_models__.
__algorithm-based_fault_tolerance__
__fault_patterns__.
__logical_elements__
__RLC_model__
__field-effect_transistors__
__bus_width__
__elliptic_curve_point__
__gate_arrays__.
__High-performance__,
__power_supply_noise__,
__shield_insertion__
__FPGA_prototype__
__look-ups__
__RISC_architecture__
__computational_elements__.
__mapped_directly__
__partitioning_strategy__.
__execution_units__,
__reconfigurable_computing_systems__.
__placement_flow__
__frequency/voltage__
__variation_effects__
__gate_delays__.
__analog_and_mixed_signal__
__synthesis_tool__,
__slice_size__
__noise_margins__.
__active_shielding__
__simultaneous_switching_noise__
__power_optimizations__
__PVT_variations__
__buffer_locations__.
__heterogeneous_computing__.
__inter-module_communication__
__architectural_trade-offs__
__symbolic_layout__
__channel_lengths__
__design_rule_checking__
__pseudo-random_number_generator__
__parallel_simulators__
__power_performance__
__Timing_constraints__
__switch-level_simulation__
__static_CMOS_circuits__
__functional_cells__
__mode_transitions__
__CORDIC_processor__
__cryptographic_hash_function__
__keystream_generator__
__bit_parallel__
__processing_architectures__
__artificial_evolution__.
__clock_domains__.
__capture_range__
__dot-product__
__measurement_unit__
__purposely_designed__
__IBM_BlueGene/L__
__level_3_BLAS__
__temporal_coherency__
__accurate_performance_predictions__
__data_bus__,
__pipeline_processing__
__Functional_verification__
__defect_types__
__measurement_units__
__reliable_operation__.
__manual_tuning__
__modern_FPGAs__.
__function_units__.
__pipelined_designs__
__Lucent_Technologies__
__memory_blocks__,
__false_detection_rate__
__game-playing_programs__
__team_size__.
__backup_copies__
__modern_graphics_processing_units__
__optimization_objectives__.
__CPU_cores__.
__ray_traversal__
__CMOS_integrated_circuits__.
__parameter_choices__.
__Transient_faults__
__concurrent_garbage_collection__
__high-performance__.
__multiplier_architectures__
__Xilinx_Virtex-E__
__processor_clusters__
__table_sizes__
__multicore_processor__.
__digit_serial__
__FPGA_core__
__hardware_acceleration__,
__load_latency__
__irregular_applications__,
__latch-up__
__production_level__
__extensively_employed__
__thread-level_speculation__.
__Tate_pairing__
__program_instrumentation__
__electronic_switching__
__conservative_assumptions__
__boot-up__
__improved_significantly__,
__state_restoration__
__multiple_processor_cores__
__coherence_traffic__
__compiler_techniques__,
__graphics_workstations__.
__standard_definition__
__slightly_faster__
__atomic_structure__
__instructions_executed__
__hardware_contexts__
__micro-operations__
__distributed_memory_computers__
__memory_mapped__
__page_tables__
__simulation_technique__,
__LIN__
__MIMD_architectures__.
__less_than_0.1__
__virtual_addresses__
__technology_generations__
__Alpha_21264__
__visual_fidelity__.
__shared-memory_machines__
__power_consumption__)
__integrity_verification__.
__environmental_parameters__.
__RTD-based__
__module_selection__,
__30_minutes__.
__Java_workloads__
__macro_level__
__sorting_method__
__near-neighbor__
__OpenMP_implementation__
__tightly_coupled__.
__pipelined_applications__
__minimum_sized__
__profit_margins__
__variability-aware__
__completely_eliminated__
__throughput-optimized__
__supply_voltages__,
__register_usage__
ISCAS'__89_benchmark_circuits__
__diagnostic_methods__
__diagnosis_process__
__faster_processors__
__CMOS_process__,
__communication_subsystems__
__logical_effort__
__nanoscale_technologies__.
__MCNC_benchmark_circuits__.
__minimum_leakage_vector__
__instruction_level_parallelism__,
__explosion_problem__.
__critical_instructions__
__negligible_performance_overhead__.
__FPGA_fabric__
__approximately_30__
__high_responsiveness__
__SAT-based_ATPG__
__bit-lines__
__post-CMP__
__low_volume__
__maze_routing__.
__150_MHz__
__scaling_behavior__.
__check-pointing__
__cache_hierarchy__.
__SDRAM_memory__
__digital_circuit_design__.
__gigabits_per_second__
__stream_buffers__
__buffered_routing__
__extremely_slow__
__SGI_Origin2000__
__a_10__-bit
__task_sets__,
__coherence_misses__
__peak_power_reduction__
__operating_voltages__
__scaled_down__,
__retiming_algorithm__
__incurs_significant__
__memory_controller__.
__parallel_codes__.
__split-phase__
__register_bank__
__logic_simulator__.
__QCA_circuits__.
__subthreshold_current__
__predictor_achieves__
__0.35um_CMOS__
__LRU_replacement__
__thread-aware__
__scheduling_heuristics__.
__Streaming_SIMD_Extensions__
__Post-placement__
__disk_cache__
__address_calculation__
__field_failures__
__intermediate_frequency__
__bit-widths__
__SPEC_benchmarks__
__synthesis_flow__.
__RC_circuit__
__Xilinx_Virtex-5__
__circuit_area__,
__IC_technology__
__dynamic_voltage/frequency_scaling__
__mm_×__
__prefetch_scheme__
__delay_model__,
__memory_optimizations__
__smart-card__
__Ternary_Content_Addressable_Memory__
__layout_patterns__
__speed-independent_circuits__.
__adder_tree__
__programmable_platforms__
__cache_architectures__.
__clock_rates__,
__coupling_capacitance__.
__memory_accessing__
__task_clustering__
__defect_screening__
__thermal_stability__
__cache_leakage__
__critical_nets__
__instruction_selection__,
__trace-driven_simulation__,
__interference_levels__
__diagnosis_methodology__
__root_scanning__
__extraction_tools__
__vector_clock__
__great_improvement__
__reconfigurable_systems__,
__address_buses__.
__future_technology_nodes__.
__MMU-less__
__chip-package__
__fault-free_and_faulty__
__simulation_speed__.
__configuration_memory__.
__parallel_data_mining__
__leaf_cell__
__increasing_throughput__
__Provably_good__
__Experimental_results_on_ISCAS__'89
__dynamic_power_estimation__
__power_budgeting__
__soft_IP__
__wire_spacing__
__thermal_vias__
__thermal_behavior__
__symbol_rate__
__simple_instructions__
__Linux_based__
__thermal_distribution__
__circuit_elements__,
__Reducing_power_consumption__
__control_flow_paths__
__CMOS_gates__.
__results_showthat__
__temperature_rise__
__higher_levels__.
__CPU_resources__.
__junction_temperature__
__data_dependence_tests__
__data-parallelism__
__leakage_power_consumption__.
__disk_I/Os__
__output_queuing__
__Post-layout__
__Gate_sizing__
__transmission-line__
__routing_tracks__
__HW/SW_interface__
__pre-verified__
__Dynamic_Thermal_Management__
__side-channel_attacks__,
__parallel_supercomputers__
__processor_speeds__.
__ILP_techniques__
__multi-CPU__
__cache-line__
__Cache_coherence__
__specially_crafted__
__optical_device__
__shared_memory_systems__,
__read_misses__
__Experimental_results_demonstrating__
__fetch_and_decode__
__surprisingly_low__
__control_path__
__execution_paradigm__
__event_execution__
__multithreaded_architecture__.
__minimal_overhead__.
__global_memory__.
__machining_conditions__
__hardware_modification__
__programmable_logic_arrays__.
__slightly_outperforms__
__computing_capability__.
__quay_cranes__
__multi-core_architecture__.
__network_traffics__
__exhaustive_searching__
__dynamic_frequency__
__hardware_budget__
__64-byte__
__small_area__.
__interconnection_architectures__
__address_generator__
__matrix_multiply__
__off-chip_memory_accesses__
__detection_schemes__.
__hardware/software_co-synthesis__
__infeasible_path__
__large_size__,
__sleep_states__
__Commercial_Off_The_Shelf__
__multi-port_memory__
__90nm_technology__.
__consume_significant__
__dramatic_performance_improvements__
__graphics_processors__,
__consumed_energy__
__load_and_store_instructions__
__efficiency_improvements__.
__static_RAM__
__MIMD_machines__.
__2.5_Gb/s__
__counter_based__
__single_electron__
__video_coding_standards__.
__processor_simulator__
__dataflow_architecture__
__data_layout__,
__stringent_timing_constraints__
__million_transistors__
__tunneling_current__
__additional_circuitry__
__switched_current__
__instruction_set_architecture__,
__memory_access_latencies__.
__clock_skews__.
__lower_energy_consumption__
__processor_chips__
__multi-processor_architectures__.
__OC-768__
__memory_leaks__,
__sustained_throughput__
__massively_parallel_architectures__
__hardware_accelerators__,
__digitally_programmable__
__Gflop/s__
__fault_detectability__
__high_frequency__,
__2.4-GHz__
__SPEC_CPU_2000__
__magnetic_disk__
__analog_circuitry__
__MIPS_processor__
__considerably_enhances__
__workload_conditions__
__power_consumption_and_area__
__typical_cases__.
__operating_frequency__,
__achieving_high_performance__
__cache_reconfiguration__
__single_ended__
__dual_supply_voltages__
__special-purpose_hardware__.
__memory_unit__
__analog_and_mixed-signal_circuits__.
__room_temperature__.
__applied_voltage__
__gate-oxide__
__carefully_examined__
__low-power_operation__
__CMOS_current-mode__
__22_nm__
__stress_conditions__
__pre-assignment__
__datapath_circuits__
__multiplier_design__
__key_lengths__
__bulk_micromachining__
__carry-save_addition__
__optical_disks__
__pipeline_design__
__hash_code__
__MACH__
__Previous_implementations__
__embedded_multimedia__
__interactive_frame_rates__.
__select_suitable__
__acceptable_overhead__
__conflict-free_access__
__baseband_receiver__
__error_masking__
__multiplication_algorithms__
__code_motion__,
__bandgap_voltage_reference__
__write_barrier__
__radix-16__
__SPARC_V8__
__hand_coded__
__device_behavior__
__linear_scan__
__database_scanning__
__per_clock_cycle__
__routing_fabric__
__tens_of_thousands__
__register-transfer-level__
__thermal_resistance__
__delay_elements__.
__energy_overheads__
__XY_routing__
__Fortran_compiler__
__bit-true__
__Xilinx_Virtex__
__architecture_template__
__microarchitectural_features__
__conventional_architectures__
__voltage_scalable__
__message_passing_library__
__hardware_configurations__,
__speech-recognition__
__smaller_diameter__
__GPU_architectures__
__0.13_μm__
__throughput_rates__
__functional_decomposition__,
__high_level__.
__RSA_cryptosystem__.
__upper_limits__
__life_cycle_cost__
__cyclic_dependency__
__reduced_power_consumption__.
__UWB_applications__.
__turbo_decoder__.
__current_conveyors__
__computational_efforts__.
__sequential_simulation__.
__thread_migration__.
__optical_computing__
__exploit_parallelism__
__array_architecture__.
__checkpoint_overhead__
__MPI_library__
__long_runs__
__high-complexity__
__MIPS__.
__speed-ups__.
__consistently_achieves__
__parallel_file_system__,
__performance_considerations__.
__minimum_latency__.
__direct_solver__
__commodity_PC__
__message-passing_libraries__
__deployed_software__.
__Gbit/s__.
__SMP_nodes__.
__Linux_clusters__.
__computational_platforms__.
__quantum-dot__
__extra_cost__.
__pure_MPI__
__memory-bounded__
__feedback_controlled__
__simulation_code__.
__simultaneous_accesses__
__consumed_power__
__search_speed__.
__digital_processing__
__subthreshold_circuits__.
__switching_circuit__
__transmitter-receiver__
__effectively_hide__
__fossil_collection__
__concurrent_reads__
__server_platforms__.
__tracking_capability__
__elliptic_curve_cryptosystem__
__completely_automatic__,
__continue_to_shrink__
__digital_simulation__.
__bounds_checks__
__analog_IC__
__FPGA-based_systems__.
__energy_levels__,
__wide_tuning_range__
__logarithmic_number_system__
__DMA_controller__
__abort_rate__
__cost_performance__
__adaptive_replication__
__microprocessor-based_systems__.
__intra_prediction__,
__grid_files__
__circuit_boards__
__manufacturing_technology__.
__processor_speed__.
__numerical_precision__
__transient_state__
__secret_messages__.
__Extensive_experiments_confirm__
__Transaction-based__
__confirmed_experimentally__.
__DC_power__
__code_stream__
__ability_to_accurately_predict__
__capacitor_mismatch__
__pipelined_ADC__.
__higher_speed__.
__additional_layers__
__10_seconds__.
__page_size__,
__2.5_Gbps__
__profile_information__.
__pause_times__.
__run_concurrently__.
__circuit_switching__.
__XOR_gate__
__communication_infrastructures__.
__linear_feedback_shift_registers__.
__compressed_bitstream__
__commercially_available__,
__achieves_significant_speedup__
__coding_performance__,
__pin-count__
__Performance_figures__
__branch_and_bound_algorithms__
__offer_significant_advantages__
__hierarchical_architectures__
__signal_processor__.
__bit_rates__,
__XOR_gates__
__logic_faults__
__cross-coupling__
__test-per-scan__
__memory_access_patterns__,
__router_buffers__
__controllability_and_observability__.
__CMOS_logic_gates__
__clock_speeds__.
__delay_faults__,
__charging_and_discharging__
__parallel-plate__
__matches_or_exceeds__
__flash_drive__
__systolic_algorithms__
__encoding_techniques__.
__compressed_suffix_tree__
__high_density__.
__reconfigurable_fabric__
__DSP_processors__,
__double_precision_floating_point__
__arithmetic_coding__,
__domain_partitioning__
__industrial_designs__,
__lock_contention__,
__serial_code__
__disk_scheduling_algorithm__
__flash_storage__.
__multicore_architecture__.
__Fault_coverage__
__considerably_shorter__
__hardware_cache__
__hard_disks__,
__logic_design__,
__side_channel_attack__
__FFT_implementation__
__buffer_cache__.
__configuration_bitstreams__
__TM_implementations__
__bit_serial__
__complexity_reduction__.
__multicore_CPUs__
__software_execution__.
__reader-writer__
__generational_garbage_collection__
__virtual_memory_support__
__wire_speed__
__graphical_processing_units__
__battery_lifetime__,
__Architecture_design__
__realistic_workloads__,
__buffering_schemes__
__logical_blocks__
__SPEC95_integer__
__latency-tolerant__
__instruction_fetching__
__FinFET-based__
__molecular-scale__
__parallel_code__,
__cache_miss_ratio__
__multiplication_operations__
__control_speculation__
__reconfigurable_logic__,
__Intel&reg__;
__hardware_efficient__
__Parallel_performance__
__Flash_memory__.
__atomic_operations__.
__clock_gating__,
__direct-mapped_cache__
__performance_trade-offs__.
__bytecode_instructions__
__memory_contention__.
__Shared-memory__
__side-channel_analysis__
__interrupt_handlers__
__forward_body_bias__
__reverse_body_bias__
__measurement_circuit__
__common_centroid__
__test_strategy__,
__paging_activity__
__Architecture-level__
__compiler_analysis__.
__thermal_analysis__.
__circuit_structures__.
__design_styles__,
__CPU_based__
__digital_CMOS_technology__.
__USB_2.0__
__synthesis_method__,
__modern_designs__.
__extremely_low__.
__complementary_metal_oxide_semiconductor__
__test_chip__.
__cache_ways__
__bus_wires__
__performance_trade-offs__
__dummy_fills__
__runtime_speedup__
__timing_yield__.
__hybrid_MPI/OpenMP__
__ASIC_implementation__
__wirelength_reduction__
__band_width__
__communication_phases__
__password_space__
__power_estimation__,
__random_access_scan__
__dynamic_scheduler__
__dictionary_size__
__communication_intensive__
__microarchitectural_technique__
__decap_allocation__
__energy_per_bit__
__intra-layer__
__cache_contention__
__deep_submicron_technologies__
__packet_latency__.
__SPEC_CPU2000_benchmarks__
__leakage_current_reduction__
__FFT_processors__.
__PCs_running__
__40_MHz__
__memory_controllers__.
__embedded_processor_core__
(__Very_Long_Instruction_Word__)
__instructions_from_multiple_threads__
__Loop_scheduling__
__hierarchical_partitioning__
__substantially_decrease__
__wire_pipelining__
__global_routers__
__logic_transformations__
__L2_cache_misses__
__instruction_window__.
__90nm_CMOS_technology__
__DSP_architectures__.
__automated_material_handling_systems__
__Software_aging__
__minimum_feature_size__
__false_discovery_rate__.
__page_fault_rate__
__solar_energy_harvesting__
__production_rates__
__parallel_reduction__
__memory_latencies__,
__Previous_investigations__
__scientific_benchmarks__.
__biological_neurons__.
__timing_windows__
__hardware_primitives__
__alternative_wires__
__initial_latency__
__maze_router__
__linear_regulator__
__key_presses__
__Application_Specific_Instruction_Set_Processors__
__processor_configurations__.
__bus_matrix__
__Static_Noise_Margin__
__testing_purposes__.
__output_voltages__
__micro-architecture__,
__reconfigurable_accelerator__
__fairly_small__
__program_runs__.
__frequency_range__,
__optimum_performance__.
__HSPICE_simulations__.
__65nm_and_45nm__
__Voltage_Controlled_Oscillator__
__hardware-efficient__
__multiplier_architecture__
__transistor_sizing__.
__processor_configuration__
__software_routers__.
__read-only_memory__
__image_computation__.
__IA-64__.
__large_industrial_designs__.
__160-bit__
__device_sizing__
__routing_flexibility__.
__&Delta__;__&Sigma__;
__chip-wide__
__conversion_efficiency__
__computational_load__,
__tiling_patterns__
__performance_enhancement__,
__error-tolerance__
__hardware_budget__.
__clock_network__.
__SoC_applications__.
__high-performance_computing_systems__
__total_die_area__
__address_arithmetic__
__CMP_architectures__
__round-robin_scheduling__
__commercial_compilers__
__functional_mode__
__multimedia_workloads__.
__primary_outputs__.
__floorplanning_problem__
__cell_library__,
__stack_simulation__
__total_harmonic_distortion__
__multi-bank_memory__
__redundant_vias__
__register-level__
__DSP_chip__
__distributed_memory_parallel__
__faster_computation__
__HDL_code__
__Power_distribution__
__ultra-high_speed__
__Testability_analysis__
__data-flow_graph__
__FPGA_chips__.
__kernel_hooks__
__hardware_costs__,
__within-die_variations__
__array-intensive_embedded__
__ILP_solver__
__power-management__
__leakage_energy__.
__Network_flow__
__event_counters__
__variable_load__
__average_IPC__
__path_delays__.
__delay_test__.
__Hardware_assisted__
__transistor_placement__
__MPI_application__
__side_channel_analysis__
__VLSI/ULSI__
__constant_power__
__power/ground_noise__
__test_response_compaction__.
__RS_encoder__
__data_dependency__,
__low_hardware_cost__.
__delay_overhead__.
__write_cache__
__LC_oscillator__
__context-switch__
__capacitor_array__
__power-supply__
__power/ground_network__
__reconfigurable_resources__.
__virtual_address__
__raw_performance__
__deep_submicron_technologies__.
__shorter_wirelength__
__die_size__,
__300mm_wafer__
__deeper_pipelines__
__modest_hardware__
__0.18&mu__;m
__scaling_trends__
__inherent_randomness__
__encoding_complexity__
__switching_techniques__
__MIMO_systems__,
__skew_reduction__
__delay_slots__
__Equivalence_checking__
__coherence_protocols__.
__shared_caches__,
__delay_spread__.
__body_biasing__.
__hours_or_days__
__parallel_program__,
__logic_duplication__
__peak_noise__
__fetch_architecture__
__decoded_instructions__
__delay_degradation__
__motor_drive__
__dense_linear_algebra_algorithms__
__early_design_stage__
__gate_length__,
__layout_density__
__memory_encryption__
__locality_optimizations__
__Instruction_Set_Architectures__
__DFA-based__
__Gb/s__.
__compression_factor__
__scientific_workloads__
__power_cycling__
__modulo_scheduling__.
__remote_memory_accesses__
__high_frequencies__.
__increased_precision__
__CMOS_transistor__
__multi-programmed__
__data_level_parallelism__
__digital_designs__,
__medium-grain__
__optimally_allocate__
__asynchronous_computation__
__programmer_effort__.
__test-per-clock__
__loop_parallelism__
__average_energy_savings__
__connection_reconfiguration__
__decoding_delay__
__pointer_analysis__,
__defect_density__,
__Rent's_Rule__
__clock_delay__
__biomedical_application__.
__hardware_Trojans__
__set_associative__
__Nyquist_rate__
__color_interpolation__
__multicore_and_manycore__
__descriptor-based__
__Highly_reliable__
__real-estate__
__folding_algorithm__
__130_nm__
__on_chip__,
__multicore_architectures__,
__Instruction_Set_Architecture__
__layout_problems__
__cache_space__.
__pseudorandom_number_generators__.
__communication_optimizations__
__critical_path_delays__
__high_fault_coverage__,
__problem_sizes__,
__Baugh-Wooley__
__multiple_CPUs__
__executing_concurrently__
__placement_optimization__
__decimation_filter__
__TLB_miss__
__greatly_improved__,
__digital_signal_processing_systems__
__versus_conventional__
__operating_frequencies__,
__sinusoidal_oscillator__
__precision_arithmetic__.
__content-addressable__
__data_allocation__,
__interprocessor_communication__,
__medium-grained__
__allocation_strategies__.
__general_purpose_computers__.
__small_code_size__
__Highly_parallel__
__architectural_improvements__
__SIMD_array__
__increases_linearly__
__configurable_processor__
__microcode_compaction__
__Reliability_improvement__
__SR-IOV__
__control_dominated__
__CAD_tool__.
__circuit_implementations__
__fully_redundant__
__expansion_ratio__
__effective_heuristics__
__silicon_die__
__25_percent__.
__deep_submicron_VLSI__
__low_supply_voltage__.
__optimally_designed__
__physical-level__
__systolic_architectures__
__output_signal__.
__CMOS_mixer__
__Power_savings__
__bias_current__
__symmetric_multiprocessing__
__current-sensing__
__architectural_optimizations__
__snoop-based__
__analog_and_mixed-signal_circuits__
__boundary-scan__
__mode_decision__.
__DPA_attack__
__VLSI_layouts__
__free-running__
__serial_links__
__CMOS_inverters__
__variation_aware__
__confidence_level__,
__charge_injection__
__hardware_oriented__
__average_packet_latency__
__multi-processor_SoC__
__test_escape__
__interrupt_overhead__
__test_programs__,
__2.5_GHz__
__Ultra_low_power__
__shared_memory_machines__
__sequential_counterparts__.
__reduced_precision__
__table_lookups__,
__page_faults__,
__substantially_larger__
__microprocessor_systems__
__highly_testable__
__modern_GPUs__
__32-nm__
__field-effect__
__Physically_Unclonable_Functions__
__flip-flop_based__
__pipelined_processing__
__LC_tank__
__floating-point_addition__
__elliptic_curve_cryptosystems__.
__table_look-up__.
__data-intensive_computing__.
__address_registers__
__inter-process_communication__,
__increased_considerably__
__Parallel_computers__
__non-volatile_memories__.
__production_schedules__
__low-noise_amplifier__
__multicore_machines__.
__reliability-driven__
__power_grid_verification__
__scan_flip-flop__
__timing_predictability__
__prefetching_schemes__
__double-size__
__operand_size__
__IBM_S/390®__
__real_traffic_traces__.
__defect_rates__
__scan_testing__
__directed_tests__
__schedulable_utilization__
__memory_organisation__
__control_module__.
__preliminary_performance_measurements__
__voltage_regulation__
__switched-capacitor_circuits__.
__side_channel_attacks__.
__space_efficiency__.
__aperture_jitter__
__aging_effects__.
__aging_effect__
__cache_effects__
__commodity_802.11__
__Xilinx_Virtex-II__
__RFID_tag__.
__memory_access_conflicts__
__power_profiles__
__prototyping_board__.
__peak_power__,
__high_performance_applications__.
__false_negative_rate__
__VHDL_description__
__workload_distribution__.
__key_issue__
__over_GF__(2m).
__storage_reclamation__
__checkpoint_operation__
__5.2_GHz__
__parallel_performance__,
__fault_recovery__,
__functional_unit__,
__graphics_accelerators__
__computation_and_communication__,
__AI_based__
__reduced_memory__
__reliability_testing__.
__parity_checking__
__electromagnetic_compatibility__
__500_million__
__packet_capturing__
__wire_delay__.
__NAS_benchmarks__
__semiconductor_memories__
__computational_loads__
__Static_Random_Access_Memory__
__device_geometries__
__commercial_ATPG__
__sequential_circuit__.
__mass_production__,
__9T_SRAM__
__reduction_techniques__,
__dynamic_and_partial_reconfiguration__
__hardware_faults__,
__register_constraints__
__clock_pulse__
__functional_tests__.
__cellular_arrays__.
__SPEC_2000__
__realistic_faults__
__near-ML__
__RTL_level__
__jitter_reduction__
__access_memory__
__poor_locality__
__collective_communication_operations__.
__single-walled_carbon_nanotubes__
__channel_decoder__
__concurrent_test__
__fault_efficiency__
__SPICE_model__
__address_translation__,
__higher_speeds__
__RF_transceivers__
__host_processor__
__control-intensive__
__settling_time__.
__PVT_variations__.
__side-channel_leakage__
__Energy_reduction__
__fault_simulator__.
__DEVS_formalism__
__noise_sources__,
__alternate_test__
__BIST_schemes__
ISCAS'__85_benchmark_circuits__
__faulty_circuit__
__application-level_checkpointing__
__test_data_volume__.
__unreachable_states__
__series_resistance__
__testable_design__
__power_supply_current__
__compaction_techniques__
__fault_sets__
__circuit_activity__
__submicron_CMOS__
__ASIC_design_flow__
__tester_memory__
__fully_parallelized__
__diagnostic_fault_simulation__
__enhancing_performance__
__manufacturing_testing__
__processor_failures__,
__multiple_scan_chains__
__core_utilization__
__cross_point__
__increases_rapidly__.
__memory_testing__
__DRAM_cell__
__test_executions__
__rise/fall__
__transition_fault_coverage__
__data_cache_behavior__
__thermal_optimization__
__voltage_source__
__Failure_analysis__
__arbitrary_initial__
__platform_FPGAs__.
__open_defects__.
__switched_network__
__fast_local__
__area_minimization__.
__soft-errors__
__Mbit/s__.
__periodic_real-time_tasks__
__hard-to-detect_faults__
__SHA-512__.
__algorithmic_choices__
__cache_line_size__
__a_37__%
__performance_levels__,
__multi-drop__
__operating_region__
__flip-flop_selection__
__steady-state_performance__
__thermal_control__
__improve_performance_significantly__.
__maintenance_cost__,
__synthetic_workloads__,
__partition_based__
__word-line__
__tag_array__
__last_level_cache__
__per_month__
__memory_bound__
__coding_efficiency__,
__throughput_performance__,
__duty_cycle__,
__SPMD_applications__
__submitted_jobs__.
__dedicated_processors__
__clock_rate__,
__sort-merge_join__
__tera-scale__
__MOS-NDR__
__matrix_transpose__
__deadlock-free_adaptive_routing__
__data_prefetching__,
__traffic_cost__
__MPI_implementation__,
__experimental_setup__,
__permutation_network__
__core_memory__
__reconfigurable_computers__
__standard_CMOS_technology__.
__disk_capacity__
__limiting_factors__.
__Scan_chain__
__line_card__
__timing_correctness__
__post-manufacturing__
__Design_parameters__
__Clock_gating__
__core_counts__
__UHF_RFID_tag__
__multi-socket__
__Meiko_CS-2__
__driving_capability__
__Mentor_Graphics__
__general-purpose_computers__
__single_event__
__considerable_savings__
__a_4__%
__cache_behavior__,
__data_dependency__.
__Main_memory__
__switching_fabrics__.
__bit-map__
__task_granularity__
__temporal_predictability__
__digital_calibration__
__lock_manager__
__CMOS_processes__
__RC_delay__
__architectural_complexity__
__compression_performance__,
__clock_signals__.
__control_units__,
__logic_networks__.
__computing_cluster__
__self-test__.
__CPU_consumption__
__Very_Large_Scale_Integration__
__IBM_RS/6000__
__flash_file_system__
__average-case_performance__.
__500_MHz__.
__technology_mapper__
__unit-speed__
__logic_optimization__.
__carefully_engineered__
__load_monitoring__
__domino_logic_circuits__
__highly_reconfigurable__
__chip_architecture__
__Full-chip__
__power_envelope__.
__elliptic_curve_scalar_multiplication__
__operation_conditions__.
__connection_topology__
(__Intellectual_Property__)
__modest_size__
__fault_injector__
__programs.This_paper__
__component_placement__
__embedded_application__.
__consumer_surplus__
__Layout-aware__
__IBM_RS/6000_SP__
__reverse_biased__
__area_requirement__
__peripheral_devices__,
__longer_paths__
__pipelined_multiplier__
__100_nm__
__OpenMP_applications__.
__greedy_approach__.
__delay_sensitivity__
__discharge_current__
__Design-for-testability__
__Circuit-level__
__synthesizable_VHDL__
__switching_activities__.
__diagnosis_resolution__
__interconnection_fabric__
__Test_scheduling__
__disk_accesses__,
__trace_generation__.
__reordering_techniques__
__environmental_variations__
__WSN_nodes__.
__low_level__.
__compact_thermal_model__
__pipeline_scheduling__
__communication_requirements__,
__semiconductor_process__
__slack_budgeting__
__trade_offs__
__clock_generators__
__LU_decomposition__.
__workload_redistribution__
__testing-effort__
__UNIX_workstations__
__memory_traffic__,
__pre-computation__.
__too_slow__,
__interconnect_prediction__
__validation_effort__
__at_low_bit_rates__
__high_threshold_voltage__
__WCET-aware__
__multimedia_processors__.
__substrate_noise_coupling__
__65nm_technology__.
__dynamic_slack__
__state_assignment__.
__memory_structures__.
__voltage_drop__.
__sleep_transistor_area__
__leakage_power_reduction__.
__primary_inputs__.
__testing_strategy__,
__software-based_self-test__
__Software-based_self-test__
__storage_elements__.
__BIST_techniques__
__test_data_compression__.
__linear_analog_circuits__
__signal_delays__
__silicon_compiler__.
__feasibility_tests__
__optical_bus__
__parameter_extraction__.
__ring_oscillator__.
__highly_dense__
__million_gates__
__standard_cell_library__,
__TSMC_CMOS__
__supply_and_threshold_voltages__
__run-times__.
__error_detectors__
__double-sampling__
__theoretical_limits__
__timing_analyses__
__synthesis_for_testability__
__Verilog_HDL__.
__statistical_timing_analysis__,
__microprocessor_core__,
__local_oscillator__
__serial_bus__
__logic_circuitry__
__increasing_dramatically__
__cluster_tools__
__biological_sequence_alignment__
__peak_bandwidth__
__addressing_modes__,
__physical_memory__,
__Application-independent__
__circuit_descriptions__
__sign_extension__
__high_compression_ratio__.
__Opto-VLSI__
__code_growth__.
__branch_coverage__.
__live_heap__
__global_wiring__
__fault-detecting__
__8-bit__,
__low_error_rate__
__IBM_3090__
__performance_losses__.
__cache-efficient__
__greater_robustness__
__stack_algorithm__
__random_immigrants__
__clock_distribution__,
__root_of_trust__
__lazy_cancellation__
__real-world_workloads__.
__significant_performance_loss__.
__latches_and_flip-flops__
__settling_time__,
__Reducing_power__
__achieving_maximum__
__capacitive_coupling__.
__Thermal_management__
__bit_slice__
__active_region__
__operating_temperatures__
__till_date__
__temperature_variation__.
__Area_efficient__
__FPGA_configurations__
__bit_manipulation__
__CPU_availability__
__scientific_codes__,
__cryptographic_operations__,
__data_locality_optimization__
__video_compression_standard__.
__partial_product_reduction__
__Sun_Fire__
__retrieval_times__
__branch_and_bound_algorithms__.
__VLSI_device__
__Logic_design__
__checkpoint_interval__
__adaptive_dynamic__
__context_switch__.
__series-connected__
__operating_frequencies__.
__heavy_computation__
__binary_floating-point__
__division_algorithms__
__synchronization_schemes__
__operation_costs__.
__trace-driven_simulations__,
__interconnection_technology__
__diagnostic_capability__
__local_disks__.
__polygon_rendering__
__arbitration_schemes__
__event_simulation__
__superscalar_microprocessor__.
__wiring_area__
__programmable_logic_devices__.
__micro-fluidic__
__divide_and_square_root__
__multiprocessor_environments__
__gas_sensing__
__metal-gate__
__architectural_innovations__
__CMOS_implementations__
__multilevel_interconnect__
__store-load__
__phase-change_memory__
__pull-down_menus__
__Global_routing__
__military_aircraft__
__digital_CMOS_circuits__.
__sensor_network_platform__.
__DFT_approach__
__overflow_and_underflow__
__computational_module__
__timing_attacks__.
__processing_strategies__.
__fly-by-wire__
__temporal_and_spatial_locality__.
__equivalence-checking__
__device_characterization__
__disk_utilization__.
__vector_registers__
__greatly_accelerates__
__high_security__.
__global_placement__,
__directory_schemes__
__newly_derived__
__Mach__,
__extremely_attractive__
__GeForce_8800_GTX__
__resource_conflicts__.
__runtime_performance__,
__RAM_memory__
__multiple_memory_banks__
__OFDM_symbol__.
__intermediate_buffers__
__parallel_adder__
__VLSI_architecture__.
__wave-pipelining__
__compilation_times__
__MPSoC_architectures__
__highly_parallelized__
__microneedle_array__
__integration_densities__
__shallow_trench_isolation__
__noise_generator__
__2.8_GHz__
__stress_effects__
__block_access__
__IP_cores__,
__unidirectional_errors__.
__current_mirror__.
__greater_freedom__
__digital_electronics__
__embedded_platforms__,
__reliably_detects__
__memory_performance__,
__0.18_micron__
__memory_element__.
__self-repair__,
__worse_case__
__developmental_model__
__embedded_cores__,
__power_optimization_techniques__
__electric_power_systems__.
__segment_lengths__
__output_analysis__
__heterogeneous_multiprocessor_systems__.
__cache_lines__,
__sub-swarms__
__scan_testing__.
__functional_parallelism__
__VLSI_chip__.
__per_cycle__,
__multiple_bits__
__heavy_loads__.
__implementation_cost__,
__physical_design_methodology__
__external_memory_accesses__
__unequal_protection__
__obvious_advantage__
__high_peak-to-average_power_ratio__
__test_methodology__.
__objective_function_evaluations__
__performance_limitation__
__Application_specific__
__multiprocessor_machines__.
__RTL_descriptions__
__ESL_design__
__Test_patterns__
__module_design__
__operation_sequence__
__global_operations__
__rip-up_and_reroute__
__dynamic_reconfigurable__
__compression_efficiency__,
__multi-sector__
__shared_address_space__.
__seek_times__
__transfer_rates__.
__impressive_speedups__
__multi-processor_architectures__
__cache_hit_rate__
__exclusive_caching__
__sequential_accesses__
__communication-aware__
__device_reliability__
__timing_errors__,
__automatic_fare_collection__
__caching_mechanism__.
__hardware_circuits__.
__Xilinx_Virtex_FPGA__
__page_reference__
__unity-gain__
__measurement_bias__
__current_waveforms__
__fine-grain_parallelism__.
__shorter_latency__
__idle_state__
__loop_control__
__encoding_strategies__
__digital_computers__,
__cache_tag__
__multiple_iterations__.
__stream_programs__.
__hardware_performance_counter__
__hardware_counter__
__cost/performance_ratio__
__heterogeneous_multiprocessors__.
__standby_leakage_power__
__digital_microfluidic_biochips__
__software_defined_radio__.
__aggressive_prefetching__
__page_size__.
__global_wire__
__Intel_and_AMD__
__graphics_processor__.
__pixel_images__
__synthesizable_Verilog__
__DNA_analysis__,
__Strassen's_algorithm__
__secondary_storage_devices__
__high-resolution_display__
__perform_comparably__
__information_bits__.
__fine_grain_parallelism__
__bus_systems__.
__experimentally_demonstrated__.
__bus_voltage__
__thread_contexts__
__significant_runtime_savings__
__atomistic_simulation__
__architectural_parameters__.
__candidate_architectures__.
__duty_cycles__.
__0.5_dB__
__disk_caching__
__bit-flip__
__fault_localization__,
__Huffman_code__.
__space_utilization__,
__commodity_graphics_hardware__
__synthetic_trace__
__data_accesses__,
__Historical_data__
__wireless_sensor_network_nodes__
__path_lengths__,
__idle_processor__
__micro-electro-mechanical_systems__
__Previously_published__
__deeply_pipelined__,
__post-silicon_validation__.
__mutation_testing__,
__black_holes__
__special_hardware__,
__AES-256__
__dB_SNR__
__bit-rates__.
__event_counts__
__IBM_SP2__,
__CO2_emissions__
__constraint_checks__
__PC_cluster__,
__second-level_cache__
__considerably_faster__.
__large_caches__,
__bit-plane_coding__
__Cu/low-k__
__register_optimization__
__glitching_activity__
__pipeline_structures__
__a_4__-node
__memory_bottleneck__
__charge_recovery__
__DRAM_chips__.
__memory_access_latencies__
__RF_transmitter__
__cache_hit_rates__.
__global_bus__
__DPA_attacks__
__battery_discharge__
__Quad-Core__
__compiler_generates_code__
__bit_rate_reduction__
__test_response_compaction__
__Thread-level_speculation__
__multi-digit__
__thread_execution__
__total_wirelength__.
__microprocessor_performance__.
__power_rails__
__program_structuring__
__production_run__
__task_preemption__
__image_sizes__
__optimal_configuration__
__gate_tunneling__
__inductively_coupled__
__VLSI_chips__,
__rendering_method__.
__server_workloads__,
__ordering_scheme__
__excessively_high__
__single_threaded__
__0.18@mm_CMOS__
__super-threshold__
__architecture_based__
__execution_performance__,
__IBM_System/390__
__SMP_node__
__per_packet__.
__locking_range__
__buffer_planning__.
__channel_buffers__
__SPICE_based__
__90nm_CMOS_process__.
__performance-aware__
__energy_costs__,
__workload_parameters__
__fabrication_process__,
__BlueGene/P__
__Test_data_compression__
__NoC_topology__
__programmable_hardware__.
__high_coverage__.
__coarse-grained_reconfigurable_architectures__
__PSNR_gain__
__interconnect_design__.
__dynamic_random_access_memory__
__sub-wavelength_lithography__
__thin-film_transistors__
__optimistic_parallel_simulation__
__chip_multi-processor__
__intra-task_DVS__
__noise_floor__
__handshake_circuits__
__fault_simulators__
__systematic_defects__
__nonuniform_memory_access__
__0.13@mm__
__Design_tradeoffs__
__supercomputing_applications__
__higher_resolutions__
__logical_gates__
__delay_noise__
__analogue_circuits__
__evaluated_analytically__
__design_procedure__,
__input_waveforms__
__crosstalk_induced__
__state_elements__
__nanoscale_technologies__
__trace_based__
__average_switching_activity__
__communication_library__.
__virtual_shared_memory__
__L2_misses__
__memory_array__.
__insertion_loss__
__edge_placement_error__
__parallel_scientific_applications__
__CAM_cell__
__verification_platform__
__hardware_peripherals__
__ΣΔ_modulator__
__packing/unpacking__
__voltage_controlled_oscillator__
__mapping_scheme__.
__power_switch__
__excellent_performance__,
__signal_probability__
__quantum-dot_cellular_automata__.
__source_and_drain__
__SPEC2000_benchmarks__.
__flow-level_simulator_FSIM__
__main-stream__
__promising_candidates__
__wormhole_routed__
__DSP_processor__.
__a_4__-bit
__encoders_and_decoders__
__register_stack__
__Schmitt_Trigger__
__clock_domains__,
__test_generation_procedure__
__memory_efficient__.
__tens_of_seconds__
__TDM_switch__
__precise_interrupts__
__mote-class__
__configurable_hardware__.
__generalization_capabilities__.
__algorithmic_optimizations__
__cache_coherence_protocol__,
__stackable_file_system__
__JIT_compilers__
__performance_figures__.
__FPGA_technology__,
__layout-level__
__early_design_stages__.
__digital_VLSI__
__large_industrial_circuits__.
__shared_memory_architectures__.
__test_technique__.
__increases_rapidly__,
__supply_gating__
__built-in_current_sensor__
__register_machine__
__reliability_modeling__.
__tight_deadlines__
__electrical_measurements__
__voltage_range__
__total_leakage__
__CMOS_processes__.
__multiple-voltage__
__sampling_frequency__.
__private_cache__
__virtual_components__
__functional_logic__
__interconnection_wires__
__Process_variation_aware__
__error_accumulation__.
__building_energy__
__automated_test_equipment__
__scheduling_model__,
__block_layout__
__bipolar_transistors__.
__signature_analyzer__
__perceptron_predictor__
__bus_based__
__switching_delays__
__test_pattern_generation__,
__delta-sigma_modulator__
__reduced_drastically__
__disk_performance__.
__power-sensitive__
__larger_circuits__
__post-route__
__parallel_computer_architectures__.
__programmable_processors__.
__increased_concurrency__
__distributed_shared__
__pseudo-random_sequences__
__Huffman-based__
__message_passing_libraries__
__frequently_executed_paths__
__satisfactory_performance__,
__percentage_deviation__
__latent_defects__
__An_area_efficient__
__test_scheduling__,
__scan-chain__
__testability_enhancement__
__high_power_density__
__circuit_area__.
__times_speedup__.
__sensor_node_platform__
__combinational_cells__
__physical_synthesis__,
__logic_testing__
__Predicated_execution__
__translated_code__
__processor_allocation__,
__serial_links__.
__pass-transistor_logic__
__dynamic_branch__
__timing_predictions__
__SOI_technology__
__Wireless_transmission__
__voltage_regulator__.
__memory_constraints__,
__folded_cascode__
__negligible_performance_penalty__
__high-density__,
__FIFO-based__
__fault_rates__.
__array_layouts__
__register_pressure__.
__signing_and_verification__
__thread_level_parallelism__
__increases_exponentially__.
__related_schemes__.
__lower_latencies__
__analog_multiplier__
__shared-memory_architectures__
__address_decoders__
__Built-in-Self-Test__
__flash_memories__,
__cache_tuning__
__network_loads__,
__field_arithmetic__
__repeater_insertion__,
__LUT_cascade__
__full_swing__
__modern_hardware__.
__digital_receivers__.
__L3_cache__
__test_strategy__.
__Static_timing_analysis__
__routing_architecture__.
__Virtex-II__
__single-thread_performance__.
__passive_components__.
__Nyquist-rate__
__encryption/decryption__.
__repair_process__
__RMS_jitter__
__directory_structures__
__shared_memory_architectures__
__cryptographic_hardware__.
__memory_structures__,
__fully_synchronous__
__power_supply_voltage__,
__variation-induced__
__driver_sizing__
__leakage_energy_reduction__
__faulty_behaviors__
__fewer_resources__.
__workload_parameters__.
__pattern_density__
__fully-integrated__
__chemical-mechanical_polishing__
__bus_transactions__
__LCD_driver__
__electrical_properties__
__model_order_reduction_techniques__
__quality_requirement__
__total_wire_length__.
__loop_fusion__.
__S-820__
__hardware_configurations__.
__victim_buffer__
__substrate_resistance__
__AES-GCM__
__Fine_grain__
__pointer-chasing__
__accurately_forecast__
__differential_logic__
__spill_code__.
__peak_temperatures__
__calendar_queue__
__substantial_performance_gain__
__low-power_high-speed__
__transaction_level__.
__datapath_synthesis__.
__interconnect_optimization__
__drive_strength__
__storage_reduction__
__local_operations__.
__IEEE_Std_1149.1__
__SHA-1__,
__fence_instructions__
__rotary_clocking__
__SoC_designs__,
__min-cut_partitioning__
__device_simulations__
__true_random_number_generator__
__processor_units__
__Logic_simulation__
__power_generator__
__multiprocessor_machine__
__image_and_signal_processing__
__Linux_operating_system__.
__code_checker__
__architectural_simulation__
__module_generator__
__memory_management_unit__
__marking_scheme__
__dynamical_reconfiguration__
__scan_cells__,
__error_indication__
__state-preserving__
__array-dominated__
__timing_critical__
__voltage-scaling__
__Interconnect_delay__
__synthesis_methods__.
__SoC-based__
__frequency_dependence__
__memory_interface__.
__digital_microfluidic__
__achieves_similar_performance__
__conflicting_constraints__
__HDL_description__
__soft_processors__.
__Simulation_software__
__90nm_process__
__RT-Linux__
__delay_defects__.
__access_region__
__test_access_architecture__
__70nm_technology__
__thermal_runaway__
__duplication-based__
__performance_overheads__,
__Instruction_Set_Extensions__
__cell_layouts__
__minimum_width__
__TLB_entries__
__SRAM_memories__.
__array_bounds_checks__
__protocol_engine__
__MPSoC_architectures__.
__programmable_routing__
__parallel_processes__,
__false_alarm_rates__.
__hard_realtime__
__device_failures__
__partial-scan__
__Design_for_testability__
__cryptographic_device__
__VLIW_processor__.
__scan_designs__,
__layout_strategy__
__synthetic_benchmarks__,
__intra-gate__
__executing_code__
__high_coding_efficiency__
__data_TLB__
__invisible_watermarking__
__scratchpad_memory__.
__CMOS-MEMS__
__embedded_microprocessors__
__scheduling_methods__.
__voltage_selection__
__disk_energy__
__unnecessary_computations__
__timing_accuracy__.
__power_efficient__.
__VLIW_DSP__.
__mode-switching__
__concurrent_fault_detection__
__commercial_FPGAs__.
__temperature_dependence__
__single_thread__
__cost_criteria__
__Inductive_Fault_Analysis__
__technology_generations__.
__test_architecture__.
__enabling_fast__
__CPU_architecture__
__Functional_testing__
__speculatively_execute__
__ultrahigh-speed__
__dynamic_binary_translation__.
__BDD_size__
__custom_processors__
__digital_CMOS__
__data_flow_graphs__.
__domino_gates__
__Domino_logic__
__DCT_architecture__
__adjacent_lines__.
__ISCAS85_benchmarks__
__loop_fusion__,
__array_contraction__
__BIST_methodology__
__cluster_interconnects__.
__layout-aware__
__Statistical_simulation__
__disk_subsystem__
__SoC_design__,
__microfluidic_biochips__.
__structural_testing__,
__parallelism_exploitation__
__cell_count__
__high-yield__
__value_prediction__,
__VLSI_testing__
__speculative_prefetching__
__application_benchmarks__.
__random_sampling_technique__
__memory_tests__.
__read_operations__,
__path_delay__,
__fault_occurs__.
__self-repair__.
__layout_retargeting__
__Low_power_design__
__sub-90nm__
__circuit_modules__.
__bus_line__
__graphics_engine__
__depth-size_optimal_prefix__
__low-load__
__block_device__
__Si-based__
__detailed_routing__,
__wire_widths__
__wireless_protocols__.
__relative_speedup__
__fabrication_technology__,
__Active_Message__
__wire_congestion__
__partial_reluctance__
__fabrication_technologies__
__VLIW-based__
__mutual_exclusive__
__diskless_checkpointing__
__DSP_core__.
__test_costs__,
__transparent_BIST__
__dynamic_power_consumption__.
__exhibits_superior__
__Exhaustive_search__
__lower_power_consumption__,
__net_lengths__
__memory_interference__
__parallel_pattern__
__instruction_decoder__
__polycrystalline_silicon__
__fetch_engine__
__vector_processing__.
__whole_program__
__HW/SW_cosimulation__
__CMOS_devices__.
__CMOS_transistors__
__resource_usages__
__current-mode_CMOS__
__single-crystal__
__data_logger__
__safety_constraints__.
__power_usage__.
__energy_demands__
__fast_algorithms__,
__irregular_shapes__,
__dominating_factor__
__IP_lookups__
__accuracy_loss__
__obfuscated_code__
__single_fault__
__hazard_free__
__dramatically_improved__.
__error_control__,
__IP_address_space__
__molecular_QCA__
__binary_adders__
__instruction_sequences__.
__output_voltage_swing__
__dual-path__
__gate_capacitance__
__load_scheduling__
__bitmap_indices__
__memory_controllers__,
__data-centers__
__large_arrays__.
__roughly_constant__
__GTX_280__
__misprediction_rate__
__DC_current__
__SAW-less__
__BIST-based__
__digital_logic_simulation__.
__high-level_synthesis_benchmarks__
__proposed_earlier__,
__hardening_techniques__
__failure_distributions__
__Pentium®_4__
__delta-doped__
__parallel_workload__
__interconnect_topology__
__Test_case_prioritization__
__global_communication__.
__jumper_insertion__
__I/O's__
__buffer_storage__
__1.6_GHz__
__die_area__,
__WSN_node__
__direct_digital__
__cache_coherence__,
__cache_organizations__.
__multiple_clock_domains__
__Quasi_Delay_Insensitive__
__Data_races__
__MPSoC_platform__
__gate_level__.
__OpenRISC_1200__
__merging_technique__
__RTL_verification__
__lock-free__,
__self-repairable__
__intra-module__
__dramatic_effects__
__self-recovering__
__verification_effort__.
__parameter_fluctuations__
__false_rejection__
__reversible_circuit__
__power-performance_efficiency__
__mitigation_techniques__.
__cluster_computers__
__voltage-controlled__
__latency_hiding__.
__graphics_accelerators__.
__analytical_evaluation__
__architectural_options__
__central_processor__
__MEMS_gyroscope__
__online_profiling__
__TMR_systems__
__memory_repair__
__virtually_eliminate__
__IBM_Power__
__yield_losses__
__efficiency_enhancement__
__aware_placement__
__cache_hit_ratios__
__gate_oxide_breakdown__
__nanowire_crossbar__
__VLSI_cell_placement__
__Beowulf_clusters__.
__compact_size__
__multimedia_workloads__
__measurement_setup__
__TMR-based__
__space_mapping__
__perceptual_degradation__
__interconnect_resources__
__inter-processor_communications__
__increased_significantly__,
__MPSoC_architecture__
__VLSI_circuit_design__.
__modular_structures__
__grid_file__
__folding_technique__
__test_structures__.
__voltage_levels__,
__IDDQ_tests__
__parallel_decoding__
__load_condition__.
__mutual_inductance__
__logic_elements__.
__modest_overhead__
__fine_granularity__,
__array_designs__
__commodity_processors__.
__metal-oxide-semiconductor__
(__geometric_mean__)
__hardware_assisted__
__infant_mortality__
__fault-tolerant_techniques__
__groundwater_remediation__
__current_monitoring__
__brake-by-wire__
__inter-iteration__
__Coarse-grained_reconfigurable_architectures__
__SCAN-EDF__
__circuit_analysis__,
__fault_emulation__
__pathological_cases__,
__Cray_XT__
__group_sizes__.
__finite_field_multiplier__
__memory_subsystem__,
__access_latencies__,
__lookup_table__.
__MPEG_decoding__
__transient_and_permanent_faults__
__a_12__-bit
__massively_parallel_machines__.
__scientific_computing_applications__
__Fortran_program__
__Mica2_motes__.
(__CC-NUMA__)
__minimal_hardware__
__orders-of-magnitude__
__coarse-grained_reconfigurable_architectures__.
__recursive_digital_filters__.
__microprocessor_systems__.
__wear_out__
__performance_factors__.
__cache_prefetching__
__re-routing__.
__sign_bits__
__maximum_data_rate__
__miss_rates__,
__Application_Specific_Integrated_Circuits__
__homogeneous_processors__
__processor_element__
__multi-core_computers__.
__memory_banks__.
__power_line__.
__set_size__,
__resource_overhead__
__parallel_sorting_algorithm__
__circuit_speed__.
__decomposition_level__
__communication_backbone__
__butterfly_network__
__high_error_rates__.
__peripheral_circuits__
__packet_classification_algorithms__
__allocation_process__
__reconfigurable_computing_systems__
__precision_requirements__
__disk_drive__.
__Tflop/s__
__routing_architectures__
__packet_drop_rate__
__delay_effects__
__high-performance_architectures__.
__stall_cycles__
__reliability_characteristics__
__minimum_power_consumption__
__temperature_fluctuations__
__embedded_multiprocessor_systems__.
__signal_to_noise_ratios__
__High_reliability__
__operates_correctly__
__media_processors__
__magnetic_tape__.
__miss-rate__
__energy_consumptions__.
__double-loop__
__gate_level__,
__program_phases__
__diagnosis_method__,
__layout_information__,
__highly_concentrated__
__Red_Storm__
__memory-intensive_applications__
__scheduling_of_sporadic_task_systems__
__equals_or_exceeds__
__signal_processors__
__correct_operation__,
__test_pattern_generators__.
__Data_partitioning__
__transmission_gates__
__graphics_cards__,
__parallel_pipeline__
__load-balancing_strategy__
__MPI_runtime__
__adiabatic_logic__
__clock_skew_scheduling__.
__3.3-V__
__High_voltage__
__incur_considerable__
__stress_testing__.
__heap_growth__
__tuning_range__.
__current_reference__
__adiabatic_circuits__
__chip_set__
__partial_run-time_reconfiguration__
__active-matrix__
__power_transmission__.
__RF_applications__.
__instruction_and_data_caches__
__multiprocessor_server__
__hard_drives__,
__operational_transconductance_amplifier__
__power_supply_voltages__
__desktop_PC__.
__decoded_frames__
__MOS_current_mode_logic__
__manufacturing_costs__.
__MIPS_R3000__
__Low-noise__
__Standard_Performance_Evaluation_Corporation__
__PowerPC_processor__
__Cycle_time__
__PowerPC_603__
__2048-bit__
__parallel_workloads__
__miss_ratios__.
__application-specific_processors__.
__InP-based__
__monolithically_integrated__
__fully_integrated_CMOS__
__control_signals__,
/__spl_mu/m_CMOS__
__topology_aware__
__output_ripple__
__parallel_matrix_multiplication__
__residue-to-binary_converter__
__thread-level_parallelism__,
__gate_delays__,
__fuel_cost__
__Muthukrishnan-Stroud__
__Accurate_models__
__optimization_tool__,
__Multistage_interconnection_networks__
__database_accesses__
__query_messages__.
__read_stability__
__cell_stability__
__minimum_operating_voltage__
__numerical_models__.
__sub-micrometer__
__low-frequency_noise__
__current_ratio__
__thermal_conduction__
__gate_insulator__
__high-level_power_estimation__
__logic_depth__.
__timing_assumptions__.
__router_design__.
__shared_registers__
__reduced_power__
__multichip_modules__.
__address_bits__
__power_delivery_network__
__SAR_ADCs__.
__fast-settling__
__operational_modes__.
__twiddle_factors__
__1.8_GHz__
__copper_interconnects__.
__peak_amplitude__
H.__264/AVC_decoder__.
__switching_power_converters__.
__interconnect_technologies__
__decoupling_capacitors__.
__power_conversion__
__MOS_capacitors__
__linear_transconductor__
__superscalar_architectures__
__low_voltage_CMOS__
__cell_search__
__fast_transient_response__
__polar_transmitter__
__level_conversion__
__wire_bond__
__degrade_rapidly__
__maintaining_cache_coherence__
__wireless_receivers__.
__5-GHz__
__field_programmable_analog_array__
__virtual_router__
__microarchitecture_design__
__temperature_sensors__.
__modes_of_operation__,
__larger_caches__
__optimized_programs__
__optimized_designs__
__load_queue__
__ion-trap__
__dynamically_balancing__
__incomplete_hypercube__
__wireless_sensor_node__.
__bitonic_sort__
__workload_dynamics__
__irregular_computations__
__sequence_lengths__.
__two-rail_checker__
__degradation_models__
__9_×_9__
__space_efficient__.
__bit-error__
__higher_fitness__
__optimized_parallel__
__improved_security__.
__earthquake_simulation__
__explicit_synchronization__
__memory_efficiency__.
__lower_false_alarm_rate__
__read_barrier__
__programmer_effort__
__early_termination__,
__Linux_kernel__,
__assembly_processes__.
__cache_line__.
__aliasing_artifacts__.
__gallium_arsenide__
__vector_multiprocessors__.
__point_insertion__
__Single-stage__
__signal_to_noise_ratio__,
__life-cycle_cost__
__real-world_experiments__.
__optimum_conditions__
__MPEG2_video__
__fractional_motion_estimation__
__gas_sensor__.
__self-testing__.
__parallel_threads__,
__block_data_layout__
__System_Area_Networks__
__Communication_overhead__
__overhead_costs__.
__multistage_network__
__parallel_graph_algorithms__
__Preliminary_performance_results__
__Experimental_analysis_shows__
__fault_attack__
__15_minutes__.
__Statistical_machine_translation__
__front_end__.
__wafer_scale__
__adaptively_controlled__
__CPU-time__
__system's_performance__,
__test_vehicle__
__programming_productivity__
__significant_advancement__
__hardware_structures__.
__AC-coupled__
__program_control_flow__
__tuning_process__.
__primary_storage__
__Performance_characteristics__
__CPU_speed__,
__residue_arithmetic__.
__identical_cells__
__counter_mode__
__I/O_intensive_applications__
__runtime_overheads__.
__Modern_GPUs__
__simultaneous_multithreading__,
__Performance_estimates__
__copper_wire__
__communication_stack__
__message_passing_communication__
__design_guideline__
__asynchronous_circuit_design__
__power-awareness__
__partitioning_method__,
__phase_change_memory__.
__highly-constrained__
__bit-slices__
__computational_capability__.
__high-speed_bus__
__LSI_technology__
__secondary_storage_devices__.
__space_usage__,
__CCD_memory__
__integrated_circuit_technology__.
__128_bits__.
__physically_separate__
__microprogrammed_control__
__reconfiguration_techniques__
__fast_reconfiguration__
__very_large-scale_integration__
__frame_rates__,
__successfully_predicts__
__repeated_runs__
__high_processing_speed__
__steady_state_error__
__scalable_parallel_computers__.
__TCP/IP_stack__.
__iris_verification__
__bus_encoding_scheme__
__Intrusion_Prevention_Systems__
__multiple_interleaved__
__nano-crystalline__
__Reed-Solomon_decoding__
__performance_estimation__,
__line_rate__.
__weaker_consistency__
__average_PSNR__
__running_speed__
__processing_modules__.
__RAID_levels__
__Linux_platform__
__greatly_decrease__
__benchmark_program__
__query_times__.
__energy-harvesting__
__Power_PC__
__parallel_computation_model__
__bits_per_pixel__
__compression_standard__
__cache_miss__.
__constant_memory__
__improves_efficiency__
__relative_word_error_rate__
__flip_flops__
__optimistic_execution__
__lightweight_threads__
__error_models__.
__trace_driven_simulations__
__recovery_schemes__.
__computational_abilities__
__display_screen__
__asynchronous_sequential_circuits__
__synchronization_point__
__DRAM_access__
__multiple_instruction_multiple_data__
__conservative_parallel_discrete_event_simulation__
__parallel_computer_architectures__
__task_set__.
__cache_hit_ratio__,
__existing_designs__,
__current_microprocessors__
__distributed_shared_memory_systems__
__error_detecting_codes__
__parallel_array__
__adjacent_channel__
__MPI+OpenMP__
__MPI/OpenMP__
__fine-grained_and_coarse-grained__
__shut-down__
__state_transition__,
__average_performance__,
__partial_bitstreams__
__larger_sizes__
__Future_systems__
__embedded_architectures__.
__reconfigurable_interconnect__
__allocation_decisions__.
__Mbits/s__
__complex-number__
__logarithmic_arithmetic__
__array_multipliers__.
__division_and_square_root__.
__IEEE_rounding__
__worst_case_delay__
__floating-point_computations__
__common_subexpression__
__circuit_techniques__.
__worst-case_behavior__.
__floating_point_operations__.
__leading_zero__
__microprocessor_chip__
__acceleration_technique__
__energy-recovery__
__Silicon-On-Insulator__
__FIR_filter__,
__PMOS_and_NMOS__
__segmented_bus__
__adiabatic_switching__
__fundamental_mode__
__circuit_designs__,
__parallel-prefix__
__custom_circuits__
__floating_gates__
__edge_placement__
__parallel_image_processing__
__partitioning_methodology__
__per-cycle__
__inherent_parallelism__.
__previous_implementations__.
__external_bus__
__32-bit_RISC__
__power_breakdown__
__cryptographic_processor__
__1.5_GHz__
__RISC_processor__,
__scalable_hardware__
__range_reduction__
__parallel_processor__.
__data-reuse__
__radix-4_CORDIC__
__billion_transistor__
__SoC_architectures__.
__wall_clock__
__Reference_counting__
__rotation_scheduling__
(__Dynamic_Voltage_Scaling__)
__area-time_efficient__
__significant_performance_improvements__,
__Spartan-3__
__multipliers_and_adders__
__short-length__
__application-specific_architectures__
__RF_power_amplifier__
__cryptographic_computations__
__256_bits__.
__form_factor__,
__hierarchical_layout__
__current_comparator__
__capacitive_and_inductive_coupling__
__minimizing_power_consumption__
__net_delay__
__low-power__.
__interconnect-centric__
__Substrate_noise__
__0-1_ILP__
__SiGe_BiCMOS__.
__parasitic-aware__
__CMOS_integrated__
__resource_savings__
__noise-aware__
__intellectual-property__
__wirelength-driven__
__switch_blocks__
__circuit_simulator__,
__Logic_optimization__
__an_area_efficient__
__high_test_quality__
__test_cost_reduction__
__CPU_overhead__.
__programmable_cores__
__pre-routed__
__test_power_reduction__
__delay_fault_models__
__false_loop__
__IC_industry__
__memory_space_requirements__
__execution_cycles__.
__logic_family__
__guard_ring__
__loop_gain__
__high-Vt__
__achieves_100%_fault_coverage__
__logic_function__.
__DLX_processor__
__channel_length__,
__IP_core__.
__propagation_paths__.
__timing_violation__
__charge-pump__
__RF-CMOS__
__Reduced_Ordered_Binary_Decision_Diagrams__
__hardware/software_partitioning__,
__chip_layout__
__voltage_waveform__
__total_power_consumption__.
__logic_analyzer__
__MTCMOS_circuits__.
__timing_criticality__
__computation_unit__
__RF_circuit__
__rollback_mechanism__
__thermal_gradient__
__software_radios__.
__test_application__,
__gate_duplication__
__delay-locked_loop__
__L1/L2__
__SAT-solver__
__clock_tree_synthesis__
__timing_driven_placement__
__300_MHz__
__defect_levels__
__charge_sharing__
__sense_amplifiers__,
__ATPG_tool__.
__average_power_consumption__.
__FSM_synthesis__
__ESD_protection_circuit__
__frequency_tuning__.
__AES_cipher__
__clustered_VLIW__
__threshold_voltages__.
__binary_adder__
__routing_architectures__.
__low_noise_amplifiers__
__static_timing__
__storage_mapping__
__Decoupling_capacitance__
__reliability_degradation__
__slew-rate__
__NAND_flash__.
__CNOT-based__
__IR_drop__,
__NBTI_induced__
__DSP_architecture__.
__sizing_and_spacing__
__current_sources__.
__signal_degradation__
__90nm_CMOS_technology__.
__clock_frequencies__,
__nanometer_IC__
__read_and_write_ports__
__90nm_and_65nm__
__task_synchronization__
__1024-bit_RSA__
__Test_vector__
__carefully_choose__
__simple_analytical_models__
__tile_sizes__.
__thread_assignment__
__RISC_and_CISC__
__instruction_prefetch__
__busy-waiting__
__page_coloring__
__cache_conflicts__.
__software_support__,
__software_implemented__
__Branch_prediction__
__I/O__)
__live_objects__.
__Memory_accesses__
__shared_memory_multiprocessor__.
__roughly_equivalent__
__VLIW_machine__
__instruction_formats__
__instruction_pipeline__
__parallel_machine__,
__load-store__
__Intel_Paragon__,
__software-assisted__
__value_locality__,
__application_benchmarks__,
__invalidation_traffic__
__heap_management__
__word-size__
__reducing_power_consumption__.
__consume_less_energy__
__SIMD_architecture__.
__scaled_CMOS__
__aggressively_scaled__
__recently-proposed__
__a_4__-core
__testing_strategy__.
__subtle_bugs__
__asynchronous_design__.
__stuck-at_fault_coverage__.
__Simultaneous_Multithreaded__
__Spice_simulations__
__sensor_network_nodes__.
__double-rail__
__single_faults__.
__single_stuck-at_faults__.
__transistor_widths__
__circuit_realizations__
__ultra-low_energy__
__asynchronous_designs__.
__parametric_variations__,
__gate_delay__,
__intermittent_failures__
__rate-monotonic_scheduling__
__device_under_test__
__fanout_free__
__embedded_DRAMs__.
__high_volume_production__
__pattern_generators__.
__IP_vendors__
__watchdog_processor__
__BIST_design__
__vector_restoration__
__functional_fault__
__interconnect_testing__
__functional_faults__.
__hardware_simulator__
__scan_operations__.
__compiler-driven__
__wireless_receiver__
__SPICE_models__
__compaction_procedure__
__redundant_faults__.
__at-speed_test__.
__operand_values__
__test_conditions__,
__functional_test__,
__scan_patterns__.
__compaction_algorithm__.
__static_compaction_procedure__
__weighted_random_pattern__
__process_variation_tolerant__
__small_delay_defects__.
__scan_tests__
__delay-line__
__timing_characterization__
__circuit_under_test__
__butterfly_units__
__memory_cores__.
__test_pattern_generator__.
__temporal_correctness__.
__pseudo-exhaustive_test__
__pulse-driven__
__temporal_encoding__
__RFID_transponder__
__915_MHz__
__design_iterations__,
__network_speeds__.
__execution_costs__.
__fault_densities__
__automotive_application__.
__multi-reader__
__array_bounds_checking__
__optimizing_compilers__,
__coherence_protocols__,
__executing_parallel_programs__
__SPECjvm98_benchmarks__
__hundreds_of_gigabytes__
__total_cost_of_ownership__.
__cycle_counts__
__Multi-Processor_Systems-on-Chip__
__clustered_VLIW_architectures__.
__performance_variability__.
__address_bits__.
__network_simulations__,
__application-specific_instruction_set_processors__
__instructions_per_cycle__,
__hardware_architectures__,
__compiled_code__,
__memory_access_times__.
__power_budgets__.
__extended_subwords__
__dynamic_branch_prediction__
__leakage_control_techniques__
__RTL-level__
__improving_accuracy__
__state_dependence__
__locality_optimization__
__Code_optimization__
__running_Linux__,
__Parallel_Virtual_File_System__
__viable_alternatives__
__MPI-IO__,
__memory_access_pattern__
__cluster_computers__.
__cluster_interconnects__
__dual-CPU__
__reduces_drastically__
__vector_supercomputers__
__magnetic_bubble__
__long_execution_times__.
__deployment_cost__.
__non-blocking_collective_operations__
__current_implementations__.
__remote_access__.
__128-bit_AES__
__bounds_checking__
__faster_response__
__Shor's_algorithm__
__adaptive_voltage_scaling__
__Cyclops-64__
__performance_limitations__.
__CMOS_camera__
__WCET_estimation__
__hash_join_algorithm__
__wakeup_logic__
__strong_scaling__
__sequential_logic__.
__N-body_simulation__
__multi-banked__
__graphics_workstations__
__AMD_Athlon__
__RISC-style__
__profiling_framework__
__Earlier_approaches__
__differential_power_analysis_attacks__
__RAM_usage__
__DPA-resistant__
__low-effort__
__modern_technologies__,
__costs_involved__
__data_dependent__.
__short_path__
__remarkably_reduces__
__triple-mode__
__10,000_nodes__
__networking_hardware__
__rapid_recovery__
__power_measurements__.
__inlet_temperature__
__ESA/390__
__RF_devices__
__HLS_tool__
__embedded_VLIW_processors__.
__clock_speeds__,
__memory_configurations__.
__micro-controller__.
__Memory_bandwidth__
__Modern_FPGAs__
__processor_frequency__
__programmable_processor__
__synchronization_protocol__.
__RTL_code__
__target_machines__.
__memory_fragmentation__
__cache-related_preemption_delay__
__communication_library__,
__packaging_and_cooling__
__memory_organizations__.
__extensible_processor__
__power_utilization__
__additional_energy_savings__
__Software_Defined_Radios__
__yield_optimization__.
__Field-programmable_gate_arrays__
__compaction_technique__
__Multiprocessor_Systems-on-Chip__
__Texas_Instruments__'
__low-loss__
__bit_map__
__query_response_times__.
__on-chip_caches__,
__pointer-intensive__
__LU_factorizations__
__modern_computers__,
__Cell_processor__
__array_redistribution__.
__image_compression_techniques__
__cost_effectively__
__percent_improvement__
__interconnect_lengths__
__transient_pulses__
__faulty_modules__
__massively_parallel_architectures__.
__1.2_GHz__
__robotic_wheelchair__
__Special-purpose__
__logistics_costs__
__transmission_costs__,
__higher_scalability__
__severely_hampered__
__IXP_2400__
__low_energy_consumption__,
__disk_seeks__
__human_inspection__
__globally_asynchronous__
__device_parameters__.
__memory_elements__,
__HTTP/1.0__
__high-performance_microprocessor__
__output_resistance__
__MOS_circuit__
__macromodeling_technique__
__Switching_activity_estimation__
__test-bench__
__variation_tolerance__.
__energy_estimation__.
__a_4__-issue
__aspect_ratios__,
__dual_Vth__
__functional_mode__.
__process_parameter_variations__.
__external_testers__
__wire_segment__
__sleep_transistors__.
__signal_nets__.
__microarchitectural_design__
__mixed_analog/digital__
__digital_switching_noise__
__corner_cases__,
__Profile-guided__
__bus_structures__
__challenge_problem__.
__timing_models__,
__digital_electronics__.
__radiation_hardened__
__dynamic_voltage_and_frequency_scaling__.
__NoC_design__.
__Application_Specific_Integrated_Circuit__
__delay_insertion__
__product_cost__.
__idle_intervals__
__Multi-threshold_CMOS__
__complexity_increases__.
__fanout_tree__
__buffering_requirements__
__architectural_parameters__,
__VLSI_physical_design__.
__digital_ICs__
__area_and_power_dissipation__
__interconnect_synthesis__
__computational_clusters__.
__unit-delay__
__sub-65nm__
__topology_selection__
__circuit_delay__,
__interconnect_modeling__
__high-speed_interconnects__.
__tested_separately__
__combinational_equivalence_checking__
__high-speed_serial__
__code_parallelization__
__fractional-N_synthesizer__
__routing_cost__.
__hot_carrier__
__instruction_set_simulators__
__SBST_methodology__
__multiple_supply_voltage__
__power_management_policy__
__circuit_reliability__.
__hardware_performance__.
__increasing_design_complexity__
__short_faults__
__storage_elements__,
__low_Vt__
__multimedia_kernels__.
__parallel_pipelined__
__power_grid_noise__
__clinical_diagnostics__.
__bulk_CMOS__.
__execution_unit__.
__structured_ASICs__
__storage_element__
__power_macro-modeling__
__arithmetic_components__
__input_space_adaptive__
__signal_statistics__
__smaller_size__,
__internal_buffers__
__defect_data__.
__CPU_power__,
__timely_task_completion__
__voltage_regulators__
__metal_interconnect__
__CNTFET-based__
__bus_routing__
__speed_degradation__
__metal_density__
__Ultra-low-power__
__subthreshold_operation__.
__SPICE_simulation_results__
__RLC_circuits__
__static_noise_margin__
__complementary_metal-oxide_semiconductor__
__random_dopant__
__low_impedance__
__silicon_chips__
__SystemC_models__.
__radiation_tolerant__
__uniformly_distribute__
__cost_considerations__.
__precision_arithmetic__
__reasonable_cost__
__transaction_aborts__
__Cache_Sensitive__
__low_threshold_voltage__
__signal-level__
__photonic_devices__
__CMOS_integrated_circuit__
__coupling_noise__.
__engineering_change_order__
__IDDQ_measurements__
__Defect_tolerance__
__high_compression_ratios__.
__platform_FPGAs__
__data-paths__.
__VLIW_architecture__.
__catastrophic_faults__
__communication_architectures__,
__warp_processor__
__resistive_shorts__
__register_requirements__.
__task_schedules__
__allocation_algorithms__.
__aggregate_throughput__,
__drastically_decrease__
__simulation-based_fault_injection__
__carrier_mobility__
__common_subexpression_elimination__,
__sensitivity_analyses__.
__interconnect_capacitances__
__reducing_energy__
__power-optimized__
__&mu__;s
__ISCAS89_circuits__
__performance_asymmetry__
__current-source__
__benchmark_designs__.
__energy-efficiency__,
__tightly_and_loosely_coupled__
__deep_sub-micron_CMOS__
__sleep_state__.
__propagation_conditions__
__manycore_processors__
__analog_circuitry__.
__maximum_clock_frequency__
__during_scan_testing__
__RF-powered__
__half-bridge__
__ADCs_and_DACs__
__file_compression__
__op-amp__.
__multicore_CPU__
__identical_modules__
__remarkably_effective__
__bits/pixel__
__small_files__.
__acceptably_low__
__large_dynamic_range__
__peak_signal_to_noise_ratio__
__error_performance__.
__fully_reconfigurable__
__Schottky_diode__
__bulk_silicon__
__0.18ìm_CMOS__
__temperature_coefficient__
__simultaneous_faults__
__electric_power_system__.
__layout_level__.
__false_acceptance__
__debug_support__
__based_architecture__.
__configuration_bitstream__
__missing_material__
__Fault_identification__
__signal_variations__
__error_detection/correction__
__delay_path__
__redundancy_repair__
__related_failures__
__primary_obstacle__
__pre-copy__
__detection_capability__.
__lot_sizes__.
__hard_disk_drive__.
__wafer_fabrication__.
__massively_parallel__,
__Associative_memories__
__function_generators__
__line_driver__
__Xilinx_Spartan__
__full_wave__
__0.18_µm__
__briefly_mentioned__.
__multimedia_processors__
__Product_Summary__.
__minimum-sized__
__runtime_reconfigurable__
__Stratix_II__
__arithmetic_unit__.
__inter-communication__
__Least_Frequently_Used__
__crossbar_network__
__desired_reliability__
__architectural_trends__
__ensuring_correct__
__dynamic_faults__.
__ΔΣ_ADC__
__Worst_Case_Execution_Time__
__catastrophic_consequences__.
__rate_increases__
__testing_effort__.
__real-time_data_acquisition__
__field_effect_transistors__
__circuit_evaluation__
__benchmark_set__.
__memory_occupation__
__balanced_scheduling__
__CPU_frequency__
__operational_efficiency__.
__great_savings__
__x86_processors__.
__acoustic_modem__
__operation_scheduling__
__fault_pattern__
__Optical_Proximity_Correction__
__Fault_modeling__
__logic_mapping__
__circuit_topologies__.
__injected_code__
__iteration_count__
__MIP_solver__.
__ambient_temperature__
__lower_power_dissipation__
__converges_fast__
__kernel_threads__
__hardware-software_co-design__.
__reconfigurable_fabrics__.
__mixed_hardware/software__
__estimation_variance__
__virtual_processor__
__manual_intervention__,
__Monte_Carlo_analysis__.
__algorithmic_structure__
__Xilinx_Virtex-4__
__multi-core_embedded_systems__.
__multiplicative_inversion__
__thread_creation__,
__disk_scheduling_algorithms__
__read_and_write_operations__,
__local_store__
__Graphics_processing_units__
__PowerXCell_8i__
__highly-tuned__
__noise_threshold__
__save_a_lot__
__gm/ID__
__IBM_7090__
__data_organization__.
__ISA_extensions__
__integer_and_floating-point__
__cache_structure__,
__peak_floating-point_performance__
__direct-mapped_caches__,
__modern_commodity__
__neural_predictor__
__2.2_GHz__
__loop_level__
__infrequently_executed__
__compression_rate__,
__clustered_architectures__
__false_dependences__
__program_phase__
__RS-232__
__floating-point_computation__
__loop-level__
__CAD_flow__.
__significant_speedups__,
__point-to-point_connections__.
__globally_coherent__
__channel_width__,
__Coarse-grain__
__long-period__
__stringent_requirement__
__bug_fixes__.
__VLSI_hardware__
__register_level__
__loop_bounds__,
__ILP_processors__.
__interconnect_architecture__,
__task_duplication__.
__CMP_systems__.
__whole-program_analysis__
__circuit_breaker__
__detailed_simulation__.
__wire_delays__,
__multiprocessor_networks__.
__target_architecture__,
__SPLASH-2_benchmarks__
__instruction_decoding__
__instruction_traces__
__trace_buffer__
__lazy_release_consistency__
__code_expansion__
__helper_thread__
__hyper-threading__
__capacity_misses__
__vector_architectures__
__MPI_collective_operations__
__linear_hashing__,
__input_sets__.
__pipelined_parallelism__
__superscalar_processor__,
__load/stores__
__power-efficient__,
__storage_hierarchy__.
__heterogeneous_multi-core_architecture__
__parallel_algorithm_design__
__software_speculation__
__PGAS_languages__
__graphics_processing__
__strength_reduction__,
__hard_faults__.
__Threading_Building_Blocks__
__wait_states__
__external_sorting__
__VLSI_arrays__
__TSMC_0.18μm__
__low_density_parity_check__
__bit_transitions__
__pipeline_gating__
__variable-latency_units__
__signal_propagation_delay__
__Linux_TCP/IP__
__Clock_skew__
__output_buffer__.
__wire_length_reduction__
__0.35_μm_CMOS__
__dynamic_voltage_scaling__,
__current_sensing__
__power_distribution_systems__
__metal_thickness__
__analog_CMOS__
__test_mode__,
__processor-in-memory__
__adders_and_multipliers__
__High-temperature__
__driver_IC__
__charge-recycling__
__nano-devices__
__migration_overhead__
__power_conscious__
__STI_stress__
__soft-edge_flip-flops__
__RDL_routing__
__drastic_improvements__
__fast_decompression__
__texture_memory__.
__NAND_Flash_memory__
__100Gb/s__
__storage_requirement__,
__GNU_Radio__
__dB_PSNR__
__Xilinx_FPGA__.
__data-parallel_applications__
__cache_efficiency__.
__bit-parallel_multipliers__
__MasPar_MP-1__
__storage_units__.
__workstation_networks__.
__memory_transfer__
__branch_penalty__
__Optical_communication__
__disk_load__
__VLIW_DSP_processors__
__replacement_algorithms__.
__Speed_scaling__
__shared_data_structures__,
__unpredictable_events__
__condition_codes__
__FFT_architecture__
__modern_CPUs__.
__Voltage_scaling__
__vary_drastically__
__long-latency_load__
__MIMD_architectures__
__die-casting__
__load-balanced_switch__
__branch_predictor__,
__RAPID-Cache__
__memory_traps__
__distributed_shared-memory__
__thread_placement__
__coherence_controllers__
__JPEG_steganography__
__server_workloads__.
__BCH_code__
__state_transition_table__
__multiprocessor_computers__
__plasma_simulation__
__multiprogramming_level__
__disk-directed__
__labour_intensive__
__power_harvesting__
__energy_sources__,
__Energy_Consumption_Ratio__
__timing_generator__
__wafer_lot__
__VLV_testing__
__rapid_system_prototyping__
__optimisation_process__
__test_suite's__
__server_consolidation__.
__temperature_range__.
__spatially-correlated__
__board_test__
__PD_SOI__
__impact_ionization__
__trade-off_curves__
__spin-lock__
__extremely_slow__.
__storage_unit__
__instrumentation_overhead__
__consumption_rate__
__dynamic_frequency_clocking__
__transition_faults__,
__CMOS_differential__
__floating-point_units__.
__noise_figure__.
__multiple_buses__
__Sequent_Balance__
__cache_interferences__
__saga__
__integer_multipliers__
__cut_size__
__encoder_architecture__
__input_operands__
__snooping_cache__
__CMOS_DAC__
__fine-grained_sharing__
__carry_propagation__.
__don't-care_bits__
__degradation_mechanisms__
__rearrangeable_networks__
__peak_power__.
__diagnosis_algorithm__.
__format_string__
__switch_module__
__division_unit__
__sequential_elements__.
__lifetime_analysis__
__voltage_controlled__
__temperature_compensated__
__extra_hardware__.
__glitch-free__
__digital-to-analog_converters__.
__crosstalk_effects__.
__power-gating__.
__modeled_faults__
__arithmetic_architectures__
__dependent_parameters__
__CMOS_logic__.
__virtual_ground__
__mass_produced__
__µm_×__
__major_defects__
__reduced_latency__.
__faulty_and_fault-free__
__machine_configuration__
__batch-processing__
__high_resolutions__
__dynamically_re-configurable__
__small_area__,
__superlinear_speedups__
__sequential_execution__,
__higher_compression__
__mesh_quality__.
__commodity_clusters__.
__computational_capability__,
__InfiniBand_Architecture__
__giving_birth__
__Myrinet-based__
__digital_system_design__.
__multiplier_and_divider__
__campus_grid__
__Preliminary_performance_measurements__
__speed_improvements__.
__commodity_cluster__
__Quantum-dot_cellular_automata__
__remote_operations__
__high_performance_computers__,
__cluster_file_system__
__relatively_inexpensive__.
__Graphical_Processing_Units__
__CMOS_0.35__
__Trojan_detection__
__shared_memory_machines__.
__double_patterning__
__IP_components__
__test_lengths__.
__logical_circuits__
__SGI_Altix_3700__
__Feasibility_study__
__process_arrival_patterns__
__0.25_micron__
__reconfigurable_circuits__
__one's_complement__
__massively_parallel_architecture__
__multiple_FPGAs__.
__View-Oriented_Parallel_Programming__
__O-GEHL__
__attractive_features__:
__data_mapping__,
__scaling_issues__
__DDR_SDRAM__
__signed/unsigned__
__bundled_data__
__access_frequency__.
__micro-controllers__
__digital_circuit__.
__transition_fault_model__
__interrupt_latency__
__quantum_error_correction__
__current_reuse__
__power_source__.
__loop_iterations__,
__great_impacts__
__compression_standards__
__OpenMP_program__
__clusters_of_SMPs__.
__cache_replacement__.
__Design_constraints__
__power_distribution_grids__
__highly_regular__,
__manycore_architectures__.
__run_times__,
__0.13_mum__
__heterogeneous_parallel_systems__.
__VLSI_array__
__modular_multiplication_algorithm__
__block_Lanczos_algorithm__
__high_fault_coverages__
__Instruction-Set_Extensions__
__Altera_Cyclone_II__
__CMOS_monolithic__
__unlike_earlier__
__parallel_supercomputers__.
__delay_reduction__.
__Altera's_Stratix__
__embedded_multipliers__
__conditional_execution__
__Source-level__
__multiply-add_fused__
__TSV-based__
__checkpoint_files__
__realistic_conditions__,
__impractically_large__
__double-buffered__
__execution_frequencies__
__cache_organization__,
__LNS_arithmetic__
__frame_buffers__
__transmission_cost__,
__serial/parallel__
__fewer_processors__
__Linux_platforms__.
__logic_devices__
__hot-carrier_induced__
__delay_and_power_dissipation__
__logic_simulators__
__simultaneous_optimization__
__Flash_memories__.
__register_file_organization__
__minor_extensions__
__conventional_processors__.
__integration_test__
__area-constrained__
__clock_generation__.
__prefetching_algorithms__,
__circuit_technology__
__approximately_linearly__
__input/output_port__
__general_purpose_processors__,
__FPGA_implementation__,
__asynchronous_logic__.
__oscillator_phase__
__dynamic_information_flow_tracking__
__crystal_oscillator__
__fast_convergence_speed__.
__marked_improvements__
__signal_acquisition__.
__CORDIC_based__
__node_voltages__.
__computational_complexities__,
__greatly_complicates__
__sound_card__
__AES_implementation__
__Ternary_Content_Addressable_Memories__
__fully_depleted_SOI__
__high_torque__
__display_size__.
__million_triangles__
__previous_implementations__,
__a_4__-level
__optoelectronic_devices__
__silicon_implementation__
__performance_limits__.
__parallel_adders__
__diagnosing_faults__
__video_format__
__vector_supercomputer__
__largely_ignored__,
__static_CMOS__.
__digital_signal_processing_applications__,
__baseline_processor__
__dataflow_architecture__.
__performed_manually__
__longest_prefix_matching__
__normal_conditions__
__transition_tests__
__unwanted_effects__
__packet_drop_rate__.
__main_performance_bottleneck__
__bridging_defects__
__exploit_locality__
__filter_structures__
__lock_acquisition__
__application-specific_processors__
__critical_races__
__SRAM_cell__.
__field-effect_transistors__.
__performance_enhancements__.
__interconnect_wire__
__range_sum_queries__
__easily_detectable__
__commercial_FPGAs__
__standard_cell_circuits__
__execution_efficiency__,
__reconfigurable_platforms__
__floating-gate_MOS__
__systolic_array__,
__Experimental_results_showthat__
__low_hardware_overhead__
__hardware_scheduler__
__compiler_support__,
__fault_masking__.
__Low_power__,
__130nm_CMOS_technology__.
__CPU_energy_consumption__
__Data_locality__
__EARTH-MANNA__
__critical_components__.
__ultralow-power__
__scheduling_overhead__.
__soft_vector_processor__
__theoretical_peak_performance__
__carefully_choosing__
__Run-time_reconfigurable__
__synchronization_points__.
__Carbon_nanotube__
__general_purpose_computing__.
__delay_slots__.
__high-end_server__
__Device_scaling__
__power-density__
__signal_processing_algorithms__,
__AMD__,
__high_frame_rates__.
__data_dependence_speculation__
__combinational_and_sequential_logic__
__digital_CMOS_process__.
__dirty_page__
__disk-based_storage__
__runtime_efficiency__.
__frequently_executed_code__
__soft_processors__,
__code_injection_attacks__
__irregular_access_patterns__
__sub-50nm__
__arithmetic_instructions__
__DG_devices__
__accurate_timing_analysis__
__circuit_operation__,
__bus_widths__
__dynamically_scaling__
__programmable_platforms__.
__device_mismatch__
__low_frequency__.
__register-file__
__Task-level__
__64-bit__,
__efficient_cache__
__array-intensive_applications__
__instruction_schedulers__
__on-chip_interconnection_networks__.
__frequency_and_voltage_scaling__
__memory_overflow__
__code-size__
__mixed-signal_ICs__.
__FPGA_architectures__,
__ASIC_chip__
__reuse_methodology__
__test_methodology__,
__0.18μm_CMOS__
__dynamic_storage__
__Minimizing_power_consumption__
__parallel_memory_architecture__
__analog_design__.
__desktop_systems__.
__inductive_and_capacitive__
__supply_voltage_variation__
__Java_processors__
__pole/zero__
__differential_amplifier__
__page_replacement_policy__
__shared-memory_architectures__.
__continuous-flow__
__custom_computing__
__production_yield__
__CPU_speeds__
__chip_cost__
__equivalence_verification__
__extra_memory__
__defective_part_level__
__tuning_technique__
__design_exploration_framework__
__high_PAPR__
__IBM_POWER6__
__charge_pump_circuit__
__HSPICE_simulation_results__.
__vector_processor__.
__Switch-level__
__wire_length_distribution__
__dielectric_permittivity__
__overflow_records__
__MPSoC_design__.
__SRAM_memories__
__Cellular_automata_based__
__RF_transceivers__.
__inter-channel_interference__
__branch_coverage__,
__RTL_models__.
__dimension-order_routing__
__Test_sequences__
__degrades_performance__.
__pin_locations__
__sensor_inputs__
__multilevel_circuits__
__reduced_energy_consumption__.
__clock_jitter__.
__garbage_collecting__
__task_pools__
__modest_increases__
__realistic_fault_models__
__request_streams__
__Scan_based__
__DSM_systems__,
__multi-core_CPU__
__file_writes__
__scan_enable__
__Reliability_challenges__
__hardware_realization__.
__Boyer-Moore's__
__cache_banks__
__UltraSPARC_T2__
__message_passing_programs__
__retiming_and_resynthesis__
__Memory_Expansion_Technology__
__expression_evaluation__.
__timing_specifications__.
__aggressive_voltage_scaling__
__DC_gain__
__small_datasets__
__defect_diagnosis__.
__programmable_logic_blocks__
__attractive_features__,
__VLSI_processors__
__mark_and_sweep__
__data_dependence_test__
__memory_access_latency__.
__parametric_variations__.
__modern_CPUs__
__adaptive_checkpointing__
__Thin-film__
__â__¢
__Preliminary_testing__
__LUT-based_FPGA__
__single-event_upset__
__fault_tolerance_techniques__,
__test_set_compaction__
__ISCAS_89__
__Cray_T3D__
__dual-damascene__
__variability_compensation__
__multi-fold__
__congested_regions__
__charge_based__
__level_shifters__.
__workload_decomposition__
__standby_state__
__aggressor_alignment__
__MPI_library__.
__nanometer_technology__.
__post-layout_simulations__
__performance_optimizations__,
__slow-down__.
__load/store_queue__
__resource_contentions__
__complexity_scalable__
__0.35_μm__
__helps_alleviate__
__signal_transition_graph__
__carry_lookahead__
__reconfiguration_overhead__.
__carrier_velocity__
__dI/dt__
__coding_effort__
__performed_concurrently__
__significantly_lowered__
__self-test__,
__adaptive_prefetching__
__fast_context_switching__
__software-based_self-testing__
__technically_and_economically__
__tremendous_improvements__
__statically_optimized__
__inter-frame_correlation__
__interface_circuitry__
__clustering_effect__
__Vdd_and_Vth__
__Jacobi_iteration__
__ripple_carry_adder__
__SPEC_CPU2000_benchmarks__.
__spurious-free_dynamic_range__
__charge_storage__
__client_machines__.
__resonant_clock__
__functional_test_generation__
__BIRA_scheme__
__parametric_tests__
__processing_engines__
__multiprocessor_architecture__,
__IP_integration__
__simple_circuits__
__Dual-rail__
__high-speed_communication__
__mixed-signal_IC__
__analog_to_digital_converters__
__carrier_frequency__.
__Evaluation_techniques__
__0.18um_CMOS_technology__.
__ISCAS-85_benchmark_circuits__
__mapped_circuits__
__PSNR_improvement__
__contradictory_requirements__
__handshake_protocol__.
__extended_burst-mode__
__write_throughput__
__memory-centric__
__multiple_clock__
__periodic_task_sets__
__prohibitively_complex__
__delay_buffers__
__mode_switch__
__constraint_programs__.
__voltage_noise__
__lossless_recovery__
__row_buffer__
__BG/P__
__temperature_reduction__
__remaining_faults__
__Booth_multiplier__
__PMOS_devices__
__hardware_emulator__
__semiconductor_memories__.
__BDD_based__
__Boolean_Constraint_Propagation__
__CPU_performance__,
__SPEC_CPU_2000_benchmarks__
__Variation_tolerant__
__performance_monitoring_hardware__
__architecture-aware__
__long_wire__
__RAID-5__,
__clock_generator__.
__sporadic_tasks__.
__operating_mode__.
__video_coding_standard__.
__utilization_bounds__.
__redundant_code__
__combinational_block__
__dedicated_hardware__,
__running_Linux__.
__floor_planning__
__linear_analog_circuits__.
__excess_delay__
__uniprocessor_systems__.
__Kogge-Stone__
__yields_significant_improvements__
__Simulink-based__
__ballistic_transport__
__small_writes__
__microprocessor_architectures__.
__checksum_mismatches__
__logic_devices__.
__jointly_designed__
__software-defined_radios__
__reduced_dramatically__.
__analog-to-digital_conversion__
__communication-computation_overlap__
__dual_damascene__
__parts_per_million__
__application_driven__
__VLSI_testing__.
__defect_clustering__
__power-managed__
__hand_optimized__
__voltage_variation__
__conventional_processors__,
__reconfigurable_hardware_devices__
__logic_levels__.
__short-circuit_power__
__Built-in_Self_Test__
__TSMC_0.18µm__
__test_infrastructure__
__0.18@mm__
__compiler_analyzes__
__fully_associative__
__FPGA_accelerator__
__similarity_query_processing__
__power_optimized__
__shared_memory_architecture__.
__reconfigurable_cache__
__timing_failure__
__data_hiding_capacity__
__pre-placement__
__yield-driven__
__packaging_technology__.
__BIST_architectures__
__tunnel_diode__
__testability_features__
__block_RAM__
__Database_replication__
__test_power__,
__Test_sets__
__global_optimizations__
__entropy_decoding__
__early_evaluation__.
__PV_cells__
__substrate_noise__.
__interconnect_effects__
__memory_resources__,
__Configurable_Logic_Blocks__
__microprocessor_design__,
__conjugate_gradient_solver__
__sparse_matrix-vector_multiply__
__data_prefetch__
ISCAS'__89_benchmark_circuits__.
__inductive-coupling__
__processing_cores__,
__instruction_parallelism__
__disk_encryption__
__parasitic_elements__
__test_rig__
__bit_error_rates__.
__briefly_explored__.
__memory_errors__,
__nano-meter__
__GALS-based__
__layout_verification__
__sequential_designs__
__remain_undetected__.
__success_ratios__
__stuck-open_fault__
__functional_failures__.
__don't-cares__
__AES-CCM__
__silicon_chips__.
__Automated_Material_Handling_Systems__
__area_occupation__
__single_disk__
__production_rate__,
__L2_cache_organization__
__macro_placement__
__maximum_throughput__,
__decoding_errors__
__interface_board__
__bit_flips__
__IBM_SP3__
__lot_release__
__HP-UX__,
__dictionary-based_compression__
__practical_deskew_schemes__
__Low_power_consumption__
__simulation_approach__,
__IC_package__
__comparatively_low__
__screening_method__
__searching_efficiency__.
__parallel_memories__
__floating-point_format__
__carrier_transport__
__pow_er__
__low_granularity__
__gate-level_netlist__
__macroblock_level__.
__temperature_management__
__disk_blocks__.
__flip-flop__,
__dead_code_elimination__,
__diagnosis_algorithm__,
__critical_path_delays__.
__prediction_modes__.
__TLB_performance__
__communication_overheads__,
__high_defect_coverage__.
__detailed_simulations__.
__Editor's_Endnotes__.
__sampling_frequencies__
__min-area_retiming__
__functionally_redundant__
__inner_products__,
__specially_tuned__
__Sun_Fire_Link__
__low-VT__
__NMOS_transistors__
__loads_and_stores__,
__ultra_low-voltage__
__test_controller__
__coprocessor_architecture__
__steadily_increased__
__code_motion__.
__dual-thread__
__implementation_costs__.
(__MP-SoC__)
__miss_rates__.
__wait-free_algorithms__
__memory_efficiency__,
__Voltage_stability__
__heat_pipe__
__Test_case_generation__
__Scheduling_jobs__
__input_vector_control__
__block_boundaries__.
__inverter_chain__
__calling-context__
__cell_area__,
__virtual_address_space__.
__CMOS_VLSI__.
__register_renaming__,
__CMOS_imagers__.
__four_quadrant__
__multiple_ports__
__tight_restrictions__
__Cooley-Tukey_FFT__
__purely_digital__
__voltage_gain__
__output_impedance__
__randomness_tests__
__PC_hardware__.
__precisely_timed__
__multiple_scan_chains__.
__digital_pixel_sensor__
__network_speeds__
__vacancy_tracking__
__current_GPUs__
__substantial_saving__
__Single_Event_Transients__
__packet-processing__
__software_development_cost__.
__baud-rate__
__software_failures__,
__turbo_decoders__.
__adding_constraints__
__voltage_overscaling__
__multi-clock_domain__
__90nm_CMOS_process__
__completely_satisfactory__
__bit-split__
__multiple_heterogenous__
__mobile_processors__.
__tunable_capacitor__
__dual_threshold__
__virus_scanning__
__low_distortion__,
__internal_fragmentation__
__statically_allocated__
__minimal_power__
__write/erase__
__manufacturing_defects__,
__generation_units__
__wide_SIMD__
__double_buffering__
__deterministic_parallel__
__idle_times__,
__switching_speeds__
__direct_bonding__
__instruction_window__,
__flash-based_storage__
__SOC_design__.
__compiled-code__
__multi-exit__
__fault_injection_technique__
__custom_hardware__,
__pre-selection__
__JPEG_and_MPEG__
__HTTP/1.1__.
__dangling_pointers__,
__greatly_decreased__
__processor_pipelines__
__TLB_misses__,
__multimedia_instructions__
__Fault_models__
__indirect_jump__
__low_performance_overhead__
__GPU_kernel__
__clustered_microarchitectures__.
__networking_equipment__
__corner_case__
__task_switching__.
__potentially_causing__
__architecturally_visible__
__scratchpad_allocation__
__Reviews_and_Things_Cryptologic__.
__functional_coverage__.
__portable_applications__,
__analytical_techniques__,
__high-performance_designs__
__intrinsic_body__
__performance_penalties__,
__FPGA_hardware__,
__functional_partitioning__.
__allocation/deallocation__
__multiprocessor_embedded_systems__.
__dynamically_reconfigurable_systems__
__reconfigurable_SoC__
__increased_performance__,
__shared_bus__,
(__integer_linear_programming__)
__adders_and_multipliers__.
__production_compilers__
__Locally_Synchronous__
__branch_mispredictions__.
__core_components__.
__Compaq_Alpha__
__explicit_memory_management__
__low_false_positive_rate__.
__alpha_particles__
__partitioned_data__
__virtually_indexed__
__operation_modes__.
__workstation_cluster__.
__behavioral_synthesis__,
__loads_and_stores__.
__multi-mode_multi-task__
__cache_designs__.
__fixed-frequency__
__computer_architects__.
__network_interface_controller__
__address_traces__,
__repetitive_processes__
__kernel_benchmarks__
__cache_hierarchy__,
__software_implementations__,
__exploits_temporal_locality__
__strip-mining__
__Technical_Notes_and_Ephemera__.
__modern_designs__
__branch_predictions__
__operating_points__,
__Simultaneous_Multi-Threading__
__wide_issue__
__processing_architecture__.
__order_of_magnitude__,
__high_computational_cost__
__storage_clusters__
__IEEE_754-2008__
__codeword_bits__
__variable_voltage_processors__.
__workload_balance__.
__processor/memory__
__branch_prediction_schemes__
__bottle-neck__
__PCB_routing__.
__work-stealing_scheduler__
__User_Mode_Linux__
__compile-time__.
__NoC_architectures__,
__reconstruction_errors__.
__RAID_systems__.
__Real-time_Java__
__bus_utilization__
__redundancy_elimination__,
__significant_cost_reductions__
__disk_energy_consumption__
__configuration_software__
__current_conveyor__.
__closely-related__
__production_test__,
__test-pattern_generation__
__instruction_fetch_bandwidth__
__chip_yield__
__SEC-DED_codes__
__logic_cells__,
__observation_window__
__automatically_parallelized__
__Yield_enhancement__
__crossbar_switch__.
__linear_systolic_array__
__22nm_technology__
__power-efficiency__
__competing_technologies__,
__1024_bits__
__512_×_512__
__fabrication_cost__
__computing_architectures__.
__parallelization_schemes__
__unidirectional_errors__
__slightly_longer__
__fault_repair__
__technical_efficiency__,
__event_tracing__
__worst-case_timing__
__SMT_and_CMP__
__thermal_noise__,
__processor_throughput__
__clock_faults__
__coupling_effect__
__Compiler_optimization__
__test_access_mechanisms__
__multi-chip_module__
__patch_antennas__
__clock_control__.
__low_performance_overhead__.
__spectral_regrowth__
__SEC-DED__
__statically-scheduled__
__transient_error__
__value_speculation__
__dormant_faults__
__Preliminary_measurements__
__multiple_clocks__
__actual_execution__
__short_pulses__
__stuck-open__,
__multiple_input_switching__
__great_scalability__
__regular_structures__.
__par-_allel__
__operating_voltage__,
__MICA2_motes__
__real_measurements__.
__dual_output__
__Virtex-5__
__routing_congestion__,
__forcing_designers__
__I/O_ports__.
__debugging_tools__,
__cell_placement__.
__unnecessarily_high__
__Reliability_issues__
__32-bit_floating-point__
__high-speed_and_low-power__
__layout_sensitivity__
__multi-processor_systems-on-chip__
__single_event_upset__
__FPGA_reconfiguration__
__Architectural_Vulnerability_Factor__
__thermal_profiles__
__thermal_variations__
__feature_sizes__.
__minimal_latency__
__thermal_via_planning__
(__Field_Programmable_Gate_Arrays__)
__VLSI_fabrication__
__IBM_Cell__
__reconfiguration_schemes__
__Single_Event__
__high-speed_low-power__
__line_lengths__
__address_shuffler__
__pointer_chains__
__memory_parallelism__
__active_power__.
__KSR-1__.
__HPC_applications__,
__MPI_libraries__
__parallel_computing_platforms__
__Linköping_University__
__multi-million__
__data-paths__
__error_correction_code__
__major_limiting_factor__
__considerably_increased__.
__consistency_models__.
__code_rate__.
__application_executions__
__prediction_tables__.
__disk_access__,
__satisfiability_solver__.
__short_circuit_current__
__coupling_capacitance__,
__metal_wires__
__correlation-aware__
__off-chip_memory__,
__tradeoff_curves__
__power_estimator__
__multi-streaming_SIMD__
__noise_margins__,
__fault_tolerance_schemes__
__sensing_circuit__
__communication_fabrics__
__supercomputing_applications__.
__scan_vector__
__Intel_Pentium_4__
__Bi-Mode__
__transactional_memory_systems__.
__trace-level__
__snoopy_cache_coherence__
__high-performance_processors__,
__LU_factorization__.
__InfiniBand_clusters__.
__rotating_workforce__
__cache_blocks__,
__fail_safe__
__nonshared_memory__
__scan-based_testing__
__cache-coherent_shared_memory__
__early_prediction__
__branch_prediction_accuracy__,
__interface_module__
__resonant_frequencies__
__RLC_model__.
__power_hungry__.
__BIST_hardware__
__execute_jobs__
__file_creation__
__pre-calculation__
__mixed-size_designs__.
__VSS_schemes__
__prediction_table__.
__low-power_consumption__,
__power_analysis_attack__
__inter-procedural_analysis__
__Godson-T__
__external_interfaces__,
__merge_algorithm__
__fast-response__
__higher_speed__,
__cost/performance__,
__application_specific_integrated_circuit__
__contradicting_requirements__
__non-dedicated_clusters__.
__per_minute__,
__logical_errors__.
__laid_out__.
__implementation_costs__,
__register_allocators__
__error_correction_codes__.
__Compiler_optimizations__
__garbage_outputs__
__graphics_capabilities__
__message_logging__.
__accurate_interconnect__
__communication_controller__
__test_set_generation__
__low_SNRs__.
__SMT_processors__,
__layered_decoding__
__Low-density_parity-check__
__analog_to_digital_converter__
__finite_word-length__
__data_dimensionality__,
__arithmetic_datapaths__
__byte-aligned__
__concentration_gradient__
__lower_latency__.
__Simultaneous_MultiThreading__
__yield_improvements__
__loop-carried__
__ultra-high-speed__
__circuit_model__,
__Reliability_modeling__
__net_gain__
__Current_microprocessors__
__incremental_checkpointing__.
__modern_compilers__
__saving_power__.
__reducing_test_application_time__
__using_graphics_processing_units__
__ghosting_artifacts__.
__comparable_quality__.
__profiling_information__.
__RSA_and_ECC__
__global_memory__,
__multimedia_extensions__.
__optical_buses__.
__storage_consumption__
__multithreaded_workloads__.
__sequential_counterpart__.
__random_access_memory__.
__message-passing_applications__
__higher_throughputs__
__rectilinear_Steiner_minimal_tree__
__mis-speculated__
__calibration_circuit__
__low-IF_receiver__
__tree_generation__
__dual-issue__
__Xilinx_Virtex_FPGA__.
__fine-grain_and_coarse-grain__
__data-parallel_applications__.
__built-in_self-test__,
__cache_aware__
__memory_footprints__.
__vector_register__
__mispredicted_branches__
__data_flow_information__.
__RS_decoder__
__loop_parallelization__.
__test_cost_reduction__.
__cross-talk__,
__cyclic_redundancy__
__white-space__
__directed_test_generation__
__converges_faster__
__Java_JIT_compiler__
__300-mm__
__hard-ware__.
__device_configuration__,
__slack_time__.
__related_costs__
__multiplier_circuits__
__compiler-managed__
__through-silicon-via__
__priority_rules__.
__quasirandom_sequences__
__processor_family__
__observation_points__,
__power_meter__
__internal_clock__
__performance/cost_ratio__
__large_clusters__,
__JPEG_images__,
__silicon_chip__.
__remote_memory_accesses__.
__virtually_eliminates__
__40Gb/s__
__QCA_cells__
__operational_speed__
__passive_components__,
__issue_queues__
__modern_hardware__
__readout_circuit__
__access_latencies__.
__Timing_driven__
__IBM_eServerTM_BladeCenter®__
__single_appearance_schedule__
__scalability_metric__
__code_conversion__
__SMT_architectures__.
__stuck-at_and_bridging_faults__
__industrial_examples__.
__architectural_levels__.
__wire-bond__
__IBM_POWER6™__
__processor_networks__
__Hardware/software_partitioning__
__uniprocessor_systems__,
__digital_ICs__.
__vertical_migration__
__dynamically_reconfigurable_hardware__
__deliver_high_performance__
__stencil_codes__
__deep_memory_hierarchies__.
__partially_depleted__
__block_accesses__.
__prohibitively_slow__
__delta_networks__
__pipeline_architecture__,
__transient_simulations__
__conflicting_transactions__
__dead_blocks__
__high_speed_interconnects__
__context-aware_crossover__
__ΔΣ_modulator__
__voltage_supply__.
__insertion_method__
__fabric-based__
__interleaver_design__
__residue_number_systems__
__well_balanced__.
__considerable_saving__
__voltage_assignment__,
__source_synchronous__
__memory-level_parallelism__
__bottom-line__
__hardware_advances__
__1P6M_CMOS__
__layout_dependent__
__0.13_micron__
__multiprocessor_system__,
__dynamically_tuned__
__rapidly_reconfigurable__
__reduced_significantly__,
__vector_instructions__.
__malware_programs__.
__defective_cells__
__DSP_applications__,
__battery-free__
__areal_density__
__ranging_accuracy__
__frame_memory__
__synthesizable_RTL__
__single-electron_transistors__
__query_evaluation_plans__.
__switching_converter__
__droplet-based_microfluidic__
__multi-core__.
__acquiring_and_releasing__
__fault_injection_campaigns__
__NUMA_machines__.
__mixed-clock__
__Field_Programmable_Analog_Arrays__
__packet-switching_networks__
__adaptive_body_bias__
__circuit_graphs__.
__emulation-based__
__pipeline_stalls__
__code_size_reductions__
__silicon_technologies__
__large-scale_parallel_applications__.
__minimum_supply_voltage__
__array_size__.
__register_architecture__
__replacement_policies__,
__fine-grain__,
__fully-parallel__
__central_processing_units__
__price/performance_ratio__
__DRAM_chip__
__32nm_technology__
__workload_scheduling__
__logical_processors__
__reconfigurable_FPGAs__.
__CPUs_and_GPUs__
__during_high-level_synthesis__.
__cryptographic_algorithm__.
__mass_memory__
__LRU_replacement_policy__
__partitioning_strategies__.
__distinct_advantages__.
__VPC_prediction__
__working_sets__,
__control_devices__.
__SMP_systems__
__noise_sensitive__
__sequential_equivalence_checking__.
__0.5_mm__
__off-chip_memory_accesses__.
__synchronization_overhead__,
__pass-fail__
__high-frequency_noise__
__CMOS_voltage_reference__
__voltage_reference__.
__synthesized_designs__
__transistor_feature_sizes__
__local_stores__
__0.13-µm_CMOS__
__redundancy_addition_and_removal__
__microprocessor_cores__.
__NVIDIA_Tesla__
__LC_oscillators__.
__static_test_compaction__
__130-nm__
__clock_periods__.
__Boolean_minimization__
__reduce-scatter__
__graphics_displays__
__single_block__
__SSD-based__
__Efficient_memory_management__
__70-80__%
__CMOS_power_amplifier__
__DRAM_controller__
__communication_traffic__,
__Boolean_search__
__fully_differential_CMOS__
__extensible_instructions__
__fixed_coefficient__
__soft_modules__
__physical_planning__
__code_optimizations__.
__total_power__.
__localization_precision__
__timing_margins__
__side-channels__
__ISCAS_circuits__
__space_compactors__
__circuit_architecture__
__AES_S-box__
__formal_property_verification__
__SAT-based_BMC__
__inter-_and_intra-die__
__temperature_gradient__.
__simultaneous_multithreading__.
__instruction_format__
__chip_multi-processors__
__simultaneous_scheduling__
__test_vector__.
__cache_hits__.
__flash_memory_devices__.
__SPEC_CPU2000_benchmark__
__significant_performance_gains__,
__soft_macros__
__cache_miss_rates__.
__random_reads__
__IBM_pSeries__
__stock_level__
__ESD_protection__.
__memory_dependences__
__embedded_memory__.
__event_queue__
__address_traces__.
__timing_variation__
__operational_faults__
__waveform_shape__
__task_execution_times__,
__synchronization_scheme__,
__size_constraints__,
__copy-pasted__
__current-feedback__
__space_consumption__.
__LFSR_based__
__fractional-N_frequency_synthesizer__
__turn-around_times__
__test_runs__.
__CRC_codes__
__high-linearity__
__production_runs__
__evacuation_planning__
__acceleration_structures__
__startup_delay__.
__instruction_caches__,
__electrical_properties__.
__32-bits__
__slightly_reduced__
__Ogg_Vorbis__
__architectural_template__
__sensor_network_simulator__
__thermal_constraints__
__microarchitecture_level__
__reconfigurable_circuits__.
__gigabit_ethernet__
__small_caches__
__climate_simulation__
__caching_techniques__.
__behavioral_synthesis_tools__
__Loop_unrolling__
__crosstalk-aware__
__multiterminal_net__
__integer_and_floating_point__
__issue_widths__
__gate-level_simulation__
__deeply_integrated__
__low-power_low-voltage__
__exceptional_cases__.
__optical_technologies__.
__65nm_CMOS_technology__.
__dual_core__
__low_power_and_high_speed__
__CMP_architecture__
__cache_controller__
__bus-invert_coding__
__XOR-XNOR__
__multiple_issue__
__temperature_variation_insensitive__
__differential_pair__
__numerical_techniques__,
__RTL_power_estimation__
__process_parameter__
__ADC-based__
__SEU_tolerant__
__cache_accesses__,
__high-speed_processing__.
__structure_modification__
__compares_very_favorably__
__power_sensitive__
__combinational_switching__
__continue_to_shrink__,
__IBM_System/370__
__malicious_modifications__
__constant-gm__
__analysis_shows__,
__test_escapes__.
__ISCAS-89_benchmark_circuits__
__hierarchical_design__.
__write_latency__
__LNA_design__
__pipeline_parallelism__.
__Alternative_methods__
__parallel_disks__,
__security_margin__
__performance_and_power_dissipation__
__circuit_testability__
__glitch_power__
__nanometer_CMOS__
__topological_correctness__.
__low-power_designs__.
__Core_2__
__per_week__,
__gate_matrix_layout__
__global_buses__
__media_processors__.
__extremely_reliable__
__gate-oxide_reliability__
__cycle_accounting__
__surface_micromachining__
__modest_cost__.
__interconnect_pipelining__
__higher_clock_frequencies__
__dynamically_configures__
__distributed_shared_memory_system__.
__XOR-based_erasure__
__packet_processing_systems__.
__unreliable_components__.
__GHz_CMOS__
__intermediate_voltage__
__real-time_volume_rendering__
__electrical_energy__.
__TSC_checker__
__existing_DVS_algorithms__
__CMOS_logic_circuits__.
__buffered_clock__
__processor_pipelines__.
__NAS_OpenMP__
__memory_constraint__
__directory_cache__
__down-conversion_mixer__
__cycle-based_simulation__
__virtualization_overhead__
__positioning_accuracy__,
__random_writes__
__distributed_memory_architectures__
__Additional_advantages__
__window_comparator__
__0.35_µm_CMOS__
__parallel_loop_scheduling__
__signi?cant__
__pipeline_architectures__
__application_launch__
__idle_power__
__pre-silicon_verification__
__SoC_platforms__.
__integer_multiplier__
__HDTV_decoder__
__bus_bandwidth__.
__FPGA-based_designs__
__Multithreaded_programs__
__memory_allocator__.
__scratch_pad_memory__
__FPGA_boards__
__fetch_mechanism__
__low-power_mode__.
__high_speed_networking__
__conventional_counterparts__.
__device_variability__
__CPU_cache__
__voltage-scaled__
__fully_predictable__
__snoopy_cache__
__masking_technique__
__light-load__
__tighter_integration__
__overlap_removal__
__large_scenes__.
__large_capacity__,
__prefix_computation__
__row-oriented__
__saves_significant__
__wafer_bonding__
__high_performance_designs__
__molecular_electronic__
__shared-memory_multiprocessor_systems__.
__scan_forest__
__power_supplies__,
__operation_chaining__
__execution_costs__,
__switching_frequencies__
__numerical_applications__,
__newer_version__
__high-level_synthesis__,
__query_execution_plan__.
__suffix_array_construction__.
__stream-based_applications__
__molecular_electronics__
__0.35&mu__;m
__high_speed_digital__
__synthesis_environment__.
__branch_mispredictions__,
__library_cells__
__test_generator__,
__chosen_plaintexts__,
__floating-point_computations__.
__reducing_communication_overhead__
__execute_atomically__
__architectural_simulation__.
__reported_earlier__.
__circuit_state_information__
__multi-threshold_CMOS__
__additional_savings__
__reconfigurable_fabrics__
__Manufacturing_process__
__Parallel_architectures__
__cache_blocking__
__prefetch_mechanism__
__random_write_performance__
__MATLAB_programs__
__remains_intact__
__SoC_testing__
__MPEG-2_decoder__.
__FPGA_families__
__thermal_effects__.
__multiplier-accumulator__
__byte-addressable__
__fault_injection_techniques__.
__commit_processing__.
__modulo_operations__
__µ-SIMD__
__drain-source__
__Field_Programmable_Analogue__
__Java_benchmarks__,
__0.18_micron_CMOS__
__core_generator__
__pull_production__
__million_transistors__.
__fabrication_defects__
__RAID_level__
__fault-tolerance_techniques__.
__reorder_buffer__,
__parallel_tasks__,
__demand_paging__.
__retiming-based__
__prior_art__,
__180_nm__
__link_speed__.
__distributed_memory_multiprocessors__.
__dual-mode_quadruple_precision__
__data-partitioning__
__the_Glasgow_Haskell_Compiler__
__Large_applications__
__solar_panel__
__reduced_complexity__,
__SRAM_cells__,
__cache_coherence_scheme__
__supervisory_controllers__
__RTL_descriptions__.
__reliability_enhancement__.
__testability_measurement__
__massively_coupled__
__buffer_block__
__standard_cell_layout__
__computation_speed__,
__instruction_sequences__,
__stride_prefetching__
__processor_chip__,
__SPEC95_benchmarks__
__pin_bandwidth__
__branch_prediction_accuracy__.
__computational_ability__
__indirect_jumps__
__Timing_optimization__
__layout_design__,
__coupling_effects__.
__performance_tradeoff__.
__disk_file__
__timing_simulation__.
__low_implementation_cost__.
__computational_expensive__
__medium_speed__
__bitmap_indices__.
__clock-gated__
__soft_error__.
__keyword_match__
__memory_access_locality__
__multiprocessor_implementations__
__LDPC_decoder_architecture__
__steady-state_error__.
__test_sequence__,
__coherence_messages__
__multimedia_processor__.
__cache_efficiency__
__operational_cost__,
__logic_units__
__IC_technologies__.
__negligible_overhead__.
__Processor_Element__
__multi-cycle_false__
__capacity_limitations__
__FPGA/ASIC_implementation__
__memory_architecture_exploration__
__unimodular_transformations__
__Timing_closure__
__pipeline_ADCs__.
__voltage_and_frequency_scaling__
__BIST_synthesis__
__delay_penalties__
__dummy_feature__
__memory_stalls__
__achieving_fault_tolerance__
__miss_ratio__.
__input_dependent__
__Routability-driven__
__body-bias__
__tiled_code__
__successive_iterations__.
__standby_mode__,
__GPU_clusters__.
__standard_benchmarks__,
__special_circumstances__.
__3.2_GHz__
__log-structured_file_system__
__instruction_word__
__thermal_effects__,
__Software_defined_radio__
__false_warnings__.
__SOC_testing__
__frequency_assignment__,
__synchronization_bottlenecks__
__long_instruction_word__
__NAND_flash_memories__.
__timing_budget__
__area_overheads__.
__executed_simultaneously__,
__negligible_area_overhead__.
__logarithmic_number_systems__.
__charge_pumps__
__floating-point_instructions__
__lower_latency__,
__latency_reductions__
__receiver_circuit__
__wire_crossings__
__high-end__,
__system-level__,
__dynamically_and_partially_reconfigurable__
__mesh_based_NoC__
__optical_clock_distribution__
__OFDM_symbol__,
__series_connected__
__NVIDIA's_CUDA__
__PCG_method__
__prior_works__.
__dynamic_power_dissipation__.
(__Register_Transfer_Level__)
__multi-cores__,
__dummy_metal_fills__
__application-specific_instructions__
__shadow_size__
__gate_bias__
__modulo_scheduling__,
__quaternary_logic__
__off-the_shelf__
__HLS_tools__
__tree_multipliers__
__power_semiconductor_devices__.
__divide-and-concatenate__
__memory_race__
__critical_path_length__
__microelectromechanical_system__
__Schedulability_analysis__
__processor-memory_bus__
__electrical_noise__
__java_applications__
__priority_scheme__.
__programmable_architectures__
__Reed-Solomon_decoder__.
__rendering_engine__,
__scientific_code__
__reduced_delay__
__hardware_resource__.
__cell_defects__
__sparse_direct_solvers__
__impose_limitations__
__reduction_ratio__.
__register_values__.
__operating_temperature__.
__production_workload__.
__switching_current__
__data-path__.
__worst_case_execution_times__
__bit_position__
__Exploiting_locality__
__voltage_conversion__
__inter-FPGA__
__cycle-level__
__virtual_platforms__
__Speculative_multithreading__
__high-speed_memory__
__message-handling__
__rapid_design_space_exploration__
__Process_variability__
__digit_recurrence__
__memory_chips__,
__decoder_complexity__.
__Variation-tolerant__
__presynaptic_spike__
__current_sensors__
__final_placement__
__sleep_modes__.
__thermal_profile__.
__auto-increment__
__equivalent_mutants__
__realistic_benchmarks__.
__memory_testing__.
__net_ordering__
__single_thread_performance__
__adaptive_supply_voltage__
__Reduced_Instruction_Set_Computer__
__L2_data_cache__
__wire_shaping__
__trace_caches__
__inter-thread_communication__
__hardware_interface__
__path_sensitization__.
__multiple_instruction_issue__
__frequency_synthesizer__.
__metal_interconnects__
__embedded_real-time_software__
__reaction_times__,
__system-level_design__,
__SRAM_cache__
__FFT_implementations__
__spin-locks__
__buffer_planning_algorithm__
__soft_cores__
__processing_speeds__.
__d-DNNF__
__extended-precision__
__Fiber_optic__
__global_buses__.
__synthesis_process__,
__type_I_error__
__steady-state_analysis__
__data_dominated__
__wavelet_coders__
__FinFET_based__
__core_cells__
__rounding_algorithms__
__channel_coherence__
__register_assignment__.
__concurrent_testing__
__register_requirements__,
__voltage_island_generation__
__configurable_logic__.
__interconnect_delay_and_slew__
__Feedback-directed__
__ADC_test__
__short-channel_effects__
__input_pairs__
__cross_talk__
__floating_point_arithmetic__,
__miss_rate__,
O(__N^3__)
__root-cause__
__supply_noise__.
__content_addressable_memories__
__incurs_higher__
__scan_circuits__.
__private_caches__,
__fault_probabilities__
__analog/digital__
__prior_art__.
__datapath_width__
__modest-sized__
__PowerPC_processors__.
__maximum_energy_saving__
__logic_block__.
__high-performance_circuits__
__VHDL_simulation__.
__circuit_delays__
__concurrent_error_detection_scheme__
__ILP_solvers__.
__gate_leakage_currents__
__multicore_embedded_systems__.
__resource_utilisation__.
__BSD_UNIX__
__reconfiguration_cost__
__representative_workloads__.
__multiple_scan_chain__
__false_deadlock__
__vector_operations__,
__low-power_high-performance__
__circuit_descriptions__.
__buffer_sharing__.
__VLSI_processors__.
__transistor_sizing__,
__high-Vth__
__energy_profiling__
__worst-case_delays__
__optical_computing__.
__idle_mode__.
__Collective_operations__
__gate_circuits__
__dynamic_and_leakage_power__
__memory_pressure__
__multicore_technology__
(__Least_Recently_Used__)
__caching_policies__.
__ramp_generator__
__memory_pressure__.
__BCS-MPI__
__computational_kernels__.
__multi-core_cluster__
__250_MHz__
__register_architectures__
__processor_configurations__,
__instruction_level__.
__256_bits__
__GB/s__.
__SIMD_machine__
__grid_architectures__
__low-cost_test__
__test_cost__,
__redistribution_costs__
__register_file_architectures__
__algorithmic_level__
__array-intensive__
__lower_supply_voltages__
__great_concern__
__speculative_thread__
__particle_strike__
__path_delay_fault_testability__
__Newton-Raphson_iterations__
__false_positive_and_false_negative_rates__
__source_operand__
__automobile_assembly__
__high_impedance__
__full-adder_circuit__
__clock_skew_scheduling__,
__stuck-open_faults__.
__simultaneous_bidirectional__
__significant_improvements__,
__tape_libraries__
__periodic_checkpointing__
__adder/subtractor__
__dead_code_elimination__
__active_inductor__
__constant_voltage__
__cache_management_policies__.
__vision_systems__,
__forwarding_engines__
__subthreshold_leakage_currents__
__hierarchical_approach__,
__heterogeneous_workstations__.
__execution-driven_simulator__
__bit_lines__.
__Current_mode__
__embedded_core__
__controller_board__
__output_conductance__
__transient_simulation__.
__text_indexing__.
__multiple_outstanding__
__dual-VT__
__floating-point_unit__.
__two-dimensional_discrete_wavelet_transform__
__DSP_platform__.
__high-kappa__
__Double_patterning_lithography__
__anisotropic_conductive__
__CPU_implementations__.
__catastrophic_consequences__
__high-volume_manufacturing__
__matrix-vector_operations__
__test_application_times__.
__verilog__
__error_detection_rate__
__voltage_references__
__virtual_routers__.
__technology_advancements__
__execution-driven_simulations__
__Booth_encoding__
__Software-controlled__
__single-walled_carbon_nanotube__
__Networks_on_chip__
__pattern_matching_engine__
__power-ground__
__ppm/°C__
__quotient_digits__
__decompression_speed__
__spot-checking__
__globally_asynchronous_locally_synchronous__
__bulk-load__
__commodity_multi-core__
__cache_optimizations__
__bit-pattern__
__spin_locks__
__newly-developed__
__packaging_design__
__serial_implementation__
__rateless_codes__,
__multi-core_machines__.
__blocking_strategy__
__relatively_inexpensive__,
__high_speed_and_low_power__
__Fujitsu_AP3000__
__Turbo_decoder__
__read_channels__.
__current_conveyors__.
__steering_logic__
__embedding_capacity__,
__GPU_hardware__
__low_Vdd__
__CAD_tool__,
__electrical_power__.
__microfluidic_chips__
__error_detection_coverage__
__DNA_memory__
__hardware_realizations__.
__high-speed_circuits__.
__MSE_performance__
__a_4__-
__single-CPU__
__memory_limited__
__chip_fabrication__
__compute-intensive_applications__
__rail-to-rail_CMOS__
__thread_scheduling__,
__at_Sandia_National_Laboratories__.
__super-linear_speedup__
__dependent_instructions__,
__polynomial_complexity__,
__commodity_microprocessors__
__times_slower__.
__barrier_thickness__
__L1_data_cache__.
__speed-independent_circuits__
__component_matching__
__effectively_utilized__
__properly_designed__,
__volume_compression__
__synchronization_delays__
__ISCAS89_benchmark_circuits__.
__cost_reductions__.
__memory_technology__.
__reduced_power_consumption__,
__missile_guidance__
__Virtex-II_Pro__
__SIMD_processor__.
__query_costs__
__global_virtual_time__
__compacted_test__
__logic_density__,
__path_profiling__.
__online_DVFS__
__Power_grid__
__Unix_workstations__.
__partial_product_generation__
__real_time_image_processing__
__multiple_clock_domain__
__prefetching_algorithm__,
__transition_delay_fault__
__FFT_processor__.
__area_utilization__.
__grounded_capacitors__
__Pin_assignment__
__detailed_simulation__,
__massive_parallelism__,
__wide-bandwidth__
__bus_arbiter__
__Magnetic_RAM__
__programmable_analog__
__read_operation__.
__per_dollar__
__prefetch_requests__
__Experimental_results_for_ISCAS__
__four-quadrant__
__fixed-point_and_floating-point__
__main_memories__.
__large_instruction_windows__
__Mb/s__.
__carry_look-ahead_adder__
__code_checkers__
__RAID_storage__
__explicit_memory_management__.
__binary_programs__.
__real-time_operating_system__.
__shared_libraries__,
__low_throughput__.
__micro_benchmarks__
__memory_access_pattern__.
__thousand_nodes__
__FPGA_synthesis__.
__HTTP_servers__
__delay_tests__.
__data-level_parallelism__.
__last-level_caches__.
__Cydra_5__
__peak_efficiency__
__long_memory_latencies__
__Buffer_size__
__RISC_architecture__.
__FPGA-based_hardware__
__speeds_approaching__
__Boolean_gates__
__vector_register_file__
__Random_numbers__
__runtime_behavior__.
__processor_frequencies__
__cost-conscious__
__MPEG_stream__
__scan_primitives__
__VDD__.
__interconnect_delays__.
__electronics_assembly__
__Open_Research_Compiler__
__approximate_string_matching_algorithms__
__defect_tolerance__,
__disk_array__,
__Flash_memory__,
__test_circuitry__
__rectilinear_blocks__.
__stored_in_compressed_form__
__Modern_computers__
__memory_access_behavior__
__6T_and_8T__
__mold_design__
__software-pipelined__
__pipeline_architecture__.
__preemption_points__
__weighted_tardiness__.
__clustered_processors__.
__encoding_efficiency__.
__concurrent_simulation__
__parallel-pipelined__
__initial_placement__
__message_latency__,
__fixed-width_multiplier__
__physical_registers__,
__multi-processors__,
__aggressor_nets__
__MPI_based__
__response_surface_methods__
__parallel_logic_simulation__.
__unique_identification__
__moderate_sized__
__hardware_realizations__
__data_layouts__,
__constant_bandwidth__
__embedded_controllers__.
__temperature_dependent__
__resistive_bridging_faults__
__improving_network_performance__
__executing_instructions__
__nanowire_crossbars__
__active_measurement__.
__buffer_replacement_algorithm__
__carefully_balance__
__proximity_effect__
__communication_scheduling__
__conventional_6T__
__Sun_workstations__.
__host_machine__.
__0.35_um__
__large_grain__
__polymer-based__
__FinFET_technology__.
__Finite_field__
__IBM-compatible__
__abnormal_termination__
__word_size__,
__resource_bottlenecks__
__person-months__
__experiment_platform__
__shifting_technique__
__processor_clusters__.
__Partial_reconfiguration__
__paged_virtual_memory__
__stack_pointer__
__number_representation__.
__force-directed_scheduling__
__clock_pulses__
__Alternative_solutions__
__SPARC_V9__
__error_detection_codes__
__fat-mesh__
__computational_burden__,
__multidimensional_signal_processing__
__operator_errors__
__fault_injection_campaign__
__Godson-3__
__high_performance_computing_applications__.
__40_Gbps__
/__spl_times__/
__pass_gate__
__parametric_defects__
__hardware_redundancy__.
__matrix_multiplier__
__large-scale_integrated__
__local_storage__,
__delay_prediction__
__interconnection_technology__.
__thread_partitioning__
__large_caches__.
__shared_buffer__.
__line_balancing__
__0.25_µm_CMOS__
__configurable_processors__.
__performed_concurrently__.
__large_sizes__.
__current-steering_D__/A
__phase_ordering_problem__
__small_hardware_overhead__
__non-volatile_memory__,
__BiCMOS__.
__defect_free__
__cycle_based__
__FPGA-based_reconfigurable_computing__
__page_frames__
__switch_fabric__.
__gang_scheduling__,
__mask_set__
__numerically_stable__,
__cluster_configurations__
__bit-streams__
__area_array__
__soft_error_mitigation__
__pass_transistors__.
__floating-point_units__,
__shared-memory_programs__
__larger_scales__.
__power_up__
__priority_schemes__.
__shrinking_feature_size__
__cycle-accurate_simulator__
__error_latency__
__current_measurement__
__long-path__
__Board_level__
__ASIC_technology__
__ring_VCO__
__irregular_programs__.
__short-circuit_current__
__roughly_half__
__concurrent_fault_simulation__
__storage_units__,
__future-generation__
__fault_characterization__
__Translation_Lookaside_Buffer__
__Contrary_to_conventional_wisdom__,
__temperature_compensation__.
__wide_bus__
__wiring_length__
__passive_devices__
__current_graphics_hardware__.
__critical-path__
__output_jitter__
__regular_arrays__.
__software_DSMs__
__sequential_cores__
__SiGe_FPGA__
__low-Vt__
__opposite_direction__
__receiver_sensitivity__
__synthesizable_code__
__diagnostic_fault_simulator__
__counter-measure__
__pointer-intensive_applications__
__programmable_logic_device__
__theproposed_approach__
__multilevel_logic__
__deadlock_and_livelock__
__cell_size__.
__RISC_System/6000__
__low_power_dissipation__
__semiconductor_fabrication__.
__current-mode_logic__
__zero_delay__
__RTL_level__.
__digital_audio__.
__elimination_algorithm__
__bus-based_communication_architectures__
__defective_parts__
__exhaustive_simulation__.
__scan_order__
__power_modeling__.
__PowerPC_604__
__hardware_prototyping__
__cache_hit_ratio__.
__electromigration_reliability__
__Power_density__
__manufacturing_process_variations__.
__task_schedulability__
__Connection_Machine__.
__sparse-matrix__
__FIR_filter_structures__
__against_side-channel_attacks__
__industry-leading__
__read_channel__
__CYK_algorithm__
__Power_modeling__
__routing_resources__,
__device_characteristics__,
__enhanced_scan__
__IBM_zEnterprise__
__condition_monitoring_and_fault_diagnosis__
__Switching_activity__
__high_compression_rate__
__gate-count__
__layout_optimizations__
__deep_sub-micron_designs__.
__automated_material_handling_system__
__ATE_channels__
__module_library__
__SPICE_simulations__,
__distributed_shared_memory_system__
__ISCAS85_circuits__
__Virage_Logic__
__memory-intensive_applications__.
__high-performance_designs__.
__copy_instructions__
__memory_circuits__.
__majority_logic__
__prefix_length__
__manufacturing_costs__,
__fabrication_processes__.
__raster-scan__
__Transient_Signal_Analysis__
__worst-case_instruction_cache_performance__
__high_volume_manufacturing__
__massively_parallel_computing__
__binary_translators__
__issue_slots__
__drift_velocity__
__Yield_improvement__
__DVS_systems__
__UNIX_workstations__.
__Schottky-barrier__
__node_coverage__
__channel_density__.
__bit-mapped__
__cycle-accurate_energy__
__control_flow_errors__
__hash-table__
__executable_file__
__RAM_modules__
__lead-time__.
__parallel_supercomputer__.
__Bit-serial__
__MOSFETs__,
__speed_penalty__
__A/D_conversion__,
__DSP_chip__.
__manufacturing_process_variations__
__Pentium®__
__tremendous_computing_power__
__higher_frequencies__.
__inner_loops__.
__DC_motor__.
__circuit_models__.
__MediaBench_benchmarks__
__atomic_unit__
__full-adders__
__Configurable_Logic_Block__
__IP-core__
__considerably_longer__
__serial_multiplier__
__standby_current__
__chip_densities__
__strong_robustness__.
__bridging_faults_in_CMOS__
__Speculative_parallelization__
__array_size__
__coupled_lines__
__False_Accept_Rate__
__frames/sec__
__very_low_voltage__
__full-search_block_matching__
__secure_embedded_systems__.
__gate_lengths__
__Graphic_Processing_Unit__
__defect_map__
__resource-constrained_embedded_systems__
__disk_reads__
__electrical_stress__
__static_CMOS__,
__performance_portability__.
__electronically_controlled__
__nano-architectures__.
__unknown_states__
__appropriately_sized__
__instruction_generation__
__precise_exceptions__
__asynchronous_processors__
__Efficient_hardware__
__nanoscale_devices__.
__instruction_mix__
__adder_designs__
__UHF_RFID_reader__
__embedded_FPGA__
__slow-speed__
__Schmitt_trigger__
__test_equipment__,
__high-performance_low-power__
__dynamic_RAM__
__fully_flexible__
__scales_logarithmically__
__supercomputer_performance__
__short_distances__
__microprogram_control__
__fault_detection_capability__.
__LUT_count__
__failure_tolerance__
__QDI_circuits__
__today's_technology__,
__disk_systems__,
__mixed_Vt__
__CPU_seconds__
__integer_benchmarks__.
__distributed_memory_computers__.
__single-element__
__Register_file__
__Givens_rotation__
__Cray_X1__
__exploiting_locality__
__common_subexpression_elimination__.
__interconnect_scaling__
__bilateral_testing__
__cross-regulation__
__Optimal_allocation__
__Core2_Duo__
__Xeon®__
__Intel_P4__
__Self-testing__
__power_optimization__,
__I/O_subsystems__.
__datapath_units__
__Cache_memory__
__NoC_routers__
__multi-processor_systems-on-chip__.
__steadily_increasing__,
__silicon-germanium__
__clock_edge__
__timing_closure__,
__quad-band__
__high-performance_embedded__
__RCS__.
__block_placement__.
__HP_iPAQ__
__single_event_transient__
__simple_cores__
__non-scan_sequential_circuits__.
__heterogeneous_architectures__,
__fault_grading__.
__article_compares__
__silicon_chip__
__safety_integrity__
__multi-core_SoCs__.
__Multi-core_architectures__
__discrete_logarithm__.
__NoC-based_systems__
__TSMC_0.25__
__memory_devices__,
__semi-custom_design__
__Optimization_strategies__
__range_comparison__
__gate_leakage_current__
__moderate_inversion__
__device_reliability__.
__custom_ASIC__
__poly-silicon__
__DRAM_architecture__
__theoretically_guaranteed__
__error-rates__
__STT-MRAM__
__asynchronous_processor__
__header_processing__
__composite_field__
__approximately_20__
__custom_processor__
__speed_binning__
__job_failures__
__temperature-compensated__
__majority_voter__
__messaging_layer__
__high-speed_interconnect__
__irrelevant_attributes__,
__reduction_algorithms__.
__million_particles__
__parasitic_effects__.
__light_weight__.
__test_signals__.
__holographic_memory__
__VHDL_based__
__DNA_self-assembled__
__memory_reference__.
__scan_designs__.
__machine_cushion__
__UWB_LNA__
__Execution_replay__
__frequency_response__,
__dynamic_memory_allocators__
__higher_reliability__,
__consume_less_power__
__server-directed__
__embedded_multimedia_applications__
__static_RAMs__
__Jikes_RVM__.
__Loop_tiling__
__UWB_signal__
__redundant_arithmetic__
__Design_techniques__
__CMOS_temperature_sensor__
__on-chip_decoupling_capacitance__
__SMP_machines__
__acceptable_image_quality__
__low-skew__
__criticality-based__
__signature_checking__
__reconfigurable_coprocessor__
__Memory_requirements__
__linear_algebra_routines__
__cache_manager__
__aliasing_effects__
__shift_operations__.
__reconfigurable_antenna__
__maximum_speedup__
__flip-flop_and_latch__
__directly_reflected__
__false_loops__
__Xilinx_Virtex4__
__task_allocation_strategy__
__transformer-based__
__memory_sizes__,
__segmented_channel__
__memory_constrained__
__permutation_instructions__
__pseudorandom_number_generation__
__loss_probabilities__.
__baseband_processor__.
__Thermal_aware__
__TPC-W_e-commerce__
__space_applications__,
__event_driven_simulation__
__array_multiplier__.
__multithreaded_computations__
__repair_procedure__
__pipelined_architecture__.
__fetch_unit__
__mis-speculation__
__Functional_units__
__Verilog__-A
__digital_signal_processing_applications__
__clock_gated__
__analysis_and_experimental_results__
__frequency-voltage__
__soft_start__
__dedicated_processor__
__utilization_rates__.
__bottle-necks__
__threshold_voltage_variation__
__Synergistic_Processing_Elements__
__placement_strategy__.
__multiplication_unit__
__Cache-aware__
__hot_regions__
__DC-DC_buck_converter__
__power-performance_tradeoffs__
__intra-node_communication__
__exposure_problem__
__VLSI_systems__,
__cache_partitioning__.
__computing_engines__.
__remarkable_accuracy__
__clock_distribution_network__.
__layout_effects__
__Instruction_Set_Computer__
__deep_sub-micrometer__
__workload_imbalance__
__delay_testing__,
__Fibre_Channel__,
__hybrid_mode__
__memory_hierarchy_performance__
__Java_heap__
__statistically_insignificant__
__pattern_dependent__
__layout_generation__.
__command_sequences__
__set_associative_caches__
__precomputation-based__
__sequential_logic_circuits__
__faster_convergence_rate__
__PowerPC_601__
__computing_architecture__.
__future_technology_generations__.
__simultaneous_scheduling__,
__electromagnetic_interference__,
__Multiprocessor_system-on-chip__
__Thesimulation_results__
__buffer_cache__,
__Failure_mechanisms__
__addition/subtraction__,
__cost_considerations__
__miss_penalties__
__on-chip_cache__.
__trace_sampling__
__deep_submicron_design__.
__data_alignment__,
__special_hardware_support__.
__life_extension__
__embedded_architectures__,
__Optical_fiber__
__bit_streams__,
__vendor-provided__
__dynamic_binary_translator__.
__computing_cluster__.
__off-chip_data_buses__.
__macro-based__
__silicon_substrate__.
__static_compilation__
__circuit_modification__
__single_instruction__
__VLIW_code__
__radix-4_butterfly__
__processor_counts__
__frame_grabber__
__interconnect_resources__.
__quantum_wires__
__floating_point__,
__input/output_ports__
__write_operation__.
__excessive_power_consumption__
__encoding_algorithm__.
__code_expansion__.
__ROM-less__
__test_requirements__,
__RC_interconnects__
__Software_thread_integration__
__pass_transistors__
__speedup_versus__
__Memory_allocation__
__total_power_dissipation__
__task-sets__
__memory_subsystems__,
__swap_space__
__processor_executes__
__job_distribution__
__data_parallel_applications__
__nano-wires__
__actual_silicon__
__high_capacitance__
__regular_structures__,
__today's_technology__.
__optimizing_compilation__
__RISC_cores__
__Intel_XScale__
__speed_enhancement__
__valid_states__
__static_power_dissipation__.
__Java_Grande_Forum__
__based_predictor__
__test_platform__.
__current-steering__
__clock_latency__
__MPI_implementations__,
__DDP-based__
__van_Ginneken__
__MPICH-V__
__functional_fault_models__
__radiation_hardening__
__power_limitations__.
__easily_verified__.
__error_susceptibility__
__interconnect_test__
__design_factors__,
__carbon-based__
__linked-list__
__rejuvenation_policy__
__flit-level__
__shift_registers__,
__ATPG_tools__.
__symmetric_ciphers__
__bit-rate_reduction__
__cell_array__.
__Massively_parallel_computers__
__application-specific_processor__
__insertion_technique__
__2-D_DWT__.
__power_reductions__.
__test_development__.
__Platform-based_design__
__multiprogrammed_workloads__.
__sleep_signal__
__Cost_functions__
__dead_reckoning__,
__low-area__
__allocating_memory__
__cache_conflict_misses__.
__instantaneous_bandwidth__
__limited_parallelism__
__inaccurate_predictions__
__wire_bonding__
__extreme_conditions__.
__list_processing__.
__defect_coverage__,
__SCI-based__
__packaging_technologies__
__critical_operations__
__future_chip_multiprocessors__
__distortion_criterion__.
__carry_lookahead_adder__
__license_plate_recognition__
__size_decreases__.
__partial_redundancy_elimination__.
__average_and_worst-case__
__memory_storage__.
__low_power_SRAM__
__metal_layers__,
__domain_decomposition__,
__single_switch__
__multigrid_algorithms__
__partial_dynamic_reconfiguration__
__program_execution_times__
__logic_elements__,
__analog_blocks__.
__non-blocking__.
__ML_detector__
__Power-constrained__
__prototyping_platform__.
__Montgomery_modulo__
__power_dissipation_during_test__
__arithmetic_units__,
__false_acceptance_rate__
__long-term_prediction__
__machine_model__,
__sensor_platform__.
__task_level__.
__Profile-driven__
__Bit-parallel__
__encrypted_image__
__key_differentiator__
__testable_paths__
__embedded_multimedia_applications__.
__RTL_circuit__
__RIPEMD-160__,
__dictionary_machine__
__test_data_compression_technique__
__peak_energy__
__software_fault-tolerance__
__memory_structure__,
__network_construction__.
__modern_VLSI_designs__
__modular_multiplications__,
__peak_power_consumption__
__speculative_optimizations__
__monolithic_register_file__
__two_sided__
__Hardware_overhead__
__CPU_cores__,
__static_CMOS_gates__.
__irregular_reductions__
__0.13_µm__
__specialized_processors__
__estimated_accurately__.
__programmable_interconnect__.
__stability_criteria__.
__linked_faults__.
__TCP_offload__
__modern_architectures__,
__small_memory__,
__million_pixels__
__CMP_variation__
__configuration_generation__
__memory_demands__.
__prototyping_environment__.
__shelf_life__
__memory_transactions__.
__floating-point__,
__instruction_window_size__
__lossless_coding__.
__field-effect_transistor__
__common-gate__
__loop_structures__.
__circuit_testing__.
__minimal_resources__.
__pseudo-differential__
__differential_input__
__GB/sec__
__size_reduction__,
__Pentium_4_processor__
__scientific_benchmarks__
__analog_designs__
__horizontal_microcode__
__protection_technique__
__clocking_schemes__
__ROB__,
__heat_removal__
__logic_synthesis_tool__
__CMOS_image_sensors__
__yield-loss__
__physically_secure__
__coupled_noise__
__PRAM_algorithms__
__gridless_detailed__
__set_associativity__
__larger_sized__
__drastically_reduced__,
__cache_management_policies__
__bus_configuration__
__wire_sizing__.
__open_faults__.
__ready_queue__
__future_technology_nodes__
__noise_susceptibility__
__CBC_mode__
__Fat_H-Tree__
__TPC-C__.
__power_saving_techniques__
__Electrical_characterization__
__microcontroller_based__
__synthesized_circuits__
__multilayer_ceramic__
__functional_simulation__,
__maximum_instantaneous_current__
__feedback_bridging_faults__
__SPEC_OMPM2001__
__single-stream__
__wide_fan-in__
__basic_retiming__
__zero-overhead__
__data_layouts__.
__k-CNOT__
__low_power_and_low__
__voltage-frequency__
__RF_components__
__short_defects__
__embedded_processor_cores__
__synchronous_sequential__
__clock_skew_minimization__
__degraded_mode__
__highly_constrained__,
__CPU_architectures__
__Look-Up_Tables__
__pseudo-random_testing__
__redundant_wires__
__capacitive_sensor__
__performance-per-watt__
__SiGe_BiCMOS_technology__.
__crosstalk_faults__.
__cache-sensitive__
__significantly_increased__,
__semiconductor_technologies__.
__generational_garbage_collector__
__high_memory_bandwidth__.
__Hamming_codes__,
__high_computational_performance__
__fewer_transistors__
__standard_cell_designs__.
__data_dependence_testing__
__search_guidance__
__partial_inlining__
__defective_dies__
__timing_faults__.
__IDDQ_current__
__average_message_latency__
__Micro_Electro_Mechanical_Systems__
__sub-100_nm__
__MTCMOS_circuits__
__core-based_systems__.
__datapath_designs__.
__base_band__
__VLSI_architectures__.
__message_delivery_latency__
__lookup-table__
__physical_channels__.
__compressor_trees__
__cache_block_size__
__gate_stacks__
__run_concurrently__,
__Chip_design__
__warp_processing__
__MB/sec__
__CMP_systems__
__micro-operation__
__acceptable_accuracy__.
__dB_in_PSNR__
__stack_based__
__low_power_operation__
__Multithreaded_architectures__
__Performance_testing__
__multiplexer_based__
__high-end_and_low-end__
__carry-skip_adders__
__cell_density__
__sampling_frequencies__.
__high-performance_servers__
__modest_extensions__
__hardware_interrupts__
__trace_length__
__GHz_range__
__ray_casting_algorithm__
__duplicate_elimination__,
__storage_subsystem__.
__Tesla_C870__
__charge_loss__
__down-converter__
__write_performance__,
__significant_performance_loss__
__CMP_architecture__,
__future_technologies__,
__cache_organization__.
__clock_recovery_circuit__
__product_price__
__interconnect_structure__.
__cross-talk__.
__write_caches__
__high_resistance__
__parity_codes__
__conventional_caches__
__quicker_response__
__raw_performance__.
__spurious_transitions__
__video_transcoder__.
__error_resilience__,
__timing_predictability__.
__scan-based_testing__.
__IBM_SP2__.
__area_and_power_dissipation__.
__emission_control__
__heterogeneous_MPSoC__.
__CMOS_logic_gate__
__temperature-induced__
__hard_real-time_embedded_systems__
__wasted_resources__
__TAP_controller__
__enterprise_storage__
__Ku_band__
__nanoscale_circuits__.
__idle_processors__
__peripheral_cores__
__signal_swing__
__interlock_collapsing__
__oversampling_ratio__
__wasted_effort__
__conditional_resource_sharing__
__dynamically_reconfigurable_architecture__.
__hybrid_nano/CMOS__
__JPEG2000_image__
__key_length__.
__high_defect_coverage__
__CNFET-based__
__broadside_tests__
__thread_execution__.
__power_macromodeling__
__VHDL_simulator__
__operating_range__.
__Binary_Coded_Decimal__
__DRAM_main_memory__
__buffer_replacement_policy__
__embedded_tutorial__.
__register_banks__
__cell_radius__
__domino_logic__,
__I/O's__.
__resistive_bridges__
__analytical_delay_model__
__asynchronous_control_circuits__
__stream_processor__.
__life_testing__
__multicore_designs__
__high-speed_circuits__
__power_bus__
__activation_energy__
__decoding_complexity__,
__pipelined_execution__
__Execution-driven__
__full_HD__
__DSP_cores__.
__Phased_Logic__
__scan_chain_diagnosis__
__nanometer_technology__,
__irregular_memory_access_patterns__.
__reconfigurable_processor__.
__nano_scale__
__symmetric_block_cipher__
__input_capacitance__
__timing_overhead__
__subcube_allocation__
__long_execution_times__
__power_gating__,
__pulse_width__,
__PC_board__
__gather_and_scatter__
__GHz_Pentium_4__
__Function_inlining__
__Montgomery_multipliers__.
__Montgomery_multiplications__
__achieves_significant_speedups__
__sequential_test_generator__
__increases_exponentially__,
__dynamic_thermal__
__synchronization_overheads__
__high_computational_demands__
__numerical_evaluation__
__element_spacing__
__cell_design__.
__input-referred_noise__
__database_processing__.
__optimistic_protocol__
__multiple-valued_logic_circuits__.
__fault_dictionaries__
__acceleration_factor__
__radio_frequencies__
__reduced_test_suite__
__Data_path__
__high_image_quality__,
__schematic_capture__
__priority_schedulers__
__current_density__,
__badly_needed__
__stall_time__.
__job_scheduling_algorithms__
__functional_density__
__dataflow_model__.
__fault_modes__
__matrix_multiplication_algorithm__,
__hash-join__
__performance_benefits__,
__0.5_micron__
__multi-processor__.
__supply_currents__
__application_specific_processors__
__handled_easily__
__permanent_errors__
__wide-area_network__.
__aging_effects__,
__issue_width__,
__neighboring_processors__.
__Detailed_simulation__
__clock-powered__
__high-capacitance__
__machine_vision_systems__
__electricity_bill__
__traffic_profiles__.
__equivalent_resistance__
"__Autonomous_Decentralized__
__error_conditions__,
__localized_algorithms__,
__random_number_generation__,
__application_specific_instruction_set_processors__
__decreased_significantly__.
__program_trace__
__implantable_biomedical__
__irregular_architectures__
__pipelined_machines__.
__column-parallel__
__occlusion_queries__.
__AER-based__
__generation_methods__.
__pipeline_depth__.
__crosspoint_buffers__
__Predictive_Technology_Model__
__FPGA_chip__,
__communication_processor__
__COSMOS__.
__progressive_geometry__
__key_expansion__
__interprocedural_pointer_analysis__
__frequency_divider__.
__adiabatic_circuit__
__operation_mode__,
__logic_diagnosis__
__code_optimizations__,
__decreases_dramatically__
H.__264/AVC_deblocking_filter__
__shock_resistance__,
__practical_aspects__.
__hardware_Trojan__
__array_access__.
__180_nm_CMOS__
__Side-channel_attacks__
__configurable_architectures__
__application-specific_hardware__
__playing_strength__
__pointer_dereferences__,
__scalar_processor__
__throughput_rate__,
__unified_shader__
__subword_parallelism__.
__low-dropout_regulator_with__
__negative_bias_temperature__
__lockup-free__
__bare_die__
__Communication_costs__
__standard-cell_library__
__Variability-aware__
__parasitic_capacitance__.
__An_ultra-low-power__
__true_single-phase__
__visual_fidelity__,
__Cache_performance__
__An_ultra_low_power__
__fast_Fourier_transform_algorithm__
__subthreshold_region__
__nested_loop_programs__
__dataflow_machine__
__usage_scenario__,
__solid_state_drives__.
__MEMS-based_storage_devices__.
__significant_performance_benefit__
__register_accesses__
__computational_performance__,
__low-throughput__
__wire_area__,
__moderate_overhead__.
__element_moves__
__low_power_dissipation__,
__modular_software_systems__
__lower-power__
__slack_times__
__scheduling_instructions__
__deep_pipelines__
__ARM_processor__,
__SimpleScalar_simulator__
__checker_processor__
__soft_error_tolerance__
__copper_interconnects__
__Data_movement__
__bank_selection_instructions__
__remove_unnecessary__
__CELL_processor__.
__span_space__
__memory_buffers__,
__logic_circuit__,
__CABAC_encoder__
__less_than_0.1__%
__low_power_operation__.
__leakage_power_dissipation__.
__Power_constrained__
__Intel_compiler__
__promising_option__
__low-power_and_high-speed__
__soft_error_protection__
__Intel_IXP2800__
__binary_compatibility__.
__speed-ups__,
__energy_characterization__
__standard-cells__
__power_management_unit__
__OFDM_transmissions__
__architectural_transformations__
__read-after-write__
__vector_architectures__.
__average_power__.
__pipeline_processors__
__startup_latency__.
__cache_organizations__,
__8-bit_microcontroller__
__segment_protection__
__bitstream_parsing__
__ISE_identification__
__dynamic_frequency_scaling__
__operator_training__.
__network_processing_applications__
__frequency-scaling__
__power-performance_trade-offs__
__medium_grain__
__WCET_estimate__
__Test_power__
__instruction_flow__
__hardware-managed_cache__.
__run-time_checks__,
__security_scheme__.
__low_hardware_complexity__,
__vectorizing_compiler__
__low-power_operating_modes__
__electrical_simulation__
__FPGA_interconnects__.
__Memory_hierarchy__
__directory-based_cache_coherence_protocols__
__layout_level__
__instruction-cache__
__angular_resolution__.
__dirty_cache_lines__
__inverse_transforms__
__PLA-style_logic__
__on-chip_inductance__.
__photonic_devices__.
__chip-scale__
__line_sizes__
__transceiver_architecture__
__transient_energy__
__path_history__
__locality_improvement__
__cache_access__.
__temperature_independent__
__wire-limited__
__array_processor__,
__deadlock-avoidance__
__differential_cascode_voltage_switch__
__journaling_file_system__
__defect_location__
__search_costs__,
__dual-bank__
__Transaction_level_modeling__
__scan_enable_signals__
__delay_fault_coverage__.
__faulty_links__.
__long_interconnects__.
__multiprocessor_simulation__
__instrumentation_overhead__.
__March_tests__
__SIMD_parallelism__
__bit-serial_multiplier__
__frequency_conversion__
__gate_area__
__designer_productivity__
__OLTP_applications__
__temperature_effects__
__network_packet_processing__
__reduced_pin-count__
__CONFLEX-G__
__connected_networks__
__SoC_architecture__.
__density_constraints__.
__Functional_simulation__
__skewing_scheme__
__round-off_error__.
__BiCMOS_technology__
__Cadence_Design__
__frequency_scaling__.
__FPGAs_and_ASICs__
__higher_data_rates__,
__AC-DC_transfer__
__test_point_insertion__.
__heat_distribution__.
__BIST_environment__.
__periodic_task_graphs__
__Analog_design__
__SPICE_simulation__,
__alpha-particle__
__video_signal_processing__
__cost_trade-offs__
__Distributed_query_processing__
__receive_side__
__multi-core_architecture__,
__frequently_executed_paths__.
__shift_register_based__
__circuit_structure__,
__synthesized_code__
__channel_width__.
__transistor_sizes__.
__Level-3_BLAS__
__state_space_traversal__
__page_tables__.
__exponentially_increased__
__larger_scales__
__field_inversion__
__hold-time_violations__
__central_electronic_complex__
__deterministic_BIST__
__modeling_effort__.
__file-size__
__internal_parallelism__
__load_capacitance__,
__scratch_space__
__domino_gate__
__threshold-voltage__
__resistive_defects__
__parallel_port__
__R-NUMA__
__rack-mounted__
__input/output_buffers__
__resource_binding__,
__macro_blocks__.
__logic_implications__.
__test_vector_generation__.
__complex_control_flow__
__QCA_implementation__.
__flip-chip_package__
__compressed_test_data__
__wireless_receivers__
__Transistor-level__
__nonvolatile_memories__
__design_kit__
__printed_wiring_board__
__power_penalty__
__interprocedural_register_allocation__
__allocated_resources__.
__high-definition_video__.
__GPU_acceleration__
__subsequence_removal__
__meeting_deadlines__,
__clock_trees__.
__DVS_and_ABB__
__multi-standard_wireless__
__cell_layout__.
__traditional_OS__
__control-flow_checking__
__load_capacitances__
__susceptible_to_transient_faults__
__noise_margin__.
__cell_delay__.
__coherence_overhead__
__high_productivity__.
__reconfigurable_arrays__
__defect_probabilities__
__digital_compensation__
__hybrid_BIST__
__MIMD_computer__.
__genetic_circuits__
__Simulation_results_showthat__
__multithreaded_applications__,
__Starter_Kit__
__Elmore_delay_model__.
__fault-tolerant_designs__
__mispredicted_branch__
__fetch_policies__.
__C-programs__
__audio_signal_processing__.
__microprocessor-based_systems__
__System_on_Chips__
__series_FPGAs__
__logic_testing__.
__MPEG-2_encoder__
__stream_buffers__,
__threshold_voltage_variations__
__fault_occurs__
__GALS_systems__
__generational_collector__
__step-reduced__
__garbage_outputs__.
__random_bit__
__memory_read__
__acceptable_levels__
__datapath-oriented__
__thread_state__
__motion_estimators__
__computation_intensive__,
__variable-frequency__
__45nm_CMOS__
__audit_firms__
__increased_flexibility__,
__previously_proposed_approaches__,
__digital_logic_circuits__
__acyclic_sequential_circuits__
__bypass_networks__
__deep_sub-micron_technologies__.
__sub-100nm_CMOS__
__testable_circuits__
__active_cooling__
__event-driven_simulations__.
__offset_error__
__increased_availability__
__stack_distance__
__saving_energy__,
__iterative_logic_array__
__video_processing_applications__
__backup_cache__
__embedded_memory_arrays__
__loopback_test__
__network_reconfiguration__.
__low_noise__,
__Modern_embedded_processors__
__Booth_multipliers__
__fault_modeling__,
__Vdd__.
__long_chain__
__feasible_paths__.
__double-tree__
__synchronous_modules__
__energy_measurements__
__hardware_overheads__
__pipeline_depth__,
__low_computation_cost__.
__replacement_technique__
__gain-bandwidth_product__
__sub-sampling__.
__industry-standard_benchmark__
__interconnect_fabrics__
__scalability_analysis__.
__physical_damage__
__test_set_size__.
__instruction-set_architecture__
__reconfigurable_architecture__,
__CMOS_operational_amplifier__.
__power_sensitivity__
__gate_networks__
__minimal_hardware_overhead__
__complex_gates__.
__static_mapping__
__schedule_lengths__
__attraction_memory__
__resource_recycling__
__100-nm__
__test_application_scheme__
__a_4__-wide
__mathematically_analyzed__
__electro-thermal_simulation__
__total_energy__.
__identical_units__
__65nm_CMOS_technology__
__compression_and_decompression__,
__block_level__,
__logic_simulators__.
__permanent_and_transient_faults__
__combinational_logic_blocks__
__LTPS_TFTs__
__delay_measurement__.
__delay_estimation__,
__structural_tests__
__leaf_cells__
__embedded_memory_cores__.
__permanent_faults__,
__boundary_scan_cells__
__slack_time__,
__analytical_placement__.
__virtual_machine's__
__code_compression__,
__realistic_faults__.
__SHA-3_candidates__
__bias_voltages__.
__as_90__%
__thermal_cycling__.
__texture_memory__,
__parasitic_resistance__
__electron_beam_lithography__
__pipelining_technique__
__space_compactor__
__error-checking__
__high_processing_speed__,
__switching_devices__.
__fully_scanned__
__random-access_memories__
__low_noise_amplifiers__.
__path_delay_fault_testing__
__shared-memory_multiprocessor_systems__
__network_processing_applications__.
__Linux_OS__.
__dynamic_instruction_scheduling__
__scalable_multiprocessor__
__ultra-large__
__electronic_circuit__,
__translation_table__
__conventional_ATPG__
__times_slower__
__tester_channels__
__higher_fault_coverage__.
__management_schemes__.
__high-volume_production__
__Pentium_4__,
__dual-rail_circuits__
__power_dissipations__
__cache_levels__.
__synchronous_design__.
__scan_clock__
__asynchronous_design_style__
__mainframe_computers__.
__packet_latency__,
__self-timed_circuits__,
__save_considerable__
__single_loop__
__chip_size__,
__neighboring_wires__
__CMOS_quadrature__
__multi-core_platform__
__comparator_circuit__
__0.35_micron__
__LSI_Logic__
__refinement_step__.
__multi-processor_platforms__.
__progressive_decoding__
__mapping_techniques__.
__sequential_simulation__,
__binary_coded_decimal__
__invalid_states__
__multiple-processor__
__SW-TPM__
__moving-head__
__port_scan_detection__
__injected_errors__
__related_failures__.
__high_modularity__
__switching_power__,
__scan-based_BIST__.
__low_latencies__
__multiple_clock_domains__.
__aggressive_speculation__
__Sony-Toshiba-IBM__
__replication_based__
__ISCAS89_benchmarks__.
__task_scheduling_algorithm__.
__180nm_CMOS__
__process_corner__
__worst_case_performance__
__effective_channel__
__asynchronous_pipelines__.
__computational_intensive_applications__
__error_vector_magnitude__
__wiring_layers__
__parallel_logic_simulation__
__scan_technique__
__LRU_policy__
__decoder_implementation__
__architected_registers__
__serial_processing__
__cache/memory__
__future_microprocessor__
__fewer_defects__
__CPU_cost__.
__control_speculation__.
__working_set_size__.
__power-delay__
__video_signal_processing__.
__double_vias__
__layout_tools__.
__Xilinx_Virtex_FPGAs__.
__PCI-based__
__place_and_route__.
__FPGA_routing_architecture__
__standard_cell-based__
__dynamic_power_supply_current__
__latency_measurements__
__placement_algorithms__,
__multi-input_addition__
__voltage_drop__,
__marginal_overhead__
__TCP_stack__
__storage_technologies__.
__large_diameter__
__BiCMOS_process__.
__response_surface_modeling__
__post-silicon_timing__
__fault_modeling__.
__random_fluctuation__
__dual_processor__
__Rapid_Single_Flux_Quantum__
__severely_reduced__
__random_write__
__load_squared__
__optical_ring__
__instruction_buffer__
__application-specific_instruction-set_processors__
__RTL_simulation__.
__I/O-intensive_workloads__
__thermally_constrained__
__MOSFET_device__
__layout_modifications__
__artificial_neuromolecular__
__peak_reduction__
__pulse-width_modulation__
__NoC_topologies__
__space_requirement__,
__load_range__.
__loop_partitioning__
__domino_circuit__
__Intel_Delta__
__path_testing__.
__scaled_technologies__
__operating_margin__
__reconfigurable_architectures__,
__latency_effects__
__Encore_Multimax__
__Xilinx_MicroBlaze__
__electronic_designs__
__circuit_level__.
__energy_storage__.
__burn-in__.
__memory_disambiguation__.
__high_compression_efficiency__
__memory_dependence_prediction__
__soft_real-time_applications__,
__unit_cost__,
__direct-access__
__data-dependence__
__functional_descriptions__.
__hardware_units__,
__shared_memories__
__RAM_chips__
__device_sizes__,
__input_range__
__built-in_redundancy_analysis__
__Motion-JPEG__
__cache-related_preemption__
__megabits_per_second__.
__standard_cell_technology__.
__single-inductor_dual-output__
__single_port__
__distributed-memory_machines__
__mainframe_computers__
__vector_architecture__
__JiST/SWANS__
__embedded_memory_blocks__.
__clock_net__
__Circuit_simulations__
__reconfigurable_functional_unit__
__custom_computing_machines__
__embedded_SRAMs__.
__analog_ICs__
__analog_ICs__.
__speed_penalty__.
__cost-performance_ratio__
__IC_chips__
__purely_mechanical__
__pointer_dereference__
__software_managed__
__boundary_artifacts__
__clock_lines__
__transistor-level_circuit__
__synchronous_networks__.
__self-adaptive__.
__power-dissipation__
__multiple_FPGAs__
__resolution_levels__.
__fault_occurrences__
__higher_compression_ratios__
__LTV_model__
__RAM_blocks__
__macro-blocks__
__die_temperature__
__envelope_detector__
__content-addressable_memory__.
__code_density__,
__elliptic_curve_processor__
__setup/hold__
__logic_block__,
__sample_rates__
__FPGA_coprocessor__
__voltage_swings__
__placement_constraints__.
__memory-hierarchy__
__AES_core__
__circuit_optimizations__
__repeater_size__
__evaluation_board__
__differential-pair__
__Field_Programmable_Transistor_Array__
__general_purpose_microprocessors__.
__configurable_logic__,
__test_cases__)
__placement_tool__,
__CMOS_inverter__.
__analog_parts__
__packet_handling__
__live-range_splitting__
__Smith-Waterman_algorithm__
__faulty_PEs__
__data_dependence__.
__read_only_memory__
__placement_contest__
__logic_verification__.
__HDL_models__
__node_controller__
__culling_techniques__
__poor_data_locality__
__mixed-voltage_I/O__
__SPEC-FP__
__network-on-chip__,
__delay_optimization__.
__latch_design__
__logic_modules__.
__quality_factor__.
__redundancy_techniques__,
__fault_classification__,
__Ethernet_link__
__channel_widths__
__gate-array__
__operation_mode__.
__Multiprocessor_systems__
__LSI_circuits__.
__FPGA-based_emulation__
__interconnect_circuits__.
__reading_errors__
__wirelength_increase__
__repair_rate__
__longer_paths__.
__Texas_Instruments__.
__disk_schedulers__
__at-speed_scan_testing__.
__IR-drop__,
__common_source__
__pseudorandom_pattern_generator__
__multithreaded_code__
__high_line__
__Experimental_resultson__
__logging_overhead__
__single_CPU__
__SRAM_yield__
__CMOS_digital_circuit__
__solar_energy__.
__multi-level_cell__
__redundancy_scheme__,
__high_locality__
__soft_decisions__
__Circuit_optimization__
__Computational_resources__
__circuit_components__.
__detailed_analysis__,
__delay_defect__
__subquadratic_space_complexity__
__artificial_retina__
__small_population_size__
__electron-beam_lithography__
__IDDQ_tests__.
__care_bits__
__storage_savings__
__wakeup_scheduling__
__power_mode_transition__
__parallelized_code__
__inline_expansion__
__Innovative_practices__
__schematic_diagrams__
__sufficient_parallelism__
__current_comparator__.
__fully-depleted_SOI__
__stuck_faults__
__signal_correlations__
__post_office__
__unacceptably_low__
__branch_outcome__
__multiple_replications__
__Power-saving__
__output_signals__.
__multiple_clock_cycles__
__communication_bus__
__suspected_faults__
__gate_delay_fault__
__store_queue__
__clock_tree_synthesis__.
__favorable_properties__
__trim_loss__
__frequency_tracking__
__Previous_schemes__
__ADC_testing__
__heat_load__
__routing_techniques__,
__rendering_speed__,
__shared-memory_machines__.
__floorplan-aware__
__0.18µm_CMOS_technology__.
__L1_cache__.
__cache_simulation__.
__dynamic_random-access_memory__
__identical_blocks__
__heterojunction_bipolar_transistor__
__Threshold_voltage__
__reversible_logic_gates__
__buck_regulator__
__MIMD_architecture__
__silicon_technology__.
__transaction-level_models__
__DVS_algorithms__.
__radiosity_solutions__
__backlight_dimming__
__mass-production__
__physical_layout__.
__scan_flip-flop_selection__
__Compiler-based__
__direction_prediction__
__MPEG-4_video_encoder__
__circuit_sizing__.
__multiprocessor_cache__
__crosspoint_faults__
__current_testing__.
__scaling_properties__.
__crosstalk_cancellation__
__test_generation_algorithms__.
__packet-level_simulation__.
__reliability_concerns__.
__synthesis_techniques__,
__remains_unchanged__,
__attractive_features__.
__NAND/NOR__
__mixed-size_placement__.
__multiport_memory__
__loosely_synchronous__
__automatic_calibration__
__Sun_Ultra__
__core_based__
__PSNR_degradation__
__degrading_performance__.
__low_hardware_overhead__.
__datapath_merging__
__microcode-based__
__CPU_implementations__
__postsynaptic_spike__
__400-MHz__
__positive_feedbacks__
__cache_consistency_protocol__
__CMOS_circuit_design__
__cache_oblivious__
__user_mode__
__floating-point_performance__
__application_program__,
__memory_pool__
__higher_flexibility__.
__differential_signaling__
__numerical_instability__.
__Memory_systems__
__processing_array__
__latency_hiding_techniques__
__130nm_CMOS__
__wake-up_receiver__
__capacitive_loads__
__cache_hit_rate__.
__permanent_or_transient__
__jitter_measurement__.
__90_nm_CMOS_technology__.
__electrical_simulations__
__combinatorial_logic__
__eviction_policies__
__transistor_dimensions__
__high_output_impedance__
__power_grid__,
__sub-Nyquist_sampling__
__placement-aware__
__random_dopant_fluctuations__
__prefetching_techniques__.
__coarse-grained_parallelism__.
__cache_optimization__
__MP-SoCs__
__expected_values__,
__graphene_nanoribbon__
__mesh_quality__,
__standard-cell_based__
__massively_parallel_processors__.
__comparator-based__
__power-consumption__
__running_speed__.
__packing_algorithms__
__GDDR5__
__parallelization_and_vectorization__
__mixed-signal_design__
__nonlinear_activation_functions__
__transistor_reordering__
__average_memory_access_latency__
__reliability_model__.
__mesh_topologies__.
__multi-core_CPUs__,
__hardware_IPs__
__OpenMP_threads__
__synthesizable_HDL__
__computing_element__
__preemption_threshold_scheduling__
__Occlusion_culling__
__leakage_reduction_techniques__.
__tele-conference__
__output_power__.
__serial_computers__.
__distance_computations__.
__misprediction_penalty__
__3.1-10.6_GHz__
__custom_VLSI__
__dual_port__
__hierarchical_designs__.
__plasma_turbulence__
__guard_band__
__liquid_cooling__
__error_checking__.
__background_calibration__.
__grain_sizes__
__HDL_descriptions__
__fault_detecting_ability__
__macro_cell__
__small-memory__
__stack_cutting__
__de-skewing__
__wafer-probe__
__astrophysical_N-body__
__start-up__,
__error-correcting_capability__
__serial_programs__
__megabits_per_second__
__associative_processors__
__Automated_Test_Equipment__
__BIST_resources__
H.__264/AVC_CAVLC__
__direct_solvers__
__evolved_circuits__
__per_clock_cycle__,
__time-division_multiplexed__
__DPA_resistance__
__power_sources__,
__quantum_chromodynamics__
__dynamically_reconfigurable_processors__
__speculative_multithreading__.
__SPEC_CPU95__
__heat_loss__
__job_completes__
__parallel_processor__,
__TCP/IP_and_UDP/IP__
__access_conflicts__.
__remained_unchanged__.
__strongly_fault-secure__
__maximum_power_point__
__benchmark_sets__.
__manufacturing_line__.
__BLEU_scores__
__floating_point_unit__
__auxiliary_storage__
__offset_cancellation__
__load_misses__
__XOR_gates__.
__compilation_speed__
__state_retention__
__Turbo_decoders__
__timing_speculation__.
__long_simulation_times__
__accident_rate__
__solid-state_disks__
__mobile_processors__
__router_microarchitecture__
__wire_length_distributions__
__layout_parasitics__
__off-chip__.
__multiprocessor_configurations__
__screen_resolution__.
__optically_connected__
__MPEG-2_decoding__
__integrated_circuit__,
__optical_link__
__race_detectors__
__thermal_management__,
__battery-powered_devices__.
__radiation_effects__
__thread_level_parallelism__.
__coarse-granularity__
__virus_scanning__,
__decompression_hardware__
__reflective_layer__
__Pentium_M__
__leading-zero__
__wireless_power_transfer__
__video_resolutions__
__room-temperature__
__Mobile_computing_devices__
__failure_mechanisms__,
__analog_signal_processing__.
__increased_accuracy__,
__concurrent_search__
__multiple_clients__,
__UHF_passive_RFID__
__communication_subsystem__.
__branch_target__
__backward_slices__
__excellent_scalability__,
__SMT_architectures__
__cellular_differentiation__.
__throughput_rate__.
__S-Box__.
__latency_improvement__
__re-_duce__
__erase-before-write__
__lower_power__.
__multimedia_kernels__
__linear_hashing__.
__synchronous_digital_systems__.
__live_objects__,
__asynchronous_sequential_circuits__.
__resource_consumptions__
__solid_state_drives__
__carry-free_addition__
__intermittent_search__
__Reliability_studies__
__hardware_counters__.
__analytically_determined__
__software-based__,
__checkpointing_mechanism__.
__CPU_cost__,
__Process_simulation__
__reduction_operations__.
__total_leakage_current__
__Molecular_communication__
__global_synchronization__,
__carrier_signals__
__cyclic_behavior__
__interconnect_pipelining__.
__NVIDIA_GPUs__.
(__CAMs__)
__DNA_detection__.
__thin_film_transistor__
__dangling_pointer__
__retargetable_code_generation__
__instruction_set_simulation__
__Functional_validation__
__FPGA-based_systems__
__flash_file_systems__
__CMOS_VLSI_circuits__
__Area_optimization__
__clustered_faults__
__computation_resources__,
__from-scratch__
__multicore_systems__,
__voltage_regulators__.
__chip_size__.
__guaranteed_throughput__.
__biological_sequence_comparison__.
__hardware_parallelism__.
__feasibility_analysis__.
__loop_accelerators__
__electrical_stress__.
__performance_and_code_size__
__branch_exchange__
__0.18µm_CMOS__
__dual-gate__
__substrate_bias__
__Netscape_Navigator__
__instruction_set_processors__.
__MPEG4_decoder__
__shared_memory_access__
__beamforming_algorithm__
__processing_element__,
__speeds-up__
__cycle_accuracy__
__pipeline_depths__
__stream_buffer__
__digital_receiver__
__Intel_Itanium__
__ASIP_synthesis__
__Transistor_level__
__automated_layout__
__stall_times__
__ASICs_and_FPGAs__.
__instruction_set_simulator__.
__worst_cases__,
__stream_computation__
__task-level_parallelism__,
__single-chip_multiprocessor__
__hardware/software_co-simulation__
__timing-critical_paths__
__energy-delay2__
__least-recently-used__
__smaller_feature_sizes__
__vector_unit__
__wall-clock__
__management_policy__.
__0.18-µm_CMOS_technology__
__silent_stores__
__successive_approximation_ADC__
__disk_coverage_model__
__back-ends__.
__transaction_throughput__.
__dynamically-scheduled_superscalar__
__0.18_&mu__;m
__noise_effect__
__charge_pumps__.
__functionally_equivalent__.
__image_processing_operators__
__RISC_processors__,
__parallel_counters__.
__GRAPE__-DR
__million_vertices__
__DCT/IDCT_processor__
__hardware_performance__,
__spatial_and_temporal_locality__.
__mixed-signal_VLSI__
__index_scans__
__garbage_collection__:
__database_workloads__,
__turn-around_times__.
__March_tests__.
__TPC-W__,
__issuing_instructions__
__organic_semiconductor__
__cost-benefit_analysis__.
__low-cost__.
__misprediction_recovery__
__Accurate_branch_prediction__
__multi-core_chips__.
__directional_coupler__
__application_executions__.
__IC_design__,
__commercial_and_scientific_workloads__
__lithography_process__
__low_power_modes__
__conventional_compilers__
__instruction_per_cycle__
__Digital_Unix__
__micro-architectures__.
__dependent_instructions__.
__decoding_performance__.
__frequency_control__.
__independent_instructions__
__effective_memory_bandwidth__
__CPU_version__.
__compute_engines__
__signature_matching__.
__matrix-matrix_multiplication__.
__RSA_decryption__
__stream_reuse__
__competing_approaches__,
__improve_performance_significantly__
__consensus_protocol__,
__Meiko_CS-2__,
__internal_memory__,
__Loop_transformations__
__raster_display__
__dynamic_memory_managers__
__1280_×__
__Non-Uniform_Cache_Architectures__
__wire-delay__
__an_analog_VLSI__
__Pentium_4_processor__.
__memory_copies__
__complex_designs__,
__fossil_fuel__
__binary_adders__.
__nanoscale_CMOS__.
__reconfigurable_meshes__.
__disk_traffic__
__optimal_choice__
__program_phases__.
__cache_affinity__
__considering_process_variations__
__self-checking_circuits__
__fault_propagation__.
__delivering_high_performance__
__gate-drain__
__distributed-memory_systems__.
__tens_of_milliseconds__
__communication_contention__
__dynamic_instruction__
__clock_network_synthesis__
__Hardware_architecture__
__loads/stores__
__hardware_failures__,
__merge-sort__
__performance_counters__.
__leakage_reduction_technique__
__SoC_testing__.
__combinational_logic_synthesis__
__smaller_groups__,
__LUT-based_FPGAs__
__baseband_signal__
__highly_programmable__
__power_profile__,
__mapping_strategy__.
__direct_mapped__
__FPGA_routing_architectures__
__block_placement__,
__cooling_costs__,
__22nm_CMOS__
__interconnection_opens__
__processor_cache__
__transient_and_intermittent_faults__.
__Virtex-E__
__sequential_benchmark_circuits__.
__large_meshes__.
__non-volatile__,
__residual_vibration__
__device_scaling__.
__QCA_devices__
__idle_period__.
__dual-supply__
__dissipated_energy__
__software_DSMs__.
__fault-free__,
__active_pixel_sensor__
__induced_errors__
__deterministic_test__
__image/video_processing__.
__per_cent__.
__multiple_stream__
__multi-FPGA_systems__.
__electromagnetic_noise__
__communication_optimizations__.
__test_vector_generation__
__faulty_module__
__heat_sinks__
__10_seconds__,
__Design_exploration__
__soft-error-tolerant__
__low-phase-noise__
__strained_Si__
__stress_condition__
__Berger_codes__.
__Carnegie_Mellon_University__;
__memory_instructions__.
__hardware_assists__
__process_variation-aware__
__high_defect__
__development_boards__
__programmable_switches__
__hold_times__
__user-level__.
__multicore_chips__.
__spare_PEs__
__switched-opamp__
__Chip-multiprocessors__
__binary_hypercubes__
__Thread_Level_Parallelism__
__join_cost__
__carry_select_adder__
__Concurrent_error_detection__
__SMP_node__.
__Built-in_Self-test__
__SystemC_simulator__
__coupling_faults__,
__False_Reject_Rate__
__manufacturing_equipment__
__An_ultra_low-power__
__scientific_application__.
__write-optimized__
__vulnerability_factor__
__heterogeneous_parallelism__
__QCA_cells__,
__significant_productivity_gains__
__power_consumption_estimation__
__TSMC_0.18_μm__
__hardware_fault_tolerance__
__MCM_substrate__
__Embedded_tutorial__:
__memory_cost__.
__pilot_overhead__
__independent_disks__
__3.6_GHz__
__response_analysis__
__tolerating_faults__
__inter-tile__
__computational-intensive__
__electrical_interconnects__
__optical_waveguides__.
__SGI_Challenge__
__multimedia_applications__:
__decay_techniques__
__quality_factors__,
__minimal_test_sets__
__buffer_hit_probability__
__disk_seek__
__CMOS_implementation__
__application_specific_processors__.
__device_layers__.
__replacement_algorithms__,
__silent_data_corruption__
__message_startups__
__variable_voltage__
__coarse-grained_components__
__programmable_DSP__
__SDRAM_controller__
__Silicon-based__
__layout_based__
__sensor_platform__,
__parallel_sorting__.
__sampling_instant__
__multiple_errors__.
__interconnection_network_topologies__,
__nanometer_regime__,
__0.5_µm__
__switch-level_simulator__
__noise-sensitive__
__shorter_delay__
__specialized_functional_units__
__larger_circuits__,
__storage_ring__
__Dynamic_compilation__
__dispatching_policy__
__algorithmic_efficiency__.
__datapath_components__
__NoC_synthesis__
__short_wires__
__inner_loops__,
__power_grid_verification__.
__low_input_impedance__
__processor_counts__.
__SRAM_based__
__efficiently_parallelizing__
__70nm_process__
__all-digital_PLL__
__microbenchmark_results__
__naive_approaches__
__throughput_computing__
__column-major__
__sub-1V__
__centralized_approaches__,
__multiple_constant_multiplication__
__substrate_noise_analysis__
__MAP_detector__
__simulated_results__.
__line_buffers__
__RF/microwave__
__redundant_execution__.
__collective_communication_routines__
__MPI_collective_communication__
__central_arbiter__
__Intel_architecture__
__constraint_graphs__.
__cycles/byte__
__mirrored_disk__
__hierarchical_levels__,
__sub-100nm__
__power_generators__
__VHDL_language__
__extra_delays__
__low-power_consumption__
__0.13um_CMOS__
__register_spilling__
__nanometer_technologies__,
__PC-cluster__
__power_domains__.
__clock-cycle__
__fine-pitch__
__multi-threaded_programs__,
__graphics_processing__.
__Thread_Checker__
__PTL_circuits__
__prediction_tables__
__write_back__
__noise-immune__
__pipelined_A/D_converters__.
__V-I_converter__
__single-instruction__,
__DMA_engine__
__high_performance_processors__.
__customer_service_levels__.
__storage_capacities__,
__primary_copies__
__bound_checking__
__FPGA_routing__.
__Scheduling_tasks__
__90_percent__.
__cycle-accurate_simulation__.
__working_set__,
__DSP_benchmarks__
__clock_skew_optimization__
__speculative_instructions__
__RAID_storage_systems__
__randomly_accessed__
__physical_phenomenon__.
__clock_network__,
__guard-band__
__wire_load__
__QoS_routing_algorithms__.
__false_alarm_ratio__
__parallel_iterative_methods__
__SGI_Origin__
__task_pool__
__disk_caches__
__isolation_ring__
__coherence_scheme__
__switching_speed__.
__SOI_CMOS__.
__larger_circuits__.
__instruction_execution__,
__RLC_tree__
__directly_translates__
__NoC_platform__
__agricultural_field__
__MIMD_machines__
__scheduling_flexibility__
__pin_count__,
__input_slew__
__OPNET_Modeler__.
__memory_controller__,
__micro-power__
__detection_coverage__
__processor_cycles__,
__adjacent_layers__,
__inspector-executor__
__static_noise_analysis__
__superblock_scheduling__
__byte_hit_rate__
__energy-delay_product__.
__failure_occurrences__
__testing_efficiency__.
__90nm_technology__,
__lookup_times__
__NoC_designs__.
__soft_error_detection__
__vertically_and_horizontally__
__modulation_techniques__.
__SEU-tolerant__
__optimistic_concurrency__
__distributed_RC__
__telecom_systems__
__giga-scale__
__run-time_overhead__,
__single-Vdd__
__low-power_mode__
__nanometer-scale_devices__
__manufacturing_cost__,
__digital_CMOS_circuits__
__proportional_increase__
__code_modifications__.
__guardband_reduction__
__cycle_counts__.
__block_level__.
__thickness_range__
__chip_yield__.
__Current_parallelizing_compilers__
__instructions-per-cycle__
__memory_cell_array__
__fingerprint_authentication__
__scan_chain__,
__superscalar_microprocessor__
__parameter_selections__
__CMOS_transconductor__
__maximum_average__
__topology_generator__
__IR_drop_analysis__
__coding_gain__,
__matrix_form__.
__compact_MOSFET__
resequencing-and-__output_buffer__
__signal_switching__
__block-cyclic_data__
__coarser_granularity__
__passive_filter__
__reconfigurable_computing_platforms__
__virtual_reconfigurable_circuit__
__Battery_lifetime__
__nanometre__
__error_tolerances__
__heterogeneous_processors__,
__Erasure_coding__
__absolute_relative_error__
__near_optimal__,
__vertical_interconnects__
__decompression_algorithm__
__regular_logic__
__delay_line__.
__dual_ported__
__processing_overhead__,
__network_attached_storage__
__CML_buffers__
__high-voltage_electric__
__analog_to_digital_conversion__
__disk_writes__
__disk_write__
__production_cycle__
__CC-NUMA_multiprocessors__.
__leakage_reduction_techniques__
__active_leakage_power__
__independent_circuit__
__video_signal_processor__
__Dimensional_analysis__
__TPC-H_queries__
__constant_node_degree__
"__brute_force__"
__real_estate__.
__Wave-pipelined__
__fault_condition__
__fail-stop_failures__
__Power_supply_noise__
__0.25-μm__
__Thermal_analysis__
__dataflow_architectures__.
__global_router__,
__architectural_configurations__.
__adiabatic_logic__.
__Modern_embedded_systems__
__unroll-and-jam__
__wireless_transceivers__
__energy_harvesting_devices__
__software_prefetching__.
__wiring_cost__
__Xilinx_4000__
__power_envelope__
__Look_Up_Table__
__logic_optimization__,
__operating_speed__.
__hardware_emulation__.
__Results_showing__
__DLL_based__
__Bose-Lin__
__instruction_cache_performance__
__MIPS_R10000__
__XML_filtering__.
__low-power_design__,
__thread_mapping__
__drowsy_cache__
__negligible_performance_penalty__.
__runtime_adaptive__
__modern_GPUs__.
__spare_nodes__
__high-performance_microprocessors__,
__parallel_asynchronous__
__ultra_high-speed__
__global_wires__.
__SRAM_cell_design__
__leakage_constraints__
__future_nanoscale__
__clock_deskew__
__processor_allocation_strategies__
__atomic_instructions__
__wafer_dicing__
__arbitration_algorithms__
__processor_simulator__.
__dynamic_partial_reconfiguration__.
__dependability_and_performability__
__spectral_purity__
__SoC_bus__
__pipelined_scheduling__
__Redundant_via_insertion__
__concurrent_accesses__
__main_memory_databases__
__RAID_Level_5__
__turn_around_time__
__complexity_grows__
__dual_quad-core__
__SMP-aware__
__partition_sizes__
__SoC_test_scheduling__
__hybrid_circuits__
AB__^2__
__Circuit_partitioning__
__corner_cases__.
__Maze_routing__
__gm-C__
__placement_policies__
__TSMC_0.18__
__speculative_storage__
__tape_drive__
__gate_current__
__strong_inversion__
__Board-level__
__2.6_GHz__
__Chip_Multi-Processors__
__moduli_set__.
__transient_power__
__variable-precision__,
__motion_estimation_architecture__
__device_physics__
__extremely_low_power__
__arithmetic_unit__,
__system's_robustness__
__error_correction_capability__.
__power_attacks__.
__bond_pad__
__embedded_DRAM__.
__wire-bonding__
__fault_analysis__,
__600_MHz__
__data_storage_systems__.
__long_BCH__
__macromodeling_techniques__
__dynamically_allocated_objects__
__quality_loss__.
__anisotropic_conductive_film__
__read-optimized__
__SRAM_designs__.
__processor_registers__
__hot_carrier_effects__
__format_conversion__,
__one-time_pad__
__equal_error_rate__.
__thermal_effect__
__low-radix__
__superscalar_architectures__.
__circuit_tuning__
__parasitic_bipolar__
__Area_minimization__
__memory_cost__,
__fractional-N_PLL__
__body-biasing__
__cache_optimization__.
__programmable_gain_amplifier__
__SNOW_2.0__
__end-around_carry__
__hybrid_circuit__
__thickness_variation__
__HSPICE_simulation__.
__SRAM_designs__
__CMOS_technologies__,
__assignment_strategy__.
__mechanical_components__,
__deadline_miss_rate__
__wirelessly_powered__
__Dynamic_thermal_management__
__configuration_overhead__.
__CMOS_current__
__thermal_sensor__.
__instructions_per_second__
__pseudorandom_number_generators__,
__embedded_SRAM__.
__speed_limits__
__voltage_domains__
__multiple_input_signature_register__
__LDPC_decoder_design__
__anti-aliasing_filter__
__doubly_linked_lists__
__NoC_performance__
__carrier_frequency__,
__through_silicon_vias__
__input/output_operations__
__huge_overhead__
__short-circuit_power_consumption__
__bridging_fault_simulation__
__portable_parallel__
__Steiner_tree_algorithm__
__incremental_update__.
__NUMA_systems__.
__pipe_networks__
__short_circuits__
__fragment_shaders__.
__sparsely_interconnected__
__retention_latches__
__Finite_state_machine__
__drive_circuit__
__circuit_families__
__random_accesses__.
__detailed_routing_algorithm__
__runtime_parallelization__
__ambient_vibration__
__independently_controlled__
__multiprocessor_configuration__
__dynamic_load_balancing_scheme__
__embedded_compression__
__Dual_Rail__
__locking_overhead__
__CMOS_amplifier__
__bus_structure__.
__binary_arithmetic__
__RF_power_amplifiers__
__test_technique__,
__stress_level__
__stateful_operators__
__localize_faults__
__low_power_designs__
__skew_compensation__
__Lustre_file_system__
__digital_video_broadcast__
__random_generators__
__Software_implementations__
__operational_transconductance_amplifiers__
__analytical_placer__
__multicore_nodes__
__thread_migration__,
__floating-point_division__
__synthesized_circuits__.
__substantially_reduced__,
__parametric_failures__
__high_performance_computing_platforms__
__test_facility__
__PC_clusters__,
__arbitrary_faults__.
__lock_based__
__kernel_extension__
__power-proportional__
__ultra_fast__
__data_volumes__.
__dot_product__.
__single_and_double_precision__
__complexity_reduction__,
__self-resetting_stage_logic__
__victim_net__
__code_sections__.
__thermal_environment__.
__parallel_prefix_adders__
__transition_delay_fault_coverage__
__equivalent_circuit_models__
__cluster_file_systems__.
__state_encoding__.
__subthreshold_and_gate_oxide__
__net_routing__
__Montgomery_multiplication_algorithm__
__intermediate_storage__.
__interconnection_delays__
__component_level__.
__loop_based__
__mathematical_expression_recognition__
__voltage_profile__
__A_12__
__PE_array__.
__Special_purpose__
__battery_lifetimes__
__ray-tracing_algorithm__
__based_design__.
__parallel_speedups__
__computational_workload__
__tolerating_multiple__
__bus_synthesis__
__MPI_collective__
__processing_element__.
__channel_length__.
__dependent_operations__.
__FDDI_network__
__DNA_probe__
__operand_isolation__
__integrity_monitoring__
__page_replacement_algorithm__
__parallel_jobs__,
__clock_tree_construction__
__a_4__-__core_CMP__
__Mb/s__,
__GVT_computation__
__GSM/GPRS/EDGE__
__Application-Specific_Integrated_Circuits__
__dynamically_reconfigurable_processors__.
__symbolic_factorization__
__mismatch_errors__
__dynamic_dependence__
__periodic_update__
__per_packet__,
__RNS_arithmetic__
__constant_multipliers__
__modulo_2n-1__
__DSP_circuits__
__DCT_and_IDCT__
__JPEG_encoding__
__ternary_CAM__
__stress_tests__.
__high_performances__.
__signed_digits__
__multithreaded_execution__.
__mesh_connected__
__penalty_incurred__
__flexible_configuration__,
__reduced_bandwidth__
__code_duplication__,
__thin-film_transistors__.
__optically_reconfigurable_gate_arrays__
__FinFET_circuits__
__epoch-based__
__MPEG_RVC__
__multiprocessor_performance__
__printed_circuit_board__.
__false-alarm__
__DSP_kernels__
__signal_delay__.
__digital_VLSI_circuits__.
__thermal_balancing__
__exploits_locality__
__biquad_filter__
__victim-aggressor__
__floating-point_calculations__
__massively_parallel_SIMD__
__variation-aware_timing__
__bus_invert__
__SPEC2K_benchmarks__
__UltraSPARC_III__
__Memory_performance__
__context_switch_overhead__
__software_solution__,
__efficient_hardware_implementation__.
__floating_mode__
__wireless_network_simulation__
__medical_tests__
__post-bond__
__NAS_parallel_benchmarks__
__SIMD_vector__
__self-clocked__
__code-copying__
__early_release__
__reducing_code_size__
__high_performance_graphics__
__Montgomery_multiplication__.
__wavelet_image_compression__.
__object-based_storage__
__code_duplication__.
__Linux_PC__
__width_ratio__
__cache_coherence_schemes__
__peak_current_and_power__/ground
__Itanium_processor__
__spare_cells__.
__survival_rate__
__cube-connected__
__working_hours__.
__runtime_complexity__.
__Matrix_multiplication__
__MCNC91_benchmark__
__electrical_interconnect__
__ASIC_chips__
__low_update_rates__,
__insertion_rate__
__communications_overhead__
__DSP_platform__
__standard_CMOS__.
__entropy_coder__.
__gang_scheduling__.
__functional_redundancy__
__fixed_point_arithmetic__
__orders_ofmagnitude__
__non-recurring_engineering__
__fine-grain_multithreading__
__relative_placement__
__high_acceleration__
__DSP_implementation__.
__subthreshold_CMOS__
__area_efficiency__,
__embedded_processor_cores__.
__extremely_costly__.
__table_entries__.
__Chandy-Misra__
__USB-based__
__desktop_workstations__
__disk_striping__
__video_codecs__,
__highly_parallel_architecture__
__N-modular_redundancy__
__gigascale_integration__
__attached_processor__
__intensive_task__
__CMOS_VLSI_chip__
__long-latency_loads__
__soft-core_processors__
__Low_noise__
__submicron_technology__.
__highly_scaled__
__datacenter_network__
__target_bit-rate__
__hardware_contexts__,
__minimal_communication__
__Redundancy_Addition_and_Removal__
__defect_densities__,
__SRAM_arrays__.
__important_factors__.
__policy_optimization__.
__physical_address_space__
__spot_defects__.
__transparent-scan__
__unknown_output_values__
__automatic_test_pattern_generation__.
__thin-film_multijunction_thermal__
__negative_bias__
__nonvolatile_memories__.
__aggressive_scaling__
__hybrid_FPGA__
__BiCMOS_process__
__synchronous_circuit__
__skew_variability__
__Lustre_file_system__.
__nanowire-based__
__IC_testing__.
__fibre_channel__
__IC_layout__.
__Test_cost_reduction__
__general-purpose_microprocessors__
__cell_flipping__
__register-renaming__
__average_power_saving__
__minimum_latency__,
__pre-characterization__
__100_Mbps_Ethernet__
__Altera_Stratix_II_FPGA__
__die_temperatures__
__combinational_benchmark_circuits__.
__low_costs__,
__open_standard__.
__printed_wiring_boards__
__dual-core_processor__
__buffered_tree_construction__
__leakage_power_optimization__
__standard-cell-based__
__gate_arrays__,
__Asynchronous_design__
__workload_partitioning__
__WLAN_application__.
__varying_speed__
__personal_workstation__
__space_compaction__
__L1_cache__,
__standby_leakage_current__
__parasitic_extraction__.
__power/ground_networks__
__DVS_processor__
__bipolar_circuits__.
__Double-gate__
__x86_processors__
__Test_pattern_generation__
__clocking_schemes__.
__bus_transaction__
__area_cost__,
__copper_wires__
__completed_jobs__
__laid_out__,
__emulation_platform__
__shared_resource_contention__
__cycle-accurate_simulation__,
__Chip_Multi-Processor__
__single-electron_tunneling__
__FPGA_configurations__.
__device_degradation__
__signal_distortion__.
__interconnection_structures__.
__operating_temperatures__.
__MCNC_benchmarks__,
__test_structures__,
__post-silicon_validation__,
__AHB_bus__
__related_costs__.
__active_mode__.
__cache_miss_ratios__
__DSM_technologies__.
__true_random_number_generators__
__temperature_aware__
__routability-driven_placement__
__battery-aware_task_scheduling__
__experimental_evaluation_confirms__
__area-delay_product__
__word-lengths__
__Graphene_nanoribbon__
__defect_site__
__RTL_VHDL__
__sub-millisecond__
__Through_Silicon_Vias__
__main_storage__.
__parameterized_interconnect__
__mask-programmable__
(__Flash_Translation_Layer__)
__shared_memory__)
__block_cleaning__
__production-run__
__test_phase__.
__non-volatile_RAM__
__highly_optimized_code__
__routing-table__
__high_sampling_rate__
__fuel_consumption__,
__job_completion_times__
__low_noise__.
__multi-core_platform__.
__relative_error__,
__precedence_relations__,
__optical_wireless_links__
__larger_datasets__,
__explicit_synchronization__.
__routing_topologies__.
__event_coded__
__synthesizing_circuits__
__current_mode_logic__
__fault-locating__
__numerical_routines__
__embryonic_array__
__mode_control__
__terminal_controller__
__column_store__
__main_body__
__microprocessor_based__
__multi-level_memory_hierarchies__.
__hardware_pipeline__
__Pixel-Planes__
__pseudoexhaustive_test__
__heavily_optimized__
__fragment_shaders__
__streaming_algorithms__,
__mixed-signal_and_RF__
__comparator_design__
__compute-intensive_tasks__
__internal_faults__.
__Boolean_equations__,
__combinational_benchmark_circuits__
__electrical_simulation__.
__Hash_function__
__huge_data_sets__,
__fault_resilient__
__hierarchical_testability__
__JPEG2000_encoder__.
__analog_components__.
__hierarchical_test_generation__
__minimal_overhead__,
__embedded_RAMs__
__carry_save_adder__
__Fault_location__
__simultaneous_connections__.
__switched_capacitor_circuits__.
__BIST_technique__.
__Boundary_scan__
__circuit_board__.
__pseudo-deterministic__
__error_checker__
__memory_explosion__
__attracting_attention__.
__resource-constrained_embedded_systems__.
__wireless_transceiver__.
__single-threshold__
__ground_bounce__.
__rated_speed__.
__interconnect_lines__.
__inductance_modeling__
__circuit_testing__
__high_defect_densities__
__mixed_integer_linear_programming__.
__supply_voltage_variations__
__cryptographic_application__
__MCNC_benchmark_circuits__,
__frame_synchronization__.
__Temporal_partitioning__
__fault_detection_latency__.
__fault_secure__
__Test_access__
__mixed-signal_integrated_circuits__.
__MIPS_architecture__
__scan-cell__
__digital_controlled__
__single-poly__
__power_supply_voltage__.
__root-mean-squared__
__transition_counts__
__low_voltage__.
__temperature_sensitivity__
__IP-based_designs__
__pipeline_stage__.
__very_low-voltage__
__soft-error_tolerance__
__physical_design_flow__.
__bus_contention__.
__ILLIAC_IV__
__injected_noise__
__signature_analyzer__.
__self_checking__
__vector_compaction__.
__low_power_BIST__
__noise_injection__.
__level_simulator__
__pre-_and_post-synaptic__
__Test_vectors__
__concurrent_fault_simulation__.
__fault_set__.
__wide_temperature_range__
__instruction_duplication__
__deeply_scaled__
__test_stimulus__.
__Yield-aware__
__successfully_fabricated__
__floating_point_units__
__messaging_overhead__.
__DVFS-enabled__
__high_false_positive_rate__.
__look_up_tables__
__scan_shifts__.
__bus_length__
__accelerator-based__
__parallel_fault_simulation__
__error_correcting_code__.
__VLIW_machines__
__IC_interconnect__
__cache-coherent_shared-memory__
__software_synthesis__,
__NAND-type_flash_memory__
__encoding-decoding__
__digital_circuit__,
__modern_FPGA_devices__
__remains_unsolved__
__RSA_processor__
__automated_sizing__
__interconnection_scheme__.
__main_memories__,
__reduced_substantially__.
__don't-cares__.
__HW/SW_systems__
__consecutive_cycles__.
__modern_data_centers__
__circuit_performances__.
__cell_libraries__,
__low_hardware_overhead__,
__ISCAS-89_benchmarks__
__active_devices__.
__data_path_allocation__
__0.35_&mu__;m
__ISCAS_circuits__.
__VCO_based__
__BIST_circuits__
__pipelined_A/D_converter__
__deep_submicron_technology__
__gigabit_per_second__
__empty_space__,
__memory_faults__,
__module_assignment__
__oscillation-based_test__
__JPEG_compressor__
__transaction_throughput__,
__DSP_systems__,
__digital_microfluidics-based_biochips__.
__multi-DSP__
__2.5-Gb/s__
__test_signal_generation__
__crosstalk_fault__
__deep-submicron_CMOS__
__structural_test__.
__transistor-level_simulations__
__multiple_word-length__
__scan_chain_transitions__
__machine_model__.
__accurately_diagnose__
__untestable_paths__.
__random-pattern-resistant__
__fault_sets__.
__complex_ASICs__
__standard_cell_ASIC__
__VLSI_design_flow__
__power-saving_techniques__
__Java_server__
__skew_scheduling__
__Production_test__
__CMOS_low-noise_amplifier__
__library_characterization__.
__multiprocessor_environment__.
__location_accuracy__,
__reconfigurable_instruction_cell__
__steady-state_and_dynamic__
__high_volume_production__.
__switching_overhead__.
__wire_segments__.
__manufacturing_testing__,
__die-level__
__TI_DSP__
__open-circuit__
__source-drain__
__frequency-independent__
__voltage-frequency_island__
__dual-slope__
__output_voltage__.
__critical_kernels__
__Self-test__
__Multiple_Data__)
__device_parameters__,
__stack_management__
__at-speed_testing__,
__address_decoders__,
__disturb_faults__
__embedded_systems__;
__JPEG_standard__
__instruction_and_data_caches__.
__defect_level__.
__random_jitter__.
__signal_generator__,
__clock_and_data_recovery_circuit__
__causing_excessive__
__Scan_test__
__Satisfiability_Modulo_Theory__
__critical_tasks__,
__phase_detector__.
__Software-defined_radio__
__fabricated_chips__
__test_signal__.
__weakly_programmable__
__host_PC__.
__constraint_driven__
__representative_benchmarks__
__doping_concentration__,
__test_metrics__.
__ILP_solution__
__path_delay_fault_coverage__.
__processor_speeds__,
__VLIW_instruction__
__performance_optimisation__
__SIMD_architecture__,
__low-voltage__,
__regulated_cascode__
__Cache_misses__
__circuit-level_simulation__
__analog_layouts__.
__CMOS_inverters__.
__recurrent_real-time_tasks__
__availability_constraints__
__Cobra-H64__
__868_MHz__
__data-rates__
__sum_bits__
__adder_cells__
__substantially_shorter__
__saturation_region__
__power_droop__
__wavelet_image_coder__
__precharge-evaluate__
__A_4__-bit
__scan_latch__
__bit_per_pixel__
__latch_count__
__wavelet-based_image_compression__
__primary_input_vectors__
__circuit_under_test__.
__test_set_size__,
__Test_Configurations__
__confined_space__
__decreases_linearly__
__online_computation__.
__binary_arithmetic_coder__
ISCAS'__85_benchmark_circuits__.
__minimal_interference__
__test_pattern_generator__,
__soft-error_vulnerability__
__Verilog__-A.
__adaptation_algorithm__,
__acceleration_factors__
__cost_intensive__
__lossless_compression_algorithms__
__automatic_synthesis__.
__testing_frameworks__
__wireless_EEG__
__Ensemble_pruning__
__hypercube_systems__.
__consecutive_transparency__
__LSI_chips__.
__Bellman-Ford_algorithm__.
__telephone_switch__
__reconstruction_accuracy__.
__numerical_robustness__
__mum_CMOS__
__FPGA_prototyping__.
__transistor_stacks__
__spacecraft_formation__
__tetrahedral_strips__
__forward_traversal__
__faster_execution__.
__signal_to_noise_ratios__.
__dynamic_supply_current__
__power_losses__,
__AC_power__
__Cell_Fault_Model__
__Xilinx_Virtex-II_FPGA__
__don't_care_bits__
__software-defined_radios__.
__dB_dynamic_range__
__delta-encoding__
__scan_shifts__
__core_storage__
__DC/DC_converter__
__message-passing_communication__
__operational_parameters__.
__LRU_replacement_policy__.
__modular_robotic_system__
__Maximum_power__
__n-gram_inverted_index__
__wireless_power_transfer__.
__percent_speedup__
__Linux_operating_system__,
__DRAM_refresh__
__dual_supply_voltage__
__index_size__,
__self-testing__,
__RISC_microprocessor__.
__memory_savings__.
__16-bit__,
__carry-skip_adders__.
__carry-lookahead_adder__
__Signature_analysis__
__path-delay_faults__
__interconnect_load__
__performance_and_power_dissipation__.
__buck-boost_converter__
__shared-everything__
__chip_performance__,
__lookups_per_second__
__AURORA-512__
__higher_compression_rates__
__single_scan__
__high-impedance__
__diagnostic_test_sets__
__stuck-fault__
__functional-level__
__launch-off-capture__
__external_tester__
__spectrum_analyzer__.
__normal_operating_conditions__.
__output_voltage_ripple__
__fault_tolerant_APS__
__pseudorandom_testing__.
__parity_bits__.
__0.13µm_CMOS__
__hazard_detection__,
__processor_nodes__,
__smaller_area__,
__analog_testing__
__serial_codes__
__operation-region_model__
__crosstalk_coupling__
__scan-shifting__
__majority_gate__
__compact_test_sets__.
__voltage_stress__
__0.25_µm__
__fault_tolerant_designs__
__external_interferences__
__carry_logic__
__transition_fault_testing__
__voltage_stress__.
__yield_loss__,
__small_buffers__,
__analog_to_digital_converters__.
__dynamic_compaction__
__meander_line__
__Intel_processors__
__threshold_logic_gates__
__fault-coverage__
__forward_body_biasing__
__reliability_constraints__,
__binary_format__
__redundant_disks__
__thermal_energy__.
__functional_broadside_tests__
__core_processor__.
__architectural_solutions__,
__clock-free__
__defect_maps__
__scan_shifting__
__nanometer_scale__.
__bit_cell__
__error_detection_schemes__
__fault_injection_attacks__
__parallel_programming_paradigms__.
__harmonic_currents__
__previously_infeasible__
__reverse_bias__
__disk-oriented__
__hash_joins__
__known_plaintext__
__VM_placement__
__screen_image__
__cellular_array__.
__virtual_function_calls__
__transient_fault_tolerance__
__uniprocessors_and_multiprocessors__.
__lifetime_reliability__.
__software_rejuvenation__,
__pipeline_structures__.
__chip_failures__
__Higher_performance__
__Age_based__
__prefetching_algorithms__.
__Mean_Time_To_Failure__
__message_lengths__,
__particle_strikes__.
__reconfigurable_computing_platform__
__kernel_code__,
__bulk-Si__
__general-purpose_computers__,
__heavy-ion__
__6T-SRAM__
__FFT_core__
__measured_experimentally__.
__coming_years__.
__sorted_runs__
__merge_phase__
__mesh_topology_NoC__
__plant_operation__.
__RTL_circuits__.
__electrical_vehicles__.
__RF_frequency__
__event_execution__.
__load_balancing_middleware__
__high_resolutions__.
__structured_ASICs__.
__FIR_filter_architecture__
__false_match__
__standard_cell_technology__
__measurement_technique__.
__process_plans__,
__parallel-pipeline__
__conflict_miss__
__uniformly_sized__
__power-constrained_test_scheduling__
__host_bus__
__digital_IC__
__voltage-island__
__ripple-carry_adders__
__Incomplete_data__
__geometry_shader__
__solving_linear_systems__
__The_Cell_Broadband_Engine™__
__file_reorganization__
__local_bus__
__rapid_reconfiguration__
__substring_search__
__dual_Vdd__
__PTL_circuits__.
__query_execution_times__
__audio_signal_processing__
__update_period__
__optical_disks__,
__error_correcting_codes__,
__continuous_operation__,
__architectural_synthesis__.
__moderate_cost__
__PCB_design__
__critical_path_analysis__,
__bubble_memories__
__inter-connect__
__IBM_360__
__bus_topology__.
__increased_reliability__,
__multiprocessor_operating_systems__
__highly_parallelizable__,
__high_throughputs__
__multiprocessor_environment__
__garbage_collection_mechanism__
__low_communication_overhead__,
__dense_linear_algebra__,
__control_flow_errors__.
__magnetic_storage__
__code_explosion__
__link-time_optimization__
__c-AOTC__
__preemption_delay__
__Odin_II__
__cost_ratios__.
__life-cycle_costs__
__economically_feasible__.
__10GBase-T__
__coupling_strength__
__free_storage__
__magnetic_film__
__&deg__;C
__circuit_topology__,
__personnel_costs__
__LSI_circuits__
__control_store__.
__fault_detection_rate__.
__communication_characteristics__.
__linear_pipeline__
__event_synchronization__
__massively_parallel_processing__.
__hardware_redundancy__,
(__NS-2__).
__noise_filtering__.
__sliding_window_protocol__
__processor_simulators__.
__instruction_set_simulator__
__cache_simulator__.
__bandwidth_reduction__.
__lines_of_code__).
__FPGA_interconnect__.
__shared_memory_architecture__
__general-purpose_microprocessors__.
__exhaust_emissions__
__BSD_Unix__
__disk_buffer__
__incremental_state_saving__
(__Real-time__
__parameter_combinations__.
__disk_scrubbing__
__compiler_controlled__
__shuffle_operations__
__disk_spin-down__
__SIMD_processors__.
__data_volumes__,
__VLIW_processors__,
__error_detection_latency__
__error_correction_code__,
__MIPS__-like
__test_phase__
(__Short_communication__).
__trace_driven_simulation__.
__thermal_characteristics__
__Binary_translation__
__fully-pipelined__
__transactions_commit__
__lookup-table_based__
__Behavioral_simulation__
__speeded-up__
__code_restructuring__.
__causal_logging__
__computation_costs__,
__bandwidth_improvement__
__threshold_detector__
__False_sharing__
__optical_switches__,
__skilled_forgeries__
__router_buffer_size__
__floating-point_operators__
__floating-point_operation__
__chain_management__
__shared-memory_programming_model__
__slightly_slower__
__memory_architectures__,
__micro-threading__
__schedule_length__,
__observability-based__
__Broadcom__
__utilization_rate__
__successfully_tested__.
__message_driven__
__catastrophic_failure__.
__message_passing_communication__.
__MIMD_systems__.
__block_turbo_decoder__
__turbo_decoders__
__longer_latency__
__speed_improvement__.
__residue_number__
__corpus_size__.
__file_replication_and_consistency_maintenance__
__shared_memory_multi-processor__
__radix-2_signed-digit__
__energy_spent__
__short-path__
__Clock_distribution__
__PowerPC_microprocessors__.
__leakage_power_minimization__
__source-coupled_logic__
__reducing_network_traffic__.
__back_end__.
__synchronous_mode__
__single_strand__
__busy_wait__
__transistor_width__
__Pentium_processor__
__Monte-Carlo_simulations__,
__element_level__.
__optical_buses__
__full_adders__.
__task_processing__.
__based_solution__,
__throughput_optimization__.
__carry_free__
__parallel_query_execution__
__binary_floating_point__
__worst-case_scenarios__.
__parallelization_schemes__.
__Multiple_tasks__
__Interconnection_network__
__Wallace-tree__
__IR_scene__
__recursive_spectral_bisection__
__verification_flow__.
__memory_subsystems__.
__digit-recurrence__
__modeling_issues__.
__Integer_division__
__concurrent_tasks__,
__multiplier_designs__
__floating-point_multiplier__.
__performance_estimates__.
__hypercube_architecture__.
__hierarchical_memories__.
__heterogeneous_multicore_systems__.
__SRAM/DRAM__
__distance_travelled__.
__coarse-_and_fine-grained__
__Data_redistribution__
__wireless_telemetry__
__multiple-clock__
__floating-point_hardware__.
__calibration_effort__
__area-delay__
__package_design__.
__package_design__
__High-radix__
__near_threshold__
__reference_clock__
__recoding_technique__
__medium_range__
__SPEC2000_integer_benchmarks__
__Residue_Number_Systems__
__FinFET_technology__
__manufacturing_facilities__.
__Synergistic_Processor_Element__
__highly_competitive__.
__notoriously_difficult__,
__degrade_performance__,
__transition_sequence__
__oscillatory_behaviour__
__resources_utilization__,
__theoretical_limits__.
__minimal_performance_overhead__
__minimal_performance_overhead__.
__massively_parallel_computer__
__SIMD_processing__
__decompression_unit__
__broadcast_capability__
__high_image_quality__.
__voice_quality_measurement__
__interconnect_delays__,
__zero_skew_clock_routing__
__layout_synthesis__.
__die-stacking__
__quality-control__
__constant_frame_rate__
__HDTV_decoder__.
__diagnostic_accuracy__.
__code_size_minimization__
__embedded_DSP_processors__.
__backward-compatible__
__Design_for_manufacturability__
__CMOS_chip__
__precise_exceptions__,
__structural_transformations__.
__Preliminary_test_results__
/__spl_mu/m_CMOS_technology__.
__phase_noise__,
__trellis_decoder__
__level-clocked_circuits__
__power-driven__
__supply_rails__
__Coarse_grained__
__compiler_development__.
__deep_submicron_CMOS__
__LDO_regulator__
__double-poly__
__hot-electron__
__test_times__.
__radix_converters__
__maintaining_coherence__
__kernel-space__
__SIA_roadmap__
__self-timed__,
__broadband_applications__.
__pressure_measurement__
__microprocessor_chips__
__fine-resolution__
__erroneous_information__
__SRAM-based_Field_Programmable_Gate_Arrays__
__thread_scheduler__,
__Code_size__
__VLIW_compiler__
__multiple_instruction__
__High-performance_and_low-power__
__Instruction_cache__
__turned-off__
__ASIC_implementation__.
__software_thread_integration__
__JPEG_2000_encoder__
__chip_architectures__
__embedded_CPU__
__MP-SOC__
__dataflow_graphs__,
__DSP_chips__.
__bank_locality__
__high-end_processors__
__cost_metrics__,
__SPM_allocation__
__quotient-digit_selection__
__intra-task_dynamic_voltage_scaling__
__code_density__.
__LNS_addition/subtraction__
__critical_regions__,
__density_increases__
__read_and_write__.
__instruction_encodings__
__pipeline_latency__
__quadrature_VCO__
__32-bit_RISC_processor__
__address_buses__,
__nested_loop_programs__.
__flow-graph__
__multiple_clock_domains__,
__programmable_processors__,
__customizable_processors__.
__consecutive_cycles__
__wear-leveling_algorithm__
__flash_memory_storage__
__native_execution__.
__loop_invariant_code_motion__
__task_partitioning__,
__interprocessor_communications__.
__MEMS_devices__,
__application_specific_instruction-set_processors__
__significant_cost_savings__.
__soft_processor__.
__multicore_microprocessors__
__overheads_incurred__
__safety_critical_applications__,
__temporary_arrays__
__injection-locking__
__custom_ASICs__.
__loop-intensive__
__Data_caches__
__dynamic_and_leakage_power__.
__Explicitly_Parallel_Instruction_Computing__
__task_level__,
__65nm_technology__,
__instruction-set_extensions__
__evenly_distribute__
__cost/performance_tradeoffs__
__hardware_reuse__
__clock_signals__,
__numerical_kernels__.
__maximum_power_point_tracker__
__programmable_digital_signal_processors__
__lookup_speed__
__directory_scheme__
__improved_reliability__.
__SSA_elimination__
__lightly_doped__
__consumer_appliances__
__residue_number_systems__.
__carry_propagation__,
__modest_performance_overhead__
__symbolic_methods__.
__adder_cell__
__synchronous_parallel__
__MICAz_motes__
__pulsed-latch__
__cosmic_radiation__
__pipeline_ADCs__
__Modular_multiplication__
__AES_round__
__counterexample_generation__
__memory_consistency_model__.
__relaxed_memory_model__
__active_threads__
__look-up_tables__,
__prototype_board__
__wavefront_array__
__Checkpointing_and_rollback_recovery__
__a_4__-processor
__propagation_phenomena__
__resource_utilizations__
__single-chip_multiprocessors__
__ASIC_design__,
__accurate_estimations__
__identifying_redundant__
__experimentally_investigated__.
__limited_area__
__switched-capacitor_circuit__
__segment_matching__
__SCSI_bus__
__single_bus__
__tunable_filter__
__Multimedia_processing__
__driving_circuit__
__binary_arithmetic_coding__
__runtime_efficiency__,
__collision_rate__,
__partial_match_queries__.
__DCT/IDCT__.
__accurately_quantify__
__software_pipelining_technique__
__optical_receivers__
__low-noise_CMOS__
__Galois_field_arithmetic__
__audio_decoder__.
__timing_variability__
__asymmetric_digital_subscriber_line__
__sensitivity_calculation__
__number_crunching__
__fully_parameterized__
__soft_core_processor__
__add-compare-select__
__battery_voltage__
__function_units__,
__saving_memory__
__number_representation__,
__heterogeneous_multi-processor__
__bits_per_pixel__.
__Clock_buffer__
__arithmetic_components__.
__avoiding_redundant__
__coverage_estimation__
__postprocessing_step__
__hidden-surface__
__neural_stimulator__
__power_consumption_and_delay__
__relevant_events__,
__silicon_micromachining__
__register_sets__
__molecular_computation__.
__Through-Silicon-Via__
__MPEG2_encoder__
__multicore_machines__
__thirty_percent__
__parallel_file_systems__,
__biquadratic_filter__
__multiple_bus__
__parallel_discrete_event_simulations__
__performance_impact__,
__fuzzy_inferences__
__pure_software_implementation__
__operation_shuffling__
__termination_detection__,
__reconfigurable_devices__,
__512_x_512__
__inter-reference__
__heat_flow__.
__performance_characterization__.
__PLL_design__
__FPGA-based_reconfigurable_systems__.
__power-rail__
__custom_memories__
__thin_gate_oxide__
__0.18-um__
__device/circuit__
__manycore_systems__.
__graphic_processing_units__
__IO_performance__
__RF_receiver_front-end__
__medium_to_large_scale__
__allocating_jobs__
__High_Performance_Linpack__
__loop-level_parallelism__
__optical_OFDM__
__NAS_Parallel_Benchmarks__.
__Logic_Elements__
__commodity_clusters__,
__pipelined_functional_units__.
__AES_cryptographic__
__fewer_false_alarms__
__neuromorphic_computing__
__parallel_input/output__
__parallel_compilation__
__decision_making__)
__thermal_isolation__
__queue_wait_times__
38__&percnt__;
__SMP_machine__.
__GPU_implementations__.
__CMOS_fully_differential__
__InAs/GaAs__
__collective_I/O__,
__lithography_simulation__
__LC_oscillators__
__SOI_CMOS_technology__.
__significant_overheads__.
(__ROSE__)
__mesh_architecture__.
__mesh_architectures__.
__Gobelins__
__Gbit/sec__
__compile_time__,
__high_throughput_and_low_latency__.
__geographic_areas__,
__GeForce_8800__
__increase_throughput__.
__check_points__
__write_request__
__data_distribution_strategies__
__component_failure_rates__
__reducing_disk_power_consumption__
__wide-swing__
__Parallel_implementations__
__modern_interconnects__
__Linux_cluster__,
__highly_recommended__.
__dynamic_rescheduling__
__collective_I/O__.
__CPU_chip__
__VLSI_systolic__
__a_10__-fold
__fault_identification__,
__field_multiplications__
__multi-microprocessor__
__generation_phase__.
__coarse-grained_reconfigurable_architecture__.
__current_steering_DAC__
__power_distribution_network__.
__graphics_card__,
__broadband_communications__.
__localized_heating__
__relaxation_oscillator__.
__process_corner__.
__full_adder_cell__
__avoiding_deadlock__
__asymptotic_performance__.
__short_messages__,
__PMOS_transistor__
__digitally-calibrated__
__RF_LDMOS__
__path-delay_fault__
__MHz_bandwidth__
__electrostatic_discharge_protection__
__differential_mode__
__taking_into_account__,
__low_noise_amplifier__.
__CMOS_active__
__6H-SiC__
__NAND_flash_memories__
__memory_cell__,
__low_standby_power__
__charge_pumping__
__electronic_nose__.
__secure_cryptographic__
__modulo_operations__.
__placement_tool__.
__flip_chip_on_flex__
__current_sensing__.
__Miller_compensation__
__gate_oxide_breakdown__.
__spiral_inductors__.
__pipelined_schedule__
__power_networks__,
__SPICE-compatible__
__Nyquist_frequency__.
__quasi-resonant__
__center-stage__
__threshold_logic_gates__.
__digital-analog__
__doping_concentration__
__multimedia_SoC__
__reseeding_technique__
__elliptic_curve_cryptographic_processor__
__virtual_appliance__
__coupled_interconnects__
__threshold_voltages__,
__deep_submicron_circuits__.
__self-compacting__
__XOR_based__
__low_computational_overhead__.
__multi-level_caches__.
__content_addressable_memory__.
__resonant_tunneling_diode__
__frequency_doubler__
__signal_degradation__.
__interconnect_topologies__
__high_performance_microprocessor__
__Design_For_Testability__
__gate_leakage__.
__achieves_higher_throughput__
__oscillation_amplitude__
__poor_accuracy__.
__processing_rates__.
__conflict_misses__,
__power_consumed__
__path_testing__
__heterogeneous_MPSoCs__
__complexity_grows__,
__CMOS_scaling__.
__bandgap_voltage_reference__.
__coarse-grain_parallel__
__Gate_Arrays__
__circuit_level_techniques__
__stencil_computations__,
__ASIC_technology__.
__sense_amplifiers__.
__ultra-scale__
__multi-core_designs__
__nanoscale_circuits__
__First_In_First_Out__
__CMOS_ring_oscillator__
__alpha-beta_search__
__Unix_file_systems__
__cell_layout__,
__curvature-compensated__
__double-sampled__
__integration_density__.
__reduced_memory_requirements__
__accurate_modeling__.
__probabilistic_quorum_systems__
__analog_portion__
__OS/VS2__
__integer_motion_estimation__
__short_intervals__
__comparator_circuits__
__virtual-machine__
__shadow_driver__
__transition_times__,
__voltage/frequency_scaling__
__heap_size__.
__Japanese-English_translation__
__VLSI_arrays__.
__register_renaming__.
__equivalence_checker__.
__partial_redundancies__
__binary_translator__
__thrown_exceptions__
__cost_and_power_consumption__,
__1024-point_FFT__
__content_addressable_memories__.
__state-saving__.
__speculative_threads__,
__generating_test_vectors__
__media_processor__
__reducing_power_consumption__,
__current_microprocessors__.
__executed_atomically__
__Chien_search__
__during_high-level_synthesis__
__application's_working_set__
__wire_bonding_process__
__CADENCE__
__highly_associative_caches__,
__ultra_deep_sub-micron__
__metal_lines__
__care_bit__
__prime_generation__
__Intel_Core2__
__logic_styles__.
__IP_protection__.
__DSP_blocks__
__hearing_aids__,
__source_degeneration__
__outer_level__
__soft_error_rates__,
__biomedical_implants__.
__short-lived_objects__
__distributed_shared-memory_systems__.
__sequential_access__,
__fan-out__,
__layout_optimization__,
__readout_architecture__
__interconnect_optimization__.
__flash_ADC__.
__temperature-sensitive__
__based_designs__.
__schedule_lengths__.
__wide_dynamic_range__.
__RISC_architectures__.
__An_ultra-low_power__
__electromagnetic_radiation__,
__Test_compression__
__long_life__,
__Welcome_Message__.
__consistent_checkpointing__
__telecom_systems__.
__Pre-layout__
__modern_parallel_computers__
__Bit_rate__
__switch_boxes__.
__speedup_and_scaleup__
__read_requests__,
__table_generation__
__test_compression_environment__.
__CMOS_LNA__.
__delay_insensitive__
__extraction_tools__.
__extra_effort__.
__dynamic_test_compaction__
__general-purpose_processor__,
__tag_arrays__
__NoC-based_MPSoCs__
__pin_electronics__
__post-silicon_debug__
__Thermal_effects__
__thermal_model__.
__automotive_application__
__Rail-to-rail__
__semi-floating-gate__
__four-quadrant_analog__
__scatter/gather__
__early-phase__
__wafer_testing__.
__data-dominated_applications__.
__static_random_access_memories__
__IEEE_1149.1_boundary_scan__
__incremental_placement__.
__wire_connections__
__test_power_reduction__.
__scan-based_testing__,
__CMOS_receiver__
__detecting_memory_leaks__
__Timing-driven_placement__
__Java_Optimized_Processor__
__SC_filters__
__sleep_states__.
__FM_demodulator__
__NoC_simulator__
__thermal_runaway__.
__digital_PLL__
__router_buffers__.
__multi-programmed_workloads__
__Insertion_Policy__
__Theoretical_analysis__,
__automatic_layout_generation__
__crosstalk_elimination__
__interconnect_circuit__
__loop_interchange__,
__low-footprint__
__computational_simulations__.
__binary_instrumentation__.
__negligible_area_overhead__
__independent-gate__
__LUT-based_FPGA_technology_mapping__
__irregular_codes__.
__multi-context_FPGA__
__Turbo-Codes__
__ladder_filter__
__isosurface_visualization__
__transition_test__
__write_cache__.
__wind_farms__
__packet_classifiers__.
__one-sided__,
__wideband_speech_coding__
__Torus_Ring__
__loop_iteration__.
__non-zero_clock_skew__
__hardware_modification__.
__attain_higher__
__peak_power_estimation__
__self_repair__
__PLD_architecture__
__add/subtract__
__DRAM_bandwidth__
__considerable_performance_gains__
__data_redistribution__.
__VDD__,
__moderate_length__
__cache_port__
__spend_significant__
__instruction_TLB__
__code_layout__
__IC_technology__,
__test_generators__,
__dense_wavelength_division_multiplexing__
__Propagation_delay__
__reticle_floorplanning__
__reduced_power_dissipation__
__layout_aware__
__redundant_representation__.
__low-level_parallelism__
__high_speed_processing__
__pipelined_computers__
(__static_and_dynamic__)
__compiler_based__
__IIR_filters__,
__reference_locality__,
__design_validation__.
__carbon_emissions__.
__device_sizes__.
__disk_subsystems__
__reluctance_extraction__
__quantum_wire__
__mem-_ory__
__clock_meshes__
__real-time_video_processing__.
__B-link_tree__
__low_memory__,
__free-list__
__placement_flow__.
__subjective_visual_quality__.
__code_positioning__
__bit_count__
__ACM/SIGDA__
__use-cases__,
__terahertz_imaging__
__orders_of_magnitude_faster__,
__proving_safety__
__transistor_counts__,
__re-_quires__
__ISCAS_89_benchmarks__
__Delaunay_mesh_generation__
__transactional_memories__.
__impressive_speedup__
__direct-mapped_caches__.
__host_interface__
__coarse_quantization__
__instruction_dispatch__
__elliptic_curve_cryptosystem__.
__short-channel_effect__
__high_coding_efficiency__.
__per_thread__,
__HW/SW_co-simulation__
__air-cooled__
__steady-state_operation__.
__annual_growth__
__runtime_errors__,
__process_capability_index__
__IBM_System_z9TM__
__IBM_System_z9__
__directed_random__
__peripheral_interface__
__hole-injection__
__heterogeneous_multiprocessor_systems__
__static_voltage__
__exhaustive_key_search__.
__glass-ceramic__
__deep_sub-micron_technologies__
__field_multiplication__
__compact_size__,
__inter-processor_communication__,
__pattern_history_table__
__silicon_oxynitride__
__low_supply_voltages__.
__fully-associative__
__non-scan_DFT__
__issue_queue_design__
__control_circuit__.
__anti-messages__
__modern_embedded_processors__
__buffered_crossbar_switch__.
__virtually_addressed__
__loop_overhead__
__exploit_thread-level_parallelism__
__threaded_code__
__cache-to-cache_transfers__
__Aggressive_technology_scaling__
__instruction_windows__
__migratory_sharing__
__normal_functioning__
__very_large-scale_integrated__
__utilization_factor__
__throughput-driven__
__average_error__.
__initiation_interval__
__QoS_based_resource_scheduling__
__true_positives__,
__MILP_formulation__.
__voltage_scaled__
__power-line__
__power_amplifier__,
__transaction_processing_workloads__.
__decreasing_feature_size__
__complex_SoCs__.
__scan_slices__
__extend_battery_life__
__transaction_level_models__.
__GPU_platforms__.
__voltage-controlled_oscillator__.
__0.18µm_CMOS_process__.
__hit_rates__.
__set-associative_caches__,
__functional_tests__,
__diagnostic_resolution__,
__satisfiability-based__
__BLEU_points__
__bi-section__
__increasing_design_complexity__,
__Ball_Grid_Array__
__combinational_logic_circuits__,
__process-variation__
__transfer_characteristic__
__twisted-bundle__
__multithreaded_code__.
__termination_provers__.
__dual_supply_voltages__.
__quadrature_mixer__
__three_decades__.
__SAT-solver__.
__real-time_disk_scheduling__
__comparably_small__
__data_parallel_programs__
__PIM_architecture__
__control_mode__,
__fairness_metric__
__query-evaluation__
__parallel_ray_tracing__
__fault_tolerance_capability__
__MPEG-4_video_decoding__
__core_wrapper_design__
__iSCSI_target__
__Cluster_OpenMP__
__crosstalk_reduction__.
__TFlop/s__
__Work-stealing__
__load_capacitance__.
__topography_variation__
__fault_insertion__
__dynamically-allocated__
__portable_checkpointing__
__superscalar_machine__
__array_privatization__
__high_throughput_rate__
__NFA-based__
__fault_detection_coverage__
__global_deadlocks__.
__server_class__
__linear_algebra_kernels__
__SIMD_type__
__reversible_logic_synthesis__.
__bus_faults__
__multi-proxy_multi-signature_scheme__
__SRAM_cell__,
__program_graph_nodes__
__custom_circuits__.
__Decoupled_Software_Pipelining__
__code_layout_optimizations__
__polynomial_computations__
__bit-vector_arithmetic__
__byte_errors__
__numerical_properties__,
__CC-NUMA_systems__
__dynamically_reconfigurable_FPGAs__
__intercluster_communication__
__embedded_processor_architectures__
__R-type__
__instruction_folding__
__per-formance__
__industry_standard_benchmark__
__applied_directly__,
__cross-producting__
__0.18_mum_CMOS__
__tile_size_selection__
__cache_replacement__,
__training_speed__,
__software_prefetching__,
__Rijndael_algorithm__
__sufficient_parallelism__.
__compressed_bitmaps__
__misprediction_rates__
__refresh_rates__
__run_time_overhead__.
__smaller_area__.
__load/store_unit__
__array_&_pointer__
__elastic_pipeline__
__parallelization_overhead__
__processor_register__
__per_formance__
__many-core_processor__.
__bias_circuit__
__parallel_multiplier__.
__storage_optimization__
__branch_behavior__
__transistor_scaling__
__voltage_sags__.
__leakage_power_estimation__
__non-contiguous__,
__Mbit/s__,
__noise_figure__,
__tree_size__,
__in-circuit_emulator__
__hierarchical_interconnection_network__
__independent_instructions__.
__potable_water__
__45nm_technology__.
__metal_fill__
__Barrier_synchronization__
__mispredicted_branches__.
__small_caches__,
__reversible_logic_implementation__
__Soft_error_rate__
__output_driver__
__error_traces__.
__WPAN_applications__.
__power_usage__,
__outer_loops__
__adder_trees__
__volume_production__
__HDL_simulation__
__hardware/software_partition__
__dynamic_binary_rewriting__
__3.2_Gbps__
__exploiting_ILP__
__signal_integrity_analysis__
__module_placement__.
__matrix_transposition__.
__guard-banding__
__random_logic__.
__source_code_modifications__
__CMOS_operational_amplifier__
__Circuit_level__
__deadlock_recovery__.
__MIMD_computers__.
__wafer-level_testing__
__tightly_coupled_multiprocessors__.
__array_computations__
__dummy_metal__
__Scratchpad_memory__
__voltage_waveforms__
__vector_accesses__
__million-gate__
__diagnosis_capability__
__parallel_platforms__,
__checkpointing_and_rollback__
__reasonable_effort__
__homogeneous_multiprocessor__
__high-performance_computing_platforms__.
__abort-on-fail__
__multi-site_testing__
__processor_locality__
__low_latency_and_high_bandwidth__.
__gate-level_circuits__
__higher_speedups__
__compression_function_evaluations__
__word_sizes__.
__SRAM_stability__
__communication-intensive_applications__
__instruction_redundancy__
__solid_state_disks__.
__emulation_framework__
__total_jitter__
__microprocessor_designs__,
__reliable_computing__.
__Intel_iPSC/2_hypercube__
__single-instruction-multiple-data__
__semiconductor_devices__,
__jump_pointer__
__instruction-set_extensions__.
__finite_field_multipliers__
__message-passing_machines__
__radix_sort__,
__DMA_transfer__
__supply_voltage_scaling__.
__ALU_design__
__variation_sources__.
__bus_architectures__.
__network-on-chips__.
__OS_scheduler__
__loop-carried_dependencies__.
__compute_cluster__
__Sun_Enterprise__
__thermal_characterization__
__single-chip_multi-processor__
__process_parameter_variations__,
__signal_flow_graphs__
__wirelength_minimization__.
__0.13_&mu__;m
__HPC_architectures__
__parallel_FFT_algorithm__
__late-stage__
__network_computers__
__loop_and_data_transformations__.
__storage_subsystems__.
__reducing_leakage__
__longest-prefix_matching__
__instruction_fetch__,
__variability-driven__
__CELL_processor__
__arithmetic_bit_level__
__highly_optimized__,
__simulation_methodologies__.
__task_schedulers__
__branch_instruction__.
__latency_bounds__.
__Parametric_yield__
__VLSI_processor_array__
__today's_commodity__
__sequentially_executed__
__MicroElectroMechanical_Systems__
__Java_card__
__soft-error_rates__
__poses_great_challenges__
__crossbar_array__
__ideal_speedup__
__OpenSolaris__
__virtual_addresses__.
__main_storage__,
__interconnection_architecture__,
__network_of_workstations__,
__future_CMPs__.
__LUT_based__
__multiprocessor_tasks__
__leakage-saving__
__Flex_Power_FPGA__
__island-style__
__Mbps__)
__pipelined_instruction__
__SC_circuits__
__FPGA-based_embedded_systems__.
__DSP_functions__
__parallel_prefix_computation__
__reuse_opportunities__.
__cache_access_latency__
__remains_unaffected__.
__swap_operations__
__partial_reconfigurability__
__low_runtime_overhead__
__ILP_processors__
__ZigBee_standard__
__virtual_address_space__,
__BBN_Butterfly__
__directory_protocol__
__modest_sized__
__SMP_nodes__,
__Software_prefetching__
__organic_thin-film_transistors__
__benchmark_codes__.
__deeply_embedded_systems__
__efficient_recovery__
__parallelizing_loops__
__WSN_platform__
__special_hardware_support__
__parallel_query_processing__.
__locking_overhead__.
__control_flow_prediction__
__photovoltaic_cells__
__Advanced_control__
__research_compiler__,
__extra_processors__
__executed_instructions__,
__larger_problem_sizes__
__executing_program__.
__snooping_protocols__
__imprecise_computations__
__transient_hardware_faults__.
__asymptotically_fast__
__compute_clusters__,
__Prolog_execution__
__instruction_cache_misses__.
__modern_graphics__
__intensive_workloads__.
__cache_pollution__.
__register_sets__.
__fixed-point__,
__temporal_granularity__
__gate_density__
__multiple_issue__,
__hard_real-time_embedded_systems__.
__Latency-insensitive_design__
__fine_and_coarse_grain__
__clustered_VLIW_processor__
(__HW-SW__)
__dynamically_reconfigurable_embedded_systems__.
__Critical_path__
__parallelization_strategy__.
__bus_scheduling__
__profiling-driven__
__modern_embedded_systems__,
__Optimizing_communication__
__exploiting_instruction-level_parallelism__
__SPEC_2000_benchmarks__.
__modern_VLSI__
__register_allocations__
__sensor_platforms__,
__synchronous_dataflow_graphs__
__band_limited__
__custom_designs__
__intra-mode__
__application-specific_customization__
__memory_location__,
__shared_buses__.
__Hardware-software__
__media-processing__
__data_flow_graph__.
__instruction_set_processor__.
__reduced_energy__
__pack_instructions__
__retargetable_compilation__
__SIMD_instruction__
__buffer_capacities__.
__pause_times__,
__stored_energy__
__battery-powered_embedded_systems__.
__frequency_scaling__,
__address_mapping__.
__workload_assignment__
__transaction-level_model__
__MPSoC_designs__.
__runahead_execution__.
__pipelined_reconfigurable__
__NAND_flash_memory__,
__wiring_complexity__.
__Cycle-accurate__
__physical_placement__
__log-structured_file_systems__
__failure-rate__
__hierarchical_architectures__.
__concurrent_requests__.
__clustered_processors__
__virtual_memory_support__.
__high_hit_rates__
__metal-insulator-metal__
__detection_probability__,
__POSIX_threads__.
__cube_computation__
__megabytes_per_second__
__fatal_errors__.
__important_benefits__:
__detailed_execution-driven__
__machine_configuration__.
__Intel_Core_2_Duo__
__achieving_speedups__
__figures_of_merit__,
__wire_area__
__garbage_collection_overhead__
__multi-threaded_applications__,
__bounded_buffer__
__high-mix__
__redundant_threading__
__Redundant_Arrays_of_Inexpensive_Disks__
__transistor_size__
__high_defect_rates__
__particle_sizes__
__silicon_defects__
__atomicity_violation_bugs__
__side-chain_packing__
__normal_cases__,
__input_rate__.
__state-table__
__GPUs_using_CUDA__.
__CPU_core__.
__Radeon__
__GPU_kernels__
__multiple_GPUs__.
__root_computation__
__allotted_processors__.
__ring-oscillator__
__electric_network__
__optical_interconnection__
__local_disk__.
__register_operands__
__dictionary-based_code_compression__
__switching_theory__.
__profile_guided__
__dynamic_optimizers__
__bandwidth-efficiency__
__digital_filters__,
__ionizing_dose__
__alphabet_size__,
__worst-case_lookup_time__
__sufficiently_low__,
__desktop_machines__.
__cluster_management_tool__
__Parallel_scheduling__
__cache_subsystem__
__single_precision__.
__SPARC__.
__memory_cache__
__memory_caching__
__prediction_table__
__Restricted_Data_Flow__
__Verilog_HDL__,
__thermal_equilibrium__
__Easily_testable__
__magnetic_disks__,
__host_processor__.
__Cray_XD1__.
__Cray_XT3__
__HPC_workloads__.
__measurement_accuracy__,
__An_analytical_performance_model__
__semiconductor_lasers__
__N-body_simulation__.
__distributed-memory_computers__.
__pointer_intensive__
__fetch_bandwidth__.
__list_operations__
__binary-search__
__high_processing_speed__.
__multiple_instruction_stream__
__application_suite__.
__SMP_architectures__
__65_nm_CMOS__
__IP_core_design__
__wiring_density__
__source_code_analysis__.
__job_mixes__
__Array_redistribution__
__LRU-SP__
__criticality_analysis__
__timing_parameters__.
__SGI_Power_Challenge__
__input_ports__,
__embedded_microprocessors__,
__residual_faults__
__single-switch__
__rear-end__
__small-scaled__
__Efficient_implementation__
__I/O_intensive_applications__.
__electric_and_magnetic_fields__
__processing_speeds__,
__real-time_stereo_vision__
__peak_load__.
__Memory_consumption__
__consecutive_versions__
__hardware_performance_counters__,
__heterojunction_bipolar_transistors__
__microstrip_patch_antenna__
__point_to_point_communication__
__computation_load__.
__development_cycles__,
__associative_processor__
__digital_signal_processor__,
__hard-_ware__
__synchronization_events__.
__systolic_architecture__.
__Silicon_Graphics__,
__interpolant_generation__
__serial_interface__.
__reconfigurable_device__
__Reconfigurable_logic__
__parallel_multifrontal__
__interconnect_resistance__
__digital_ICs__,
__carry_chains__
__performed_independently__.
__software_pipelined_loop__
__transmission_capacity__.
__temporal_partitions__
__matrix-vector_multiply__
__high-speed_routers__
__Handoff_latency__
__scatter_operations__
__constant_multiplier__
__particle_graphics__
__multi-byte__
__page_level__
__iterative_decoder__
__data_flow_architecture__
__small_volume__
__digital_clock__
__decoding_algorithms__,
__coherent_caches__.
__platform_based__
__CM-5__,
__million_lines_of_code__,
__NUMA_systems__
__parity_blocks__
__cached_data__,
__MATLAB_based__
__recovery_point__
__heat_sink__.
__filter_taps__.
__high-concurrency__
__buffer_memory__.
__block_reordering__
__storage_arrays__
__crypto_chip__
__wave_pipelining__.
__incorrect_behavior__
__sub-nanosecond__
__unacceptably_large__
__rake_receiver__
__resource-usage__
__load_instructions__,
__write-buffer__
__bit_multiplier__
__arithmetic_instructions__.
__synchronization_costs__.
__coherence_controller__
__computing_machines__,
__DVS_scheduling__
__error-propagation__
__DPA_resistant__
__saving_space__
__exploiting_thread-level_parallelism__
__logical_effort__.
__wire_capacitance__
__input/output_devices__,
__iPSC/860__
__inter-chip_communication__
__delay-insensitive_circuits__
__1.8_V__,
__circuit_implementations__.
__precise_interrupts__.
__write_buffers__.
__circuit_netlist__
__logic_minimizer__
__FIFO_buffers__.
__average_and_worst_case__
__executed_instructions__.
(__Instructions_Per_Cycle__)
__energy_budgets__
__low_power_circuits__.
__circuit_verification__
__voltage_emergencies__.
__multiple_processor_systems__.
__domain_decomposition_strategy__
__current_mode_signaling__
__elliptic_curve_cryptography__,
__cache_line_sizes__
__optimizing_energy_consumption__
__MIP_solver__
__control_software__,
__tightly_coupled_multiprocessor__
__helper-objectives__
__branch_misprediction_penalty__.
__double-buffering__
26__&percnt__;
23__&percnt__;
__thin-oxide__
__early_termination__.
__branch_outcomes__
__SimpleScalar_tool_set__.
__layout-based__
__Taylor_Series_Method__
__capacitor_arrays__
__Ethernet_interface__
__incremental_collector__
__register_tiling__
__hash_operations__.
__Coordinated_checkpointing__
__performance_monitoring_unit__
__floating-point_operations_per_second__
__iPSC/2_hypercube__
__multifrontal_solver__
__pipeline_processing__.
__media_applications__,
__asymptotic_speedup__
__GFLOP/s__
__fine-grain_parallelism__,
__shared_memory_multiprocessor_systems__
__SIMD_machines__.
__MasPar_MP-1__,
__OCR_accuracy__
__single_cluster__
__scaling_effects__
__distribution_format__
__instruction_fetch_unit__
__acceleration_structures__,
__unified_architecture__,
__infrastructure_requirements__
__processing_architecture__,
__Intel_Paragon__.
__preemptive_real-time_systems__.
__Binary_search__
__CMP_cache__
__BLAS_operations__
__Performance-aware__
__CMP_platforms__.
__point_multiplication__.
__distributed_memory_multicomputers__.
__Wisconsin_Wind_Tunnel__
__transputer_network__.
__SNR_scalable__
__wall-clock_execution__
__frequency_bins__.
__test_architecture__,
__primary_or_secondary__
__modern_superscalar_processors__
__multi--chain_prefetching__
__photonic_NoC__
__array_regrouping__
__two-level_cache_hierarchy__
__offers_great_flexibility__
__secondary_storage_device__
__nested_parallel_loops__.
__memory_conflicts__.
__High-speed_processing__
__short-read_sequencing__
__bit-saving__
__garbage_collections__
__address_generation__,
__mitigation_schemes__
__code_design__,
__memory-intensive_workloads__.
__hot-spot_traffic__.
__longest_prefix_match__
__watermarking_systems__
__RF_MEMS_switches__.
__Newly_developed__
__diminishing_returns__,
__trace-driven_cache__
__multi-level_caches__
__cellular_computing__
__shared_memory__;
__CPU_version__
__SEU_hardened__
__Single_Input_Change__
__tracer_driver__
__radix-2_FFT__
__Performance-oriented__
__TPC-D__
__load_balancing_strategies__,
__extra_hardware__,
__bug_location__
__cache_replacement_scheme__
__atomic_operation__
__join-order__
__cache_thrashing__
__IBM_7090__.
__flash_memory_SSD__
__stop/go__
__excessive_overhead__.
__verification_tests__.
__gate_driver__
__budgetary_constraints__.
__hardware_performance_monitoring__
__0.13-μm__
__significance_level__.
__inspection_interval__
__timing-dependent__
__output_power__,
__single_chip__,
__read_operation__,
__signal-to-noise_ratios__,
__high_throughputs__.
__guest_OSes__
__easily_detected__,
data-__packet-flow__
__fast_mode_decision_algorithm__
__I-O__
__Compound_TCP__
__biomedical_signal_processing__.
__compo-_nents__
__general-purpose_computation__
__torus_topology__
__signal_processing_circuits__
__meeting_deadlines__.
__memory_manager__.
__software_development_costs__.
__simple_cell__
__delay_buffer__
__Scalable_packet_classification__
__library_cells__.
__simultaneously_switching__
__wiring_complexity__
__VHDL_designs__
__total_power_dissipation__.
__compaction_techniques__.
__deep_submicron_designs__.
__test_pattern_set__
__optimized_code__,
__transportation_times__
__high_speeds__.
__layout_synthesis__,
__intra-die_process_variations__
__compression_performances__
__micro_controller__
__semiconductor_device__.
__average_case_behavior__
__linear_placement__
__Xilinx_ISE__
__manufacturing_testing__.
__low-Vdd__
__baud_rate__
__saturation_effects__.
__Input_vector_control__
__return_path__,
__timing_model__,
__gate_oxide_leakage__
__maximum_energy_savings__
(__dynamic_voltage_scaling__)
__layout_area__.
__AMBA_AHB__
__dynamic_speed_scaling__
__graph-search_algorithms__
__multilevel_circuits__.
__aggressive_technology_scaling__,
__Advantages_include__
__image_compression_algorithms__.
__fixed-point_arithmetic__,
__computationally_extensive__
__data_converters__,
__molecular_switches__
__high_performance_architectures__.
__CC-NUMA_multiprocessors__
__segmented_channel_routing__
__judiciously_chosen__
__voltage_fluctuations__
__multiprocessor_systems-on-chip__.
__datapath-intensive__
__based_designs__
__gate-length__
__transition_coverage__.
__delay_test_generation__.
__million_nodes__,
__congestion_estimation__.
__worst_case_constant__
__critical_nets__.
__slew_rate__,
__distributed_memory_multiprocessors__
__processor_platform__
__SDF_graphs__
__Field_programmable__
__high-speed_routers__.
__force_directed__
__intensive_computation__.
__macro-cells__
__distortion_rate__
__area_utilization__,
__cache_configuration__.
__layout_area__,
__multiple_phases__.
__capacitance_matrix__
__layout_regularity__
__MLP-aware__
__regular_fabrics__.
__critical_timing_paths__
__memory_access_latency__,
__counting_Bloom_filter__
__addressable_memory__
__power_supply_variations__.
__output_port__.
__burst_errors__,
__SPEC2000_benchmarks__,
__physical_failures__
__data-cache__
__iterative_array__
__standard_cell_layouts__
__conditional_branches__,
__systolic_architectures__.
__optimizing_power_consumption__
__circuit_block__,
__basic-block__
__micro-probing__
__pipelined_interconnects__.
__intra-die_variations__.
__die_level__
__DSP_software__
__turbine_generator__
__post_layout__
__interconnect_lengths__.
__optical_transmission_systems__.
__CMOS_chips__
__memory_intensive_applications__.
__temperature_sensitive__
__detectable_faults__.
__parameter_variability__
__Globally_Asynchronous__,
__wire_widths__,
__reliability_issues__,
__ITRS_roadmap__
__modern_designs__,
__resistance_and_inductance__
__skin_effect__
__response_compactor__
__NoC_links__
__soft_core__
__random_process_variations__
__manufacturing_yield__,
__testability_properties__
__sub-picosecond__
__drain_voltage__
__Boolean_comparison__
__bipolar_devices__.
__ASIC_synthesis__
__custom_logic__
__95th_percentile__
__SoC_interconnect__
__redundant_number_systems__
__sizing_technique__
__L1-L2__
__high-performance_applications__,
__prefix_expansion__
__0.5-µm__
__RHU__
__serial_computers__
__vector_supercomputers__,
Pentium__&reg__;
__earliness-tardiness_penalties__
__digital_watermarks__.
__field_programmable_gate_array__.
__cutoff_frequency__.
__JPEG2000_image_coding__
__loop_parallelism__.
__mg/L__
__interconnect_load__.
__BCD_adders__
__sparse_matrix_operations__.
__Buffer_minimization__
__switching_delay__.
__acceleration_engines__
__ILP_solver__,
__resistive_network__
__main_memory_database_systems__
__FPGA_circuit__
__CMOS_programmable__
__signal_probabilities__.
__Register_renaming__
__Congestion_reduction__
__single_processor__.
__cache_replacement_policy__.
__shared_L2__
__memory_technology__,
__Beowulf_cluster__.
__rail-to-rail_input__
__logic_circuit_design__
__clustered_VLIW_processors__
__innermost_loops__
__SAT_Modulo_Theories__
__return_address_stack__
__general_purpose_processor__.
__current_mismatch__
__Kilo-instruction__
__Kilo-instruction_processors__
__Reed/Solomon__
__assignment_strategies__,
__ultra-sensitive__
__energy-inefficient__
__irregular_topology__
__Cache_miss__
__RAM_cells__
__inter-PE__
__large_open_source_projects__
__interconnect_sizing__
__finer_granularity__,
__heavy_workload__
__active_inductors__.
__hit-rate__
__individual_cores__,
__deep_submicron__,
__dynamically_allocated__,
__Performance_results__,
__SOC_testing__.
__gapped_alignment__
__programmable_gate_array__
__SGI_Altix_4700__
__instruction_set_computer__
__datapath_design__
__soft-macro__
__digit_number__
__processor_virtualization__
__thousand_lines_of_code__
__memory_bottleneck__.
__programmable_vertex__
__interface_circuit__.
__ULSI_circuits__.
__power_loss__.
__adaptive_bandwidth_control__
__embedded_chip_multiprocessors__.
__resource_saving__
__base_rate__
__molecular_dynamics_code__
__probabilistic_diagnosis__
__parallel_processing_systems__,
__gate_sizes__,
__iterative-improvement__
__full-wave_rectifier__
__error_concealment__,
__carbon_nanotubes__,
__state_corruption__
__layout_tool__
__switching_mode__
__memory_contention__,
__output_transition__
__frequency_coefficients__
__average_waiting_times__
__routing_area__.
__Sun_Sparc__
__cyclic_combinational_circuits__
__Gb/s/pin__
__register-constrained__
__effectively_utilized__.
__mode_operation__.
__logic_transformations__.
__readily-available__
__highly_imbalanced__.
__triple-band__
__redundant_computation__,
__efficient_hardware_implementation__
__global_routers__.
__input_queuing__
__pseudoexhaustive_testing__
__vector_processing__,
__Nanometer-scale__
__reliability_problems__,
__CATNIP__
__promising_research_direction__
__low-power_low-noise__
__structural_symmetry__
__x86_binaries__
__multimedia_extension__
__negligible_performance_degradation__
__fanout_optimization__.
__Application_Specific_Instruction-set_Processor__
__global_register_allocation__.
__low-cost_testers__
__Itanium®__
on-__chip_area__
__cache_access_latency__.
__multicomputer_interconnection_networks__.
__performance_and_code_size__.
__power_consumption_reduction__.
__branch_misprediction_penalty__
__variable_sizes__
__shared_memory_architectures__,
__message-passing_applications__.
__silicon_on_insulator__
__shared-memory_multiprocessor__,
__minimum_energy_consumption__,
__shrink-wrapping__
__online_compression__
__phase_detectors__.
__loop-carried_dependences__.
__wirelength_minimization__
__multiple-Vdd__
__single-chip__,
__full-chip_gridless__
__detailed_router__.
__loop_accelerator__
__flash_drives__
__Efficient_implementations__
__texture_mapping_hardware__
__0.18-µm_CMOS_process__.
__acceptable_limits__
__word_sizes__
__actual_measurements__,
__synchronous_stream_cipher__
__circuit-under-test__
__cryptographic_software__
__multiple_clock_cycles__.
__digital_signal_processing_algorithms__.
__MIMO_decoder__
__silicon_neuron__
__thread-safe__,
__instruction_set_processor__
__wire_bonds__
__SRAM-based_field_programmable_gate_arrays__
__DC-DC_switching__
__management_techniques__,
__LAPACK_routines__
__instruction_issue__.
__data_plane__.
__middle-scale__
__loop_back__
__chip_planning__
__MP3_audio__.
__address_bus__.
__tri-gate__
(__very_long_instruction_word__)
__2D-DWT__
__bootstrapped_switch__
__strained-Si__
__data_cache_prefetching__
__custom_designs__.
__core-based_systems__
__field-programmable_gate_arrays__,
__voltage_follower__
__high_parallelism__.
__dark_silicon__
__sporadic_server__
__working_frequency__.
__literal_circuit__
__sequential_circuit_fault__
__heat_dissipation__.
__UWB_transceiver__
__multiplier_blocks__.
__plane_sweep_algorithm__
__distributed_interactive_simulations__.
__input_operands__.
__multiple_modes__,
__ring_structure__.
__super_fast__
__procrastination_scheduling__
__hot-carrier__
__buffer_insertion_and_wire_sizing__
__Quake_III__
__FPGA-based_designs__.
__tedious_and_time_consuming__
__wire_sizing__,
__wire_tapering__
__driver_resistance__
__Preemptive_scheduling__
__active_threads__.
__test_relaxation__
__sequential_logic_optimization__
__van_der_Waals_forces__.
__pipelined_analog-to-digital_converter__
__buffer_block_planning__
__high-end_microprocessor__
__blade_servers__
__gracefully_degradable__
__representative_benchmark__
__frequency_multiplier__
__partitioning_technique__,
__thermal_gradients__.
__weighted_bipartite_matching__
__supply_variations__
__unexpected_delays__
__fairly_close__
__fewer_errors__,
__data-dependent__.
__independent_recovery__
__software_simulators__,
__latency-insensitive_systems__.
__CUDA_compatible__
__CLB_architecture__
__Internet-like_topologies__
__training_times__.
__UWB_transmitter__
11__&percnt__;
__lesser_power__
__subthreshold_SRAM__
__added_bonus__
__local_store__,
__priority_packet__
__high_frequencies__,
__local_store__.
__motion_JPEG__
__net_buffering__
__peak_temperature__.
__completion_rates__.
__rapid_prototyping_platform__
__significantly_lower__.
__reliability_improvements__
__instrument_control__
__stuck-at_fault_coverage__,
__phase-change_memories__.
__Intel_IXP2400__
__UHF_band__
__MSample/s__
__application_kernels__.
__defect_types__.
__test_schedules__.
__double-balanced__
__reducing_communication_overhead__.
__microarchitectural_redundancy__
__multi-cycle_paths__
__0.18_um_CMOS__
__external_pins__
__Grey_forecasting_model__
__Parity_prediction__
__erroneous_outputs__
__dual_threshold_voltage_assignment__
__frequently_reused__
__FPGA_board__,
__hybrid_parallelization__
__scratch-pad_memory__.
inter-__SMP_node__
__average_clustering_coefficient__
intra-__SMP_node__
__straight-forward__,
__pedestrian_movement__
__power_optimizations__.
__CMOS_charge_pump__
__high_linearity__.
__transconductance_amplifiers__
__Hitachi_SR8000__
__multicore_hardware__
__visibility_computation__,
__Verilog_hardware_description_language__
__memory_intensive__.
__compensation_filter__
__silicon_debug__,
__hot_carrier_injection__
__convergent_speed__.
__multi-processor_scheduling__
__interconnect_capacitance__.
__global_exploration__.
__microprocessor_architecture__.
__benchmark_suite__:
__disk_files__.
__PLL_design__.
__Tree_exploration__
__path_selection_strategy__
__two_tier__
__network-on-chips__
__delta_modulator__
__coefficient_multipliers__.
__higher-precision__
__pairwise_sequence__
__CUDA-compatible__
__false_conflicts__
__complex_systems__-on-a-chip
__transaction_commits__,
__percentage_points__,
__CMOS_chip__.
__register_cache__
__micro-processor__.
__self-purging__
__Clock_mesh__
__Behavioral-level__
__disk_caching__.
__numerical_programs__,
__self-checking_circuits__.
__net_list__
__dual_phase__
__private_L2_cache__
__communication_routines__
__bridge_fault__
__optimistic_simulator__
__delay_calculations__
__Accurate_modeling__
__DNA_sequence_alignment__
__graphics_processor_units__
__behavioral_diversity__
__integer_transform__,
__fault_handler__
__bank_conflicts__.
__hierarchical_designs__
__scratchpad_memory_management__
__exponentiation_algorithm__,
__runtime_scheduling__
__IP_cameras__
__hearing_aid__.
__zero_overhead__
__Thumb_code__
__distributed_memory_machine__.
__long_latency_instructions__
__National_Semiconductor__
__hypercube_multiprocessors__
__differential_attacks__
__voltage_supplies__
__multicore_computing__.
__rotational_energy__
__Frequency_planning__
__operating_voltage__.
__0.18_um__
__fewer_iterations__,
__packet_throughput__.
__Algebraic_codes__
__tape_storage__.
__off-chip_buses__
__large-scale_parallel_machines__
__fitness_evaluations__,
__chip_pins__
__power_management_policies__,
__peripheral_device__
__processor_designs__,
H.__264/AVC_intra-frame__
__vehicle-routing__
__storage_facilities__.
__dynamic_analyses__.
__channel_estimation_accuracy__
__feature-rich__,
__small_write__
__reduced_area__.
__LSI_chip__
__small_size_and_low__
__hard_wired__
__memory_requests__.
__Post-routing__
__SRAM_circuit__
__miss_ratios__,
__sampling_switch__
__power_management_schemes__.
__LRU_buffer__
__modest_overhead__.
__voltage_assignment__.
__hardware_units__.
__solid-state_disks__.
__bit_patterns__.
__optical_lithography__
__deblocking_filter_architecture__
__Verilog_simulation__
__compressed_files__
__two_thirds__
__open_faults__,
__advanced_microprocessors__
__Reducing_leakage_power__
__processor_chip__.
__processor-based_systems__
__design_space_explorations__
__dynamically_scheduled_processor__
__FPGA_power_reduction__
__100nm_technology__.
__transition_fault_model__.
__working_modes__
__multiprocessor_system-on-chip__.
__MPICH-G2__.
__reconfigurable_cores__
__silicon_devices__.
__memory_overflow__.
__rotating_magnetic__
__manufacturing_test__,
__supply_voltage_assignment__
__multiple_parameters__,
__secret_image_sharing__.
__NS-2_simulations__
__block_buffering__
__internal_buffers__.
__fault-tolerant_computers__.
__compiler_generated_code__
__special_purpose__,
__watermarking_methods__.
__interpretive_simulation__.
__bus_architectures__,
__runs_faster__,
__modern_VLSI_designs__,
__generating_high_quality__
__hybrid_circuits__.
__distributed_sparing__
__language_implementation__,
__voltage/frequency_levels__
__inductive_effect__
__test-chip__
__multicomputer_architecture__
__PCD++__
__considerable_speedups__
__deployment_density__
__instruction_encoding__.
__DC-DC_conversion__
__level_shifting__
__single-thread_performance__,
__inductor_current__
__graphics_processor__,
__high_electron_mobility_transistors__.
__memory_pressure__,
__switch_port__
__state_reduction__,
__memory_capacities__
__cache-coherency__
__vector_machines__,
__function_inlining__,
__garbage-collection__
__thread_parallelism__
__body_biases__
__fetch-and-add__
__single-board__
__microarchitectural_simulation__
__digital_still_camera__
__end-around-carry__
__micro-programmed__
__remote_memory_access_latency__
__iterative_schemes__.
__bit-width_optimization__
__tiled_loops__
__memory_access_instructions__
__stencil_computations__
__toroidal_networks__.
__fail_maps__
__input_vector_monitoring_concurrent_BIST__
__source_follower__
__direct-mapped_instruction__
__deadlock_prevention__,
__Circuit_performance__
__numerical_function_generators__
__Dynamic_branch_prediction__
__0.35-µm__
__thermal_shock__
__maximize_parallelism__
__hyperelliptic_curve_cryptosystem__
__bit_width__.
__conflicting_design_requirements__
__heterogeneous_registers__
__LUT_cascades__
__shared_memory_multiprocessor_systems__.
__latch_circuits__
__DVS_algorithm__,
__shared_heap__
__superscalar_machine__.
__low-resistivity__
__processor_interconnection__
__mixed-signal_ICs__
__polymorphic_circuits__
__central_composite__
__two-part_tariff__
__link_utilizations__
__MOSFET_devices__
__recovery_block_scheme__
__dielectric_films__
__processor/memory_performance_gap__
__HW/SW_partitioning__,
__1000Base-T__
__polymorphic_gates__
__500-MHz__
__sampling_instant__.
__IC_layouts__.
__wafer-scale_integration__
__heat_dissipation__,
__Pb-free__
__Program_performance__
__extreme_temperatures__.
__analog_hardware__
__magnetic_tunnel_junction__
__VLSI_structures__
__ASIC/SoC__
__flip-chip_design__.
__loop_shifting__,
__0.18-µm__
__IBM_POWER4__
__transient_errors__,
__Blue_Gene®/L__
__coupling_mechanisms__
__DEC_VAX__
__mouse-pointing__
__cycle-accurate__,
__cache_kernel__
__fitness_calculation__,
__working_set_sizes__
__coherence_directory__
__differential_power__
__nonlinear_effects__.
__management_strategy__,
__warm_up__
__multiple_instruction_streams__
__CMOS_microprocessor__
__completely_decentralized__.
multi-__clock_cycle__
__network_bandwidths__,
__programmer_errors__
__phase_change_memories__.
__signal_distortion__,
__testing_embedded_cores__
__multi-port_memories__.
__memory_device__.
__pseudorandom_numbers__,
__optimistic_simulation__.
__arbitration_protocols__
__network_adapter__.
__execution_profile__.
__optimal_sizing__
__incurs_overhead__
__based_scheduling_algorithm__
__programmable_GPU__
__operating_speed__,
__pre-execution__,
__Image_processing_applications__
__LRU_replacement__.
__transistor_stacks__.
(__Electronic_Design_Automation__)
__hierarchical_compaction__
__plasma_simulations__
__fault_simulator__,
__thermal_gradient__.
__loop_cache__
__isochronic_fork__
__redundant_disk_arrays__.
__partial_and_dynamic_reconfiguration__.
__LRU_replacement__,
__coverage_requirement__
__erase_operation__
__dBc/Hz__
__a_level__-by-level
__ternary_content_addressable_memory__
__barges__
__IC_designs__,
__speculative_evaluation__
__pipeline_ADC__.
__Bridging_fault__
__conventional_caches__.
__RISC_machines__
__read_misses__.
__signalized_intersection__
__Alpha_21164__
__Crosstalk_analysis__
__Relevant_features__
__obstacle-aware__
__Instruction_set__
__instruction_criticality__
__clock-tree__
__error_detection_codes__.
__transient_detection__
__accurate_power_estimation__
__image-reject__
__interconnect-driven__
__helper_threading__
__semicustom_design__
__control_flow_paths__.
__object_inlining__,
__pass_transistors__,
__encryption_standard__
__monolithic_CMOS__
__branch-predictor__
__body_voltage__
__200_MHz__.
__variation_tolerance__
__antenna_patterns__
__perceptron_predictor__.
__tertiary_memory__
__gate_driving__
__Incremental_updates__
__Design_flow__
__dependence_cycles__
__address-generation__
__ARM_processor__.
__parallel_join__
__electrical_signals__.
__significant_improvement__,
__ultra-reliable__
__sample_rate__,
__rechargeable_battery__
__server_machines__.
__sparse_matrix_computation__
__manufactured_chip__
non-__contiguous_allocation_strategies__
__wave-shaping__
__conditional_behaviors__
__lifetime_estimation__
__maze_routing_algorithm__
__platform-based_SoC__
__Firebird__
__Optimistic_synchronization__
__bit-serial_architecture__
__low_memory_cost__
__distributed_RAID__
__scaled_down__.
__sequential_ATPG__.
__frequency_domains__
__programmable_BIST__
__intelligent_signal_processing__
__chip-package_co-design__.
__IBM_Blue_Gene__
__trace_cache__,
__inter-wire_coupling__
__linear_analog_systems__.
__crosstalk_avoidance__.
__reconfigurable_processing_unit__
__Cray_XT3__.
__productivity_improvement__,
__sub-word_parallelism__.
__redundancy_management__
__research_compiler__.
__update_policy__,
__dynamically_reconfigurable_logic__
__branch_instruction__,
__page_protection__
__sensitizable_paths__.
__defect_injection__
__significant_power_reduction__.
__reconfigurable_FPGA__
__multi-GPU__
__RAID5_disk_arrays__
__small_delay__.
__large-scale_parallel_applications__
__reversible_logic_synthesis__
__resource-intensive__.
__low-density_parity-check_code__
__mean-time-to-failure__
__hardware_encryption__
__generalization_property__.
__large_sizes__,
__multiprocessor_computers__.
__reference_pictures__.
__file_cache__.
__Programmable_logic_arrays__
__low-level_image_processing__.
__IP_core__,
__numerical_computing__,
__Critical_area__
__GNU_Scientific_Library__
__RC_networks__.
__list_processor__
__FPGA/ASIC__
__Dynamic_Voltage_Frequency_Scaling__
__superscalar_processor_performance__.
__multiprocessor_SoCs__.
__crashed_process__
__dynamically_reconfigured__.
__frequency-directed_run-length__
__buffer_control__,
__FPGA_floorplanning__
__hypercube_multicomputers__
__shared_queues__.
__coverage-probability__
__error_correcting_capability__
__system's_behavior__.
__screening_strategies__
__hardware_reuse__.
__high_ILP__
__NoC_interconnect__
__near-optimality__.
__signature_monitoring__
__pin_constraints__.
__test_set_compaction__.
__programmable_logic_devices__,
__logic_families__.
__subthreshold_leakage__,
__serial_link__.
__fault_detection_mechanism__
__index_pruning__
__exploration_techniques__.
__test_program_generation__
__sequential_circuit__,
__narrow_width__
__scan_compression__.
__loop_scheduling__,
__fine-tuning__,
__processor_pipeline__.
__twig_join_algorithms__
__root-mean-square_error__
__NFS_protocol__
__global_interconnect__.
__Program_restructuring__
__run-time_parallelization__
__clinical_diagnostics__,
__floating-point_computations__,
__redundant_tests__.
__real-world_workloads__
__dynamic_energy__.
__Structured_ASICs__
__&Sgr__;__&Dgr__;
__output_pins__
__adaptive_biasing__
__fault_masking__,
__sizing_and_buffer_insertion__
__memory_allocations__,
__lower_supply_voltages__,
__one-way_hash_function__,
__single-ported__
__energy_consumed__,
__ultra-low_voltage__
__power-delay-area__
__ASIC_designs__,
__point-of-view__.
__message_buffering__
__unoptimized_code__
__biometric_matching__
__scan_compression__
__Power-delay__
__conventional_architectures__,
__FinFET-based_SRAM__
__fabric_speedup__
__efficient_transmission__
__gain_cell__
__regular_section__
__system-level_power_management__
__scaling_down__,
__Apache_Tomcat__
__million_gate__
__chip_failures__.
__software-implemented_fault_injection__
__°C__,
__history_buffer__
__main_memory_compression__
__180-nm__
__metal_filling__
__transient_analysis__,
__message-passing_multicomputers__.
__multiple_levels_of_parallelism__
__variability-tolerant__
__frequency_dependent__.
__round-off-errors__
__launch_off_shift__
__load_instructions__.
__long_latency_operations__
__partial_schedules__.
__automatic_test_equipment__.
__limited_memory_resources__
__helper_threads__.
__subthreshold_leakage__.
__signal_integrity_analysis__.
__baseband_signal_processing__
__replacement_schemes__
__Design_diversity__
__frame_drop__
__cache-coherent__,
__GSM/WCDMA__
__instruction-fetch_bandwidth__
__power_supply_lines__
__efficiently_supported__.
__BCD_adder__
__wire-length__,
__redundancy_addition_and_removal__.
__sort-last_parallel_rendering__
__Clock_skew_scheduling__
__table_scans__
__diagnosis_methodology__.
__Data_migration__
__Synopsys_Design_Compiler__
__message_passing_libraries__.
__early_fault_detection__
__electrical_masking__
__binary_tree_architecture__
__improved_scalability__.
__shortest-delay__
__Dynamically_reconfigurable_hardware__
__Continuous-time_Markov_chains__
__redundant_nodes__.
__active_flows__.
__IXP2400_network_processor__.
__distributed_memory_platforms__.
__protection_circuit__
__node_merging__
__extra-stage__
__Front_Side_Bus__
__based_designs__,
__non-preemptive__.
__N-body_simulations__
__differential_logic__.
__leakage_reduction__,
__Mach_numbers__
__0.18\mu__
__WIP_level__
__high_temperature__,
__on-chip_bus__.
__32nm_CMOS__
__test_escapes__
__microprocessor_designers__
__reference_trace__
__comparatively_small__.
__efficient_asynchronous__
__yield_improvement__,
__Bit-Parallelism__
__circuit_level__,
__product_improvement__
__loop_overhead__.
__parallel_job_scheduling__.
__optimal_clock_period__
__MPP_systems__
__interleaved_memories__
__power_conversion_efficiency__
__analog_front_end__
__conversion_gain__
__Huffman_tables__
H.__264/AVC_video_encoder__
__optimistic_parallel_discrete_event_simulation__
__chemical_mechanical__
__consecutive_executions__
__manual_tuning__.
__verification_efforts__.
__micro_power__
__heterogeneous_cluster__.
__dynamic_thermal_management__.
__MPEG_decoder__
__parallel_I/O__,
__packers__,
__linear_array__.
__multithreaded_workloads__
__Multiprocessor_System-on-Chips__
__relaxed_memory_consistency_model__
__maximum-likelihood_decoding__.
__heterogeneous_multiprocessor_architectures__.
__Aggressive_prefetching__
(__Integrated_Circuit__)
__visible_artifacts__.
__short_channel_effect__
__Stream_programming__
__Simultaneous_Multi-threading__
__heterogeneous_multi-core__
__noticeable_improvement__
__computational_clusters__,
__extracting_parallelism__
__block_lengths__
__bulk_synchronous__
__Single_Program_Multiple_Data__
__solid_state_disks__
__input_impedance__,
__diffracting_trees__
__data_access_locality__
__GRAPE__.
__multiple_constant_multiplications__.
__greatly_simplified__,
__forecast_uncertainty__
__IO_subsystem__
__disk_power_management__.
__capture_power_reduction__
33__&percnt__;
__latency_tolerance__.
__hardware_threads__.
__high_speed_memory__
__SSL_protocol__
__simulation_code__,
__month_period__,
__clock_phase__
__timing_analyzers__
__market_capitalization__
__yield_prediction__.
__bounding_technique__.
__standard_CMOS_technology__,
__fine-grain_communication__
__shared-memory_parallel__
__HDL_synthesis__
__higher_clock_rates__
__high_performances__,
__cache_thrashing__.
__hardware_monitor__
__address_generators__
__Global_interconnect__
__desktop_processors__
__power_overhead__,
__ISCAS_benchmarks__.
__a_4__-fold
__nanoscale_memory__
__Through-Silicon_Vias__
__RNS_based__
__Intel_Atom__
__analog_to_digital_converter__.
__alpha_particles__.
__InfiniBand_cluster__.
__parametric_yield_prediction__
__topological_order__.
__parametric_yield_estimation__
__idle_processors__.
__reliability_considerations__
__state_holding_elements__
__fault_detection_latency__
__video_quality_degradation__.
__cache_locality__,
__high_robustness__.
__high_clock_frequencies__
__parallel_moves__
__silicon_devices__
__embedded_RAM__
__private-cache__
__effectively_suppressed__
__pessimism_reduction__
__failed_disks__.
__body-biased__
__diagnostic_technique__
__technology_progresses__
__multiprocessor_simulations__
__triple-modular_redundancy__
__embedded_memory_arrays__.
__closed_form_equations__
__a_12__-node
__read_performance__,
__continuous-time_filters__.
__test_stubs__.
__massively_parallel_supercomputers__.
__transistor_threshold_voltage__
__active_element__
__critical-path_delay__
__gate-delay__
__elevated_temperature__
__tuning_strategies__
__neural_modelling__
__primary_inputs_and_outputs__
__Quantum_key_distribution__
__leakage_power_consumption__,
__BIST_schemes__.
__Design_validation__
__programmable_interconnects__
__nonlinear_loads__
__stack_machine__
__instruction_reissue__
__Altera_Stratix_II__
__embedded_microprocessor__,
__parallel_volume_rendering__
__fault_detection_and_recovery__.
__high_data_throughput__.
__switch_blocks__.
__scan_architecture__.
__high-resolution_color__
__single_event_transients__
__CAM_based__
__prefetching_techniques__,
__associative_cache__
__code_scheduling__.
__identical_circuits__.
__identical_circuits__
__rotating_registers__
__multicore_CPUs__,
__instruction_reordering__
__cache-miss__
__significant_speedup__.
__multi-context_FPGAs__.
__high_defect_densities__.
__Passive_testing__
__burst_error_correcting__
__soft_error_susceptibility__
__soft_faults__.
__testability_improvement__
__thermal-safe__
__reducing_power_dissipation__
/__spl_mu__/
__communication_transceivers__.
__Programmable_logic__
__scan_shifting__.
__fewer_switches__
__single_error_correcting__
__switch_design__.
__scalar_values__.
__threshold_voltage_control__
__refresh_rate__.
__linear_phase_detector__
__logic_unit__
__decoding_method__.
__and_vice_versa__)
__bus_drivers__,
__shot_noise__,
__testable_path_delay_faults__
__pattern-matching_engine__
__programmable_logic_cores__.
__multi-core_systems__,
__fault_conditions__,
__equivalent_gates__
__CAD_flow__,
__conventional_counterpart__
__digital_chips__.
__energy-recovering__
__area_minimization__,
__bus_utilization__,
__multi-core_microprocessors__.
__redundancy_schemes__,
__reconfigurable_accelerators__
__stuck-at-faults__
__backbone_size__
__timing_mismatch__
__configurable_processors__,
__highly_reliable__.
__pre-fetching__,
__Low_Noise_Amplifiers__
__path_properties__,
__older_generation__
__test_circuit__,
__frequency_domain_analysis__.
__improve_throughput__.
__DRAM_interface__.
__DSP-oriented__
__multiplier_generator__
__parity_bits__,
__LI-BIST__
__underutilized_resources__
__fault_tolerant_schemes__
__Single-bit__
__low_depth__
__the_Stanford_FLASH_Multiprocessor__.
__data-parallel_applications__,
__digital_correction__
__digital_finite_impulse_response__
__Compiler_techniques__
__SEU_fault__
__NoC_links__.
__control-flow_intensive_behavioral_descriptions__.
__procedure_cloning__
__single_error_correction__
__array_layout__
__cache_line__,
__message-passing_and_shared-memory__
__early-life__
__data_retention_faults__
__backing_store__.
__clock_selection__,
__basic_block__,
__file_cache__,
__scanline_algorithms__
__gate_dielectric__.
__compiling_techniques__
__register_banks__.
__SPECint2000_benchmarks__
__instruction_scheduler__.
__commodity_graphics_processing_units__
__super-linear_speedups__
__hydraulic_pressure__
__bus_traffic__,
__space_savings__.
__VLIW_machines__.
__Pre-execution__
__AES-192__,
__network_construction__,
__garbage_collection_overhead__,
__Specially_designed__
__flash_memory_storage_systems__.
__huge-capacity__
__Athlon_64__
__sampling_frequency__,
__power_delivery__,
__pre-computation__,
__theoretic_analyses__
__computation_load__,
__commodity_microprocessors__.
__workstation_environments__.
__ST_Microelectronics__
__branch-prediction__
__dynamic_memories__
__load-store_sequences__
__cache-coherent_NUMA__
__custom_instruction_set__
__Cache_partitioning__
__WCET_computation__
__Computing_resources__
__cache_capacity__,
__total_size__,
__CNT_bundle__
__data_rate__)
__preemptive_multitasking__
__approximate_aggregation__
__hand-coded__,
__drain-induced_barrier_lowering__
__torus_network__,
__source_operands__.
__dynamic_instruction_stream__
__clock_power__.
__micro_architecture__
__copy_operations__,
__interrupt_service__
__high-bandwidth_and_low-latency__
__power_virus__
__heterogeneous_FPGAs__.
__computational_architectures__
__Carry_Skip_BCD__
__stuck-at_test_sets__
__Row-based__
__explicit/implicit__
__launch-on-capture__
__MOS_networks__
__photonic_integration__
__CPU_architectures__.
__end-to-end_deadline__.
__gate_count__.
__assignment_algorithm__,
__sensing_module__.
__cache_configurations__,
__dynamic_page_migration__
__issue_width__.
__violated_constraints__
__soft_IP__.
__lower_voltages__
__technique's_effectiveness__
__hyper-threaded__
__during_high_level_synthesis__.
__floating_point_operations__,
__relative_errors__,
__variable-clock__
__SPEC92_benchmarks__
__mesh-based_NoC__
__programmable_logic__,
__extensible_processors__
__frequency_synthesizers__
__parallel_benchmarks__.
__gather/scatter__
__digital_to_analog_converter__
__DRAM_memory__.
__video/image__
__transistor_budget__
__Formal_synthesis__
__matrix_solvers__
__current_flattening__
__signal-processing_algorithms__
__Intel®_Itanium®__
__Strassen's_matrix_multiplication_algorithm__
__load_balancing_scheme__.
__motion_estimator__.
__Highly_flexible__
__instruction_word__.
__live_ranges__.
__data_access_locality__,
__flash_translation_layer__.
__retargetable_framework__
__instruction-set_simulators__
__pipelined_processing__.
__sufficiently_fast__,
__switching_elements__,
__serial_implementation__.
__algorithmic_transformation__
__disk_utilization__,
__cycle-accurate_simulators__
__Carrier_frequency__
__data_alignment__.
__modern_embedded_systems__.
__deterministic_replay__.
__Preliminary_performance__
__million_instructions_per_second__
__manufactured_chips__.
__parametric_yield_loss__
__low_overheads__,
__reuse_mechanisms__
__Multiprocessor_SoCs__
__NoC_router_architecture__
__power_regulation__
__technology_generations__,
__information-lossless__
__superscalar_architecture__.
__MPSoC_designs__
__mesh_NoC__
__early_design_decisions__.
__investment_opportunities__.
__leakage_variability__
__abstract_RTOS__
__computational_loads__.
__reconfigurable_processing__
__CMOS_chips__.
__defect_rates__,
__gate_stack__
__VLIW_code__.
__core_memory__.
__global_instruction_scheduling__
__control_dependences__,
__dynamic_predication__
__sparse_solver__
__x86-compatible__
__task_synchronization__.
__interconnection_scheme__,
__file_replication__.
__flash_memory_management__
__policing_function__
__networking_stack__
__generating_test_sets__
__sensitive_itemsets__
__synchronous_digital_circuits__.
__Detailed_measurements__
__private_L2__
__maximal_matching_algorithm__
__execution-driven_simulations__,
__MiBench_benchmarks__
__Termination_detection__
__TPC-H__,
__fossil_collection__.
__Trace_driven_simulations__
__micro_kernel__
__multicore_performance__
__EBCOT_Tier__-1
__floating-body__
__parallel_numerical_programs__
__added_redundancy__
__unexpectedly_high__
__circuit_techniques__,
__Parallel_application__
__processing_efficiency__.
__processing_technology__.
__logarithmic_search__
__defect_rates__.
__instruction_caching__
__read-only_memories__.
__superscalar_core__
__switching_delay__,
__open_shop__.
__combinational_logic_networks__
__transistor_widths__,
__network_interface_architecture__
__instructions_executed__,
non-__series-parallel__
__mixed-signal_integrated_circuits__
__Thin_film__
__branch_target_buffers__
__Under_certain_circumstances__,
__systematic_sampling__,
__communication_distance__.
__evolving_populations__.
__MPEG-2_video_decoder__
__side_effect__.
__field-programmable_gate_array__.
__spread_spectrum_watermarking__.
__UTF-16__
__mathematical_tractability__
__EPIC_architecture__
__user-perceived_performance__.
__an_NP_complete_problem__
__greater_emphasis__
__heterogeneous_cluster_systems__
__software_radios__
__victim-driver__
__IPC_improvement__
__high_electron_mobility_transistor__
__space-complexity__
__GPGPU_applications__
__nanoscale_architectures__
__GPU_platform__.
__Core_2_Duo__
__higher_hit_ratio__
__dynamically_reconfigurable_processor__.
__direct_conversion_receiver__
__parallel_environments__,
__multicore_designs__.
__residue_code__
__B-MNS__
__cyclic_reference_counting__.
__space-leaping__
__hybrid-CMOS__
__ABA_problem__
__system's_parameters__
__Tardiness_Cost__
__head_positioning__
__residue_generators__
__related_challenges__.
__0.25_μm__
__bulk_CMOS_technology__.
__threaded_applications__
__hardware_/_software__
__intra_mode_selection__
__dipole_antenna__.
__deep-submicrometer__
__SOI_nMOSFETs__.
__band-pass_filter__,
__coupling_effects__,
__compiled_simulators__
__total_weighted_completion_time__.
__modest_cost__
__instruction-set_simulation__.
__metal_oxide__
__active_disks__
__secondary_storage_devices__,
__AMBA-based__
__caching_policy__,
__graphics_subsystem__
__20_percent__.
__massively_parallel_supercomputer__
__sort_algorithm__,
__DSP_implementation__
__power_limits__
__test_data_generator__.
__Low-end__
__minimum_power_consumption__.
__flow-shops__.
__iteration_period__.
__lock-in_amplifier__
__Preliminary_simulation_results__
__frequency_dividers__
__cache_coherency_protocol__
__latches_and_flip-flops__.
__high-performance_CMOS__
__timing_driven_placement__.
__frame_buffer__.
__resistive_bridges__.
__IBM_RS6000__
__integer_benchmarks__,
__particle-in-cell_code__
__SRAM_bitcell__
__industry_leading__
__MB/s__,
__short-range_wireless_communication__.
__contention_window__.
__keystream_generator__.
__input_pins__
__production_rates__.
__CMOS_imager__.
__serial_programs__.
__floating-point_performance__.
__switching_frequency__.
__shorts_and_opens__
__resistor_string__
__false_negative_rate__.
__instruction_issue__,
__multimedia_processor__
__64_Mb__
__traffic_generators__,
__tunneling_leakage__
__manufacturing_variability__.
__flat_panel_displays__
__add/drop__
__low_crosstalk__
__optimal_repeater_insertion__
__magnetic_random_access_memory__
__Amdahl's_law__.
__spin-torque_transfer__
__object_oriented_language__
__nonbonded_interactions__
__hiding_capacity__.
__prefix-path__
__hierarchical_memory__.
__small_form_factor__,
__one-sided_communication__.
__scanline_algorithm__
__single-precision_floating_point__
__CPU_implementation__,
__active_power__,
__device_fabrication__
__silicon-photonic__
__Circuit-switched__
__eye-opening__
__file_caching__,
__SEU_induced__
__SEU-induced__
__thermal_hot_spots__
__satisfactory_accuracy__.
__static_schedules__
__disk_sector__
__Reynolds_number__,
__noise_analysis__,
__interleaved_ADC__
__grows_logarithmically__
__prefetch_distance__
__training_speed__.
__non-identical_job_sizes__.
__communication_times__,
__potential_candidates__.
__IA-64__,
__structural_hazards__
__high-VT__
__heap_sizes__
__low-ripple__
__floating-point_operations__,
__shift_register__.
__GPS_receivers__,
__power-supply_voltage__
__transient_and_permanent_faults__.
__physical_failure_analysis__
__turn-around_time__,
__product_variants__.
__reject_rate__
__bridge_defects__
__Gbits/sec__
__MPEG-2_transport_stream__
__parallel_distributed_memory_computers__
__parallel_discrete_event_simulations__.
__dead_lines__
__guard_bands__
__25_percent__,
__duty_cycles__,
__cache_structure__.
__Register_files__
__VLSI_routing__
__single-fault__
__optimistic_concurrency__,
__synchronization_schemes__,
__frequency_variations__
non-__scan_BIST__,
__reliability_characteristics__.
__Spatial_database__
__Analog_and_mixed_signal__
__failing_test__
__computational_bottleneck__.
__barrier_synchronizations__
__Benchmark_suite__
__low_resolutions__
__opportunity_exists__
__reconfigurable_fabric__.
__local_computations__.
__monolithic_kernel__
__asynchronous_datapath__
__appli-_cations__
__pseudo-orthogonal__
__commodity_servers__.
__APL_compiler__
__random_variations__.
__differential_attacks__.
__cross-ISP_traffic__
__I/O-intensive_applications__.
__physical_defect__
__Equal_Error_Protection__
__paging_costs__
__parallel_heap__
__Reusing_software__
__programmable_architectures__,
__wireless_baseband__
__Myrinet_network__.
__related_faults__.
__elimination_trees__
__MIMD_computers__
__A_work-optimal__
__rate_distortion_performance__.
__storage_locations__.
__pack/unpack__
__digital_HDTV__
__complete_fault_coverage__.
__testable_circuits__.
__interconnection_lines__
__Message-driven__
__nearly-optimal__
__reconfiguration_times__,
__ADC_BIST__
__Direct_access__
__hash_join_algorithms__
__SOC_applications__.
__pattern_sets__,
__core-based_designs__
__clock_tree__,
__band-to-band_tunneling__
__network_traffic_reduction__
__SPLASH-2__,
__order_violations__
__transputer-based__
__behavioral_specification__,
__post-silicon_bug_localization__
__interconnect_structures__,
__residual_redundancy__
__Virtex_II__
__significant_contributions__:
__Sun_workstations__
__program_sections__
__semiconductor_product__
__redundant_array__
__high_testability__
__Electronically_tunable__
__binary_tree_structures__
__384_kbps__
__reconfigurable_designs__
__static_faults__
__semiconductor_fab__
__area_reduction__,
__test_frequencies__
__p1_and_p2__
__wire_bonding_process__.
__Scratch_Pad_Memory__
__commodity_DRAM__
__power_supply_noise_effects__.
__stronger_robustness__
__watermarked_images__,
__MPP_systems__.
__fault_locations__
__life_test__
__delay_faults_in_combinational_circuits__.
__EDF_schedulability__
__distribution_network__,
__validation_effort__.
__MasPar_MP-1__.
__slice_size__.
__cache_configuration__,
__exploiting_locality__.
__cell_delay__,
__loading_effects__
__gate_delay_faults__
__purchase_cost__.
__low-density_parity_check__
__read_static_noise_margin__
__combined_sewer__
__signal-noise-ratio__
__cooling_power__
__induced_skew__
__0.18μm_CMOS_technology__.
__test_length__,
__defect_densities__.
__test_vehicle__.
__inter-layer_prediction__.
__Parallel_parsing__
__modern_high_performance__
__continuous_gesture_recognition__.
__fixing_defects__
__dynamic_CMOS_logic__
__333_MHz__
__high_compression_ratios__,
__job_tardiness__
__partitioning-based_placement__
__combinational_equivalence_checking__.
__statistical_gate_sizing__
__buffer_overflow_vulnerabilities__
__user-space__,
__slew_rate__.
__inductor-less__
28__&percnt__;
__bounded_skew__
__wavelet_image__
__baseline_JPEG__
__embedded_Java_virtual_machines__.
__128-bit_block_cipher__
(__two-level__
__missing-gate__
__Multi-Processor_System-On-Chip__
__TLB_behavior__
__fault_dropping__.
__bits_per_triangle__.
__bio-sequence__
__virtual_platform__.
__Graphic_Processing_Units__
__vector_generator__.
__synchronous_clock__
__analog_building_blocks__.
__rate-distortion_performance__,
__fault-tolerant_circuits__.
__fanout_branches__
__low_power__:
__BIST_environment__
__full_adder_circuit__
__distributed-memory_machine__
__coherent_caches__,
__transition_fault__,
__parallel_CRC__
__memory_overflows__
(__VHSIC_hardware_description_language__)
__PSPICE_simulation__
__power_loss__,
__sparse_linear_algebra__
__parallel_matrix_computations__
__CMOS_digital_circuits__
__Health_monitoring__
__OS_image__
__electrical_characteristics__.
__detection_latency__.
__automotive_communication_systems__.
__multiple_processor_cores__,
__generated_test_suites__
__partial_dynamic_reconfiguration__.
__forwarding_engines__.
__programmable_accelerators__
__Minimizing_total_tardiness__
__collision_culling__
__probabilistic_computation__.
__power-conscious__
__program's_semantics__
__control_transfers__.
__control-path__
__CAM_architecture__
__lower_power__,
__solder_bumps__.
__end_product__.
__overburden__
__global_clock_distribution__
__multiple_data__)
__highly_accelerated__
__Hardware_acceleration__
__configuration_bit__
data-__dependent_tasks__
__nanometer_designs__.
__tens_of_thousands__,
__Sequent_Symmetry__
__fast_adders__
__increases_considerably__.
__Scalable_Distributed_Data_Structures__
__hardware_engines__
__nanometer_VLSI__
__memory_fragmentation__.
__banked_register_file__
__multiplication_circuits__
__Memory_usage__
__VLSI_layout_design__
__hold_time_violations__
__arithmetic_operators__,
__computer_arithmetic__,
__workload_dynamics__.
__CMOS_operational_amplifiers__.
__memory-conscious__
__OpenMP_and_MPI__.
__intersymbol_interference__,
__vibratory_bowl__
__multi-FPGA_systems__
__read_margin__
__floating_point_unit__.
__synthesizable_VHDL_code__.
__logic_cores__
__scan_trees__
__JPEG2000_encoding__
__reconfigurable_router__
__host_PC__
__data_buses__,
__web_server_performance__
__latency-hiding__
__video_signal_processors__.
__influence_spread__
__design_rule_checking__.
__data_prefetcher__
__floating_gate_transistor__
__pre-synthesis__
__DECstation_5000__/200
__JEDEC__
__control_path__.
__bus_bandwidth__,
__complementary_circuits__
__aperiodic_servers__
__FPGA-based_platforms__
__edge_triggered__
__memory_allocators__.
__board_level__.
__worst_case_response_time_analysis__
__string_matching_circuit__
__self-heating__.
__floating_gate_defects__
__periodic_task_sets__.
__internal_variables__.
__inter-port__
__inherently_sequential__,
__instruction_packing__
__GPS/Galileo__
__At_large__
__OpenMP_codes__
__fast_Ethernet__
__test_efficiency__.
__Server_side__
__deadline-monotonic__
__loose_synchronization__
__sizing_rules__
__transaction_response_times__.
__timing_speculation__
__Dataflow_analysis__
__kbit/s__.
__Sony_PlayStation_3__
__Structural_test__
__CMOS_digital_circuits__.
__CMOS_circuitry__
__magnetic_drum__
__parallel_multiplication__
__cross_coupled__
__launch_switching_activity__
__communication_protocols__:
__High_speed__,
__Lisp_systems__
__jitter_testing__
__signal_source__.
__stub_code__
__low-power_digital__
__CMOS_imagers__
__higher_utilization__,
(__Graphics_Processing_Unit__)
__spatial_and_temporal_locality__,
__symmetric_multiprocessor_systems__
__interconnect_length__,
__vector_processors__,
__partially_depleted_silicon-on-insulator__
__sleep_transistor_sizing__
__building-block_layout__
__memory-intensive_benchmarks__
__design_parameters__:
__MPEG-2_decoding__.
__faulty_components__,
__laser_source__
__Beowulf_clusters__,
__chip_architectures__,
__multilevel_hypergraph__
__low_power_dissipation__.
__design_space__:
__semiconductor_chips__.
__buffer_cache_management__.
__bandwidth_efficient__,
__deadlock_recovery__,
__device_parameter_variations__
__write_ports__
__WCET-driven__
__throughput_requirements__,
__defective_devices__.
__linear_regulators__
__Domino_circuits__,
__negligibly_small__
__shift_register__,
__self-checking__.
__hit_ratios__,
__multi-level_cache_hierarchies__
__electromagnetic_emission__
__solver_CPLEX__
__instruction_memory_hierarchy__
__configuration_prefetching__
__asynchronous_clock_domains__
__logical_circuits__.
__pulse_width_modulator__
__write_buffering__
__Electronic_devices__
__a_small_constant_factor__,
__reordering_mechanism__
__Adaptive_Replacement__
__proved_theoretically__.
__achieves_speedups__
__parallel_speedups__.
__high_performance_microprocessor_design__
__multiplier_structures__
__Increasing_reliability__
__Golomb_coding__
__heavy-tailed_behavior__
__small_dimensions__.
__Benchmark_circuits__
__semantic_layer__.
__MPSoC_platform__.
__garbage_collections__,
__analog_baseband__
__custom_macros__
__voltage_and_temperature_variations__.
__microfluidic_biochip__
__state_registers__
__WDF__
__high_speed_serial__
__VLSI_technologies__,
__Huffman_decoder__
__multi-processor_architecture__.
__test_lab__
__standard-cell_library__.
__process_deviations__.
__leakage_savings__.
__compiler-guided__
__rectilinear_modules__.
__performance_indexes__,
__bus_drivers__
__Spatial_locality__
__HSPICE_simulations__,
__voltage_sources__,
__instruction_set_extension__.
__MPSoC_platforms__
__L-CBF__
__post_placement__
__clock_signal__,
__switching_activities__,
__match_line__
__decoupled_architectures__
__asynchronous_FIFO__
__flip_flops__,
__mesh_NoCs__.
__leakage_optimization__.
__crosstalk_defect__
__frequency_reuse_factor__
__coarse-grained_reconfigurable_architecture__
__capacity_requirements__.
__large-scale_industrial__
__LC-VCO__.
__fault-tolerant_capability__
__instruction_window_size__.
__direct-mapped__,
__double-via_insertion__
__access_port__
__working-sets__
__low-cost_testers__.
__chip_multithreaded__
__cache_line_size__,
__floating_point_operation__
__classification_rate__,
__deterministic_test_pattern_generation__
__power_delay_product__
__SOI_circuits__
__value-speculation__
__base_layer__.
__ARM_microprocessor__
__memory_arrays__,
__cache_conflict_misses__
__content-addressable_memories__
__rate_distortion_performance__
__hardware_performance_monitor__
__SPEC_2000_benchmarks__,
__thermal_impact__
__compiler-optimized__
__Matrix_transpose__
__scan_enable_signal__
__Test_pattern_ordering__
__distributed_embedded_systems__,
__lowpass_filter__,
__wire_resistance__
__directory_size__
__Programmable_Gate_Arrays__
__fringing_capacitance__
__reference_clock__.
__row_minima__
__serial_link_transceiver__
__temporal_behavior__,
(__Single_Instruction__,
__tens_of_minutes__.
__pseudo-random_patterns__.
__higher-density__
__untestable_faults__.
__re-ordering__,
__FPGA_power_reduction__.
__Early_evaluation__
__8051_microcontroller__
__subthreshold_operation__
__virtually-addressed__
__fault_tests__
__defect_aware__
__preempting_task__
__VHDL_description__.
__biochemical_analysis__.
__microfluidics-based_biochips__
__test_compression__,
__thin_oxide__
__thread_library__.
__clock_trees__,
__DVS_schemes__.
__excessive_switching_activity__
__transmitting_antenna__
__random_simulation__.
__replica_consistency__,
__code_decompression__
__FPGA_reconfiguration__.
__generating_test_patterns__
__MEMS_technologies__
__differential_equation_solver__.
__false_detection_rate__.
__Dynamic_power__
__bus_arbiter__.
__average_case_performance__.
__event-driven_simulation__.
__energy_dissipated__
__iPSC/860_hypercube__
__interconnect_technology__.
__coding_artifacts__.
__stego-image_quality__
__dc-dc_converter__
__hardwired_logic__
__crosstalk_induced_delay__
__mixed_synchronous/asynchronous__
__finished_product__
__global_interconnects__,
__electrical_characterization__
__wider_issue__
__undetected_faults__.
__properly_handled__
__lifting_wavelet_transform__.
__RTL_data_paths__
__key_lengths__.
__C-testable__.
__CMOS_designs__.
__bank_conflicts__,
__message_passing_mechanism__
__cross-coupling_capacitance__
__deep_submicron_design__
__miss_latencies__
__synchronous_counterparts__.
__caching_technique__,
__commodity_workstations__
__administration_costs__.
__AMBA_AHB_bus__.
__probabilistic_guarantees__.
__PowerPC_microprocessor__.
__coding_effort__.
__issue_logic__.
__recent_proposals__,
__local_controllers__.
__bit_error_rate_performance__
__FPGA_platforms__
__testable_faults__
__Memory_space__
__global_communication__,
__return-to-zero__
__Quicksort_algorithm__
__packet_inspection__.
__0.18µm_CMOS_technology__
__timing-closure__
__buffer_placement__
__timing_faults__,
__increasing_clock_frequencies__
__memory_compression__.
__circuit_simulations__,
__pixel_pitch__
__write_caching__
__multiple_seeds__
__metal_oxide_semiconductor__
__built-in_current_sensors__
__digital_cable__
__free_submeshes__
__operating_temperature__,
__CPU_energy__
__online_evolution__.
__clustered_microarchitectures__
__scan_flip-flops__.
__exploiting_symmetries__
__PCB_routing__
__distributed_amplifier__
__catastrophic_and_parametric_faults__
__Optical_interconnects__
__parallel_supercomputer__
__bio-inspired_algorithms__.
__storage_manager__.
__cost_performance__.
__dimension-order__
__bit-error_rates__
__lossy_counting__
__energy-scalable__
__signal_transitions__.
__low-power_operating_modes__.
__bypass_network__.
__packet_switches__,
__processor_throughput__.
two-__pin_nets__
__synergistic_processor_element__
__tape_drives__,
__input/output_data__,
__bus_wrapper__
__1,000_times__
__bus_encoding_techniques__
__cost_curves__
__robust_path_delay_fault_testability__.
__SEU_effects__
__random_patterns__,
__gate_matrix__
__neural_controllers__.
__broadcasting_algorithm__,
__CPU_usage__,
__noise_propagation__
__crosstalk_aware__
__design_aid__.
__signal-integrity__
__processor_configuration__,
__conditional_instructions__
__floorplan_design__.
__RTL_description__,
__frame-rates__
__RTL_modules__
__scan-paths__
__future_CMP__
__data-path__,
__receiver_sensitivity__.
__inductive_noise__.
__fundamental_difference__
__inductive_fault_analysis__
__pipeline_processors__.
__confidence_estimators__
__detect_faults__,
__SystemC_based__
__resonant_frequency__,
__vector_architecture__.
__memory_allocators__
__MPI_collectives__
__Leakage_power_reduction__
__skew_clock_routing__
__redundant_synchronization__
__memory_requests__,
(__MP-SoCs__)
__High_level_synthesis__
__efficient_hardware_implementations__
__conservative_garbage_collector__
__register_promotion__,
__logic_gate__,
__arbitration_schemes__.
__loop_tiling__.
__temperature_dependency__
__UPC_compiler__
__recovery_overhead__
__high-frequency__,
__resource_scaling__
__power_wall__
__CMOS_90nm__
__stress-testing__
__persistent_connections__,
__softcore_processor__
__multi-core_machines__
__faulty_switches__
__Chip_multi-processors__
__virtual_nodes__.
__execution_cycles__,
__hardware_accelerated_rendering__
__vector_multiprocessors__
__optical_computing__,
__modulo_operation__
__Register-Transfer-Level__
__EDA_tools__,
__video_decoders__
__row_major__
__serial_execution__.
__extra_memory__.
__CPU_and_memory__.
__snoop_filtering__
__fault_tolerant_design__
__regression_suite__
__synchronous_distributed_systems__
__logic_depth__,
__parallel_Gaussian_elimination__
__mutual_exclusion_protocols__
__occurrence_probability__.
__synthesized_circuit__.
__tight_resource_constraints__.
__routing_overheads__.
__heap_size__,
__MOS_transistors__,
__parameter_configurations__.
__circuit_design__:
__clock_ticks__
__heterogeneous_multicore_processor__
__tag_antenna__
__reduced_power__,
__Cell_blade__
__manual_editing__.
__copying_collectors__
__LU_factorization_algorithm__
__receiver_front-end__.
__common-source__
__testing_costs__.
__background_calibration__
__array_blocks__
__particle_strike__.
__topology_reconfiguration__
__error-detecting_codes__
__binary_counter__
__Basic_issues__
__deterministic_test_patterns__.
__critical_services__,
__path_analysis__,
__static_timing_analyzer__
__assembly_and_disassembly__.
__pulse_shape__.
__interconnect_resistance__,
__analog_cells__
__synthesized_circuit__,
__functional_test_vectors__
__page_table__.
__microcontroller_core__
__RIPEMD-160__
__ODE_solvers__.
__wasted_space__.
__RISC_based__
__internal_fragmentation__.
__average_latency__,
__Totally_Self_Checking__
__small_caches__.
__network_manager__
__radix_sort__.
__30_percent__,
__hardware_module__.
(__Built-In_Self_Test__)
__linear_algebra_software__
__low-k_dielectrics__.
__entire_design_flow__
__virtual_channel_allocation__
__priority_encoder__
__differential_power_analysis_attacks__.
__Cell_processors__.
__ATE_memory__
MAC/__co-processor__
__multiple_data_stream__
__high-performance_systems__,
__dynamically_scheduled_processors__
__guarded_execution__
__normal_basis_multiplier__
__message_headers__
__NUMA_multiprocessors__.
__BIST_controller__
__reconfiguration_overheads__
__resistive-open_defect__
__Alpha_21364__
__benchmark_and_industrial_circuits__
__broadside_tests__.
__standard_cell_design__.
__analog_BIST__
__LDPC_code_decoder__
__deep-submicron_technologies__
__ultra-dense__
__replica_replacement_algorithm__
__critical_area__.
__VLSI_circuit__.
__sector_caches__
__supercomputer_architectures__
__wrapped_cores__
__P1500_compliant__
__carbon_footprint__.
__look-up-table__
__easily_testable__.
__multicore_clusters__
__high-power_LED__
__automated_fault_diagnosis__
__low-leakage_SRAM__
__mark-sweep__,
__JPEG2000_encoder__
__scalar_products__.
__interconnection_length__
__Proximity-aware__
__optimized_placement__
__interconnect_fabrics__.
__analog_IC_design__
__VLIW_machine__,
__HSPICE_simulation__,
__on-chip_buses__,
__routing_table_sizes__
__IP_lookup_scheme__
__decoupled_access/execute__
__Pentium_4__.
__IP-lookup__
__CAVLC_decoder__
__NAS_Parallel_Benchmark__
__optimized_designs__.
__unified_cache__
__Ultra_low_voltage__
__power-consuming__
__playback_rate__.
__coarser-grain__
__embedded_microprocessor__.
__embedded_networking__
__task_mapping__,
__idle_intervals__,
__dynamic_power_management__,
__vector_multiprocessor__.
__field_effect_transistors__.
__Channel_Adapter__
__physical_defects__,
__data-intensive_embedded_applications__.
__MapReduce_programming_model__
__Scaling_down__
__Benefits_include__
__loop_accelerators__.
__Wave_pipelining__
__output_phase_assignment__
__compiler-generated_code__
__off_chip__
__average_bit_rate__
__embedded_microcontroller__
__deep_pipelines__.
__capacitor_switching__
__cycle-time__.
__velocity_saturation__
__limited-scope__
__sub-micron_CMOS__
__mobile_browsers__
__CABAC_decoder__
__accessed_frequently__
__undetectable_faults__.
__length_scales__.
__Gaussian_elimination_with_partial_pivoting__
__transistor_level_simulations__
__energy_gains__.
__On-chip_caches__
__hardware_engine__
__response_compactors__.
__data_parallel_language__
__leakage_energy_savings__
(__radio_frequency__)
__SIMD_extensions__.
__Don't_care__
__multiplier_core__
__CMOS_implementation__.
__message-passing_schedule__.
__embedded_MPSoCs__.
__negligible_hardware_overhead__.
__NBTI_effect__
__arithmetic_logic_units__
__SPECint_2000__
__performance_requirement__,
__garbage_collection_policy__
__computational_units__,
__loop_kernels__
__current_sources__,
__variable_latencies__
__Mbits/sec__.
__start-up_costs__
__application-specific_NoCs__
__disk_energy__.
__voltage_margins__
__software_maintenance_costs__
__runtime_penalty__.
non-__cache-coherent__
__memory-constrained_embedded_systems__.
__low-power_embedded__
__chipless_RFID__
__total_wire_length__,
__OLTP_workload__
__continuous-time_delta-sigma_modulator__
__latency_constrained__
__frequency_reference__
__folding_amplifier__
__fast_transient_response__.
__pipelined_implementation__
__predictable_timing__
__Real-time_operating_systems__
__Mips__
__screen_resolution__,
__data-locality__
__compiled_simulation__.
__energy_estimates__
__subword_parallelism__
__Montgomery_multiplier__.
__asynchronous_controllers__
__HPF_programs__
__VHDL_implementation__
__TCAM_architecture__
__coherency_protocol__
__combined_input-crosspoint__
__buffered_crossbars__
__compaction_ratio__
__noise_filters__
__bandwidth_bottleneck__,
__image_convolution__
__test_volume__
__coarse-grained_reconfigurable_array__
__GHz_Intel_Xeon__
__relaxed_memory__
__fat-tree_network__
__independent_parallel_tasks__.
__VLSI_CAD__,
__scan-based_test__
__circuit_styles__
__frequency_multiplication__
__Time_reversal__
__single-qubit__
__routing_lookup__
__kernel_modules__.
__malicious_modification__
__computed_offline__
__single-electron_transistor__
__coprocessor_board__
near-__linear_scaling__
__quadrature_oscillator__.
__simulated_annealing_algorithm__,
__interconnect_complexity__
__node-by-node__
__substantially_simpler__
__normal_basis__.
__noise_margin__,
(__Advanced_Encryption_Standard__)
__process_corners__,
__transfer_ratio__
__efficient_LTL_model_checking__
__register_insertion__
__Excellent_agreement__
__SCSI_disks__.
__Java_interpreter__
__ASIC_library__
__virtual_instrument__.
__charge_recovery_logic__
__mixed-signal_designs__
__pulse_generation__
__physically_unclonable_functions__
__dB_SFDR__
__program_crashes__
__interconnect_faults__
__embedded_DRAM__,
__transaction_aborts__.
__word_width__.
__Layout-driven__
__uniform_memory_access__
__level-sensitive_latches__
__significantly_enhanced__.
__scan_register__
__delay_defects__,
__warranty_period__
__high_sensitivity__,
__transition_overhead__
__SGI_Origin_2000__.
__database_engines__,
__self_testing__
__asynchronous_control__
__analytically_modeled__
__transaction_conflicts__
__control_elements__,
__audio_coders__
__implicit_parallelism__.
__performance_figures__,
__Analytic_methods__
__file_I/O__.
__delay-fault_testing__
__SPEC2000_benchmark_programs__.
__error_containment__
__failure_biasing__
__processor_memory__
__Large-scale_simulations__
__Linux_machine__
__mapping_schemes__.
__dataflow_machines__,
__test_chips__.
__through-silicon_via__
__ground_bounce__,
__MaRS__
__transistor_stuck-open_faults__
__scalar_operations__
__database_accesses__.
__asynchronous_implementations__
__fault_induction__
__instruction_mix__,
__RC_lines__
__channel_characterization__
__Reducing_code_size__
__cell_fault_model__
__core_processors__
__Code_density__
__false-positive_rate__
__safety_violations__
__redundant_digit_sets__
__quantum_cost__.
__local_memories__,
__numerical_solver__.
__cloud-enabled__
__frames_per_second__)
__instruction_systolic_array__
__0.6_micron__
__transistor_aging__
__voltage_level__,
__low-power_operation__.
20__&percnt__;
__floating-point_cores__
__2x_speedup__
__soft_error_rate_analysis__
__differential_fault_analysis__
__power_rail__
__multiport_memories__
__zero_aliasing__
__inputs/outputs__,
__binary_translator__.
__logical_masking__
__water_activity__
__array_size__,
__default_configuration__
__Soft-core__
__storage_capability__,
__unity_gain__
__basic_cells__.
__vector_multiprocessor__
__band-to-band-tunneling__
__storage_hierarchy__,
__synchronous_clocking__
__scalable_computing__.
__huge_overhead__.
__source_code_modification__
__decompression_engine__
__symmetric_multi-processor__
__parallel_applications__:
__adder_circuit__
__skew-tolerant__
__electrical_signaling__
__SIMD_processors__
__hardware_virtualization__.
__data-dependent__,
__phase_macromodels__.
__twisted-ring__
__supply-voltage_scaling__
__register-exchange__
__temporal_masking__
__Energy_recovery__
__delay_propagation__
__computationally_cheap__,
__Wintel__
__transport_triggered_architecture__
__issue_superscalar_processor__
__statistical_profiling__
__loop_execution__.
__optoelectronic_applications__.
__transit_times__.
__Decoupling_capacitor__
__image_sizes__,
__lifting_scheme__,
__rule_checking__
__advanced_encryption_standard__
__wireless_multimedia_sensor_network__
__IPC_loss__
__high-speed_CMOS__
__physical-design__
__DDR-SDRAM__
__slave_processors__
__lower_priority__.
__frame_buffer__,
__private_memory__
__bus_topology__
__experimental_setting__,
__unreliable_components__
__post-silicon_debugging__
__task-level_parallelism__.
__switch-mode__
__logic_circuits__:
__tape_drives__.
__vision_processing__.
__locality_optimizations__.
__single-buffered__
__modular_multiplication__,
__terabyte_size__
__temperature-dependent_leakage__
__cache_coherency_protocols__
__multiplication_factor__
__digital_control__.
__static_CMOS_logic__
__burn-in__,
__multi-hop_interference__.
__energy_measurement__
__analog_circuits__:
__decimal_multiplication__
__Discrete-event__
__pseudo_random__
__wire-length__.
__sparse_matrix-vector_product__
__small_writes__,
__cell_capacity__.
__Mbits/sec__
__environmental_considerations__
__current-controlled__
__checkpointing_scheme__,
__phase_shifter__.
__achieving_high_performance__,
__faster_machines__.
__multicore_architecture__,
__processor_heterogeneity__,
__task_priorities__,
__multiple_voltages__.
__Heterogeneous_computing_systems__
__redundant_computation__.
__Intra_coding__
__storage_pool__.
__ultra_low__
__noncontiguous_I/O__
__deep_pipelining__
__scalar_optimizations__
__minimally_redundant__
__video_encoding__,
__decimal_multipliers__.
__systolic_array_architecture__.
__increased_concurrency__.
__sys_tem__
__many-core_architectures__,
__4G_wireless_systems__.
__low-latency_communication__.
__physical_mapping__.
__OpenMP_API__
__IGBT_modules__.
__white_LED__
__Gbps_throughput__
__FPGA-based_accelerators__
__FPGA-based_reconfigurable__
__circuit_implementation__,
__low-power_SRAM__
__reduced_swing__
__compact_models__.
__Program_compression__
__instruction_counts__.
__neural_predictors__.
__cell_circuit__
__swing_voltage__
__CR-ROM__
__commit_phase__
__data_acquisition_card__
__ring-connected__
__low_area_overhead__,
__improved_throughput__.
__parallel_access__.
__reconfigurable_Viterbi_decoder__
__run_ahead__
__link_loads__.
__asynchronous_sequential__
__floating_point_operators__
__heavy_workloads__.
__parallel_application__,
__nanometer_design__
__Non-deterministic_Finite_Automata__
__FPGA_slices__
__power_integrity__.
__false_positive_probability__
__homogeneous_clusters__,
__animated_scenes__.
__thermoelectric_power__
__theoretical_expectations__.
__data_format_converters__
__packet_transmission_delay__.
__memory_optimization__.
__synthesis_methods__,
__tag_arrays__.
65__&percnt__;
__UltraSPARC_T1__
__buck_DC-DC_converter__
__multiple_valued_logic__
__preliminary_performance_evaluation__
__logarithmic_converter__
__data-centers__.
__kinematic_structure__.
/__spl_mu__/s
__partial_products__.
__Cell_processors__
__structural_regularity__.
__storage_structure__,
__computing_clusters__,
__DDR3_SDRAM__
__45nm_SOI__
__relational_joins__.
__testable_designs__
__multiplication_and_division__.
__netlist_level__
__dependent_operations__
__intermodule_communication__
__Graph_reduction__
__conditional_expressions__.
__TX_and_RX__
__multiphase_clock__
__data-flow_oriented__
__RF_signals__.
__IBM_compatible__
__excessive_storage__
__remote_visualization__,
__InGaAs/InP__
__correlation_engine__
__secure_web_server__
__Fujitsu_AP1000__
__global-routing__
__hash_tree__.
__Statistical_sampling__
__demanding_applications__,
__block-access__
__frequency_selective_fading__,
__quotient_selection__
__multiplier_circuits__.
__CMOS_op-amp__
__limited-magnitude__
__Verilog-HDL__
__current-reuse__
__diagnostic_test_generation__
__SDF_graphs__.
__high_performance_circuits__
__cellular_architecture__.
__class_level__,
__test_preparation__
__graphic_processor__
__palm-top__
__record_length__
__false_positive_ratio__
__low-stress__
__long_simulation_times__.
__perfor-mance__
__radix-4_SRT__
__ultra-low-voltage__
__CMOS_amplifiers__
__overhead_and_performance_degradation__.
__heapsort__
__acceptance_rate__,
__test-per-scan_BIST__
__zero_correlation_zone__
__group_structures__.
__cross_assembler__
__goes_wrong__
__High-level_design__
__brute-force_search__.
__receiver_architecture__.
__internal_format__
__billion_pages__
__sheet_materials__.
__image_processor__.
__pre-amplifier__
__CRT-RSA_algorithm__
__carefully_selected__.
__current_sensor__.
__public-key_schemes__
__switchbox_routing__.
__trap-based__
__spray_pyrolysis__
__Montgomery_modular_multiplication_algorithm__
__field-plate__
__high-speed_communication_systems__.
__level-shifter__
__45nm_CMOS_technology__
__column_compression__
__chip-multiprocessor__.
__CMOS-nano__
__drop_impact__.
__Low-power__,
__Booth_encoded__
__experimental_comparison__.
__real-time_distributed_embedded_systems__.
__total_power__,
__virtual_memory_systems__.
__RF/wireless__
__bus_architecture__,
__Hard_real-time_systems__
__low-power_microcontroller__
__carry-lookahead__
__fault_detection_and_recovery__,
__low-noise_amplifiers__
__LNA-mixer__
__carry_select__
__duty_ratio__
__slowed_down__.
__rounding_unit__
__file_access_patterns__,
__increased_throughput__.
__flagged_prefix__
__channel_conflict__
__cost_and_communication_cost__.
__leakage_variation__
__clock_distribution_scheme__
__synchronous_networks__,
__closed-loop_stability__.
__setup_and_hold_times__
__ultra_high_throughput__
__LSI_chips__
__arithmetic_coprocessor__
__45nm_node__
__pulse_width__.
__MEMS_capacitive_switches__.
__Pentium-M__
__fault_attack__.
__antenna_structures__
__route_stability__.
__Processor_performance__
__current_injection__.
__excessive_power_consumption__.
__charge_sensitive__
__VLSI_devices__.
__search_range__,
__reconstruction_filter__.
__changing_workloads__.
__peak_power_consumption__.
__competitive_performance__,
__floating-point__.
__reliability_calculations__
__self-timed_pipeline__
__FPGA_platform__,
__1.8-V__
__counter-mode__
__Residue_arithmetic__
multi-__pin_nets__
__instruction_queues__.
__significant_performance_penalties__
__CPU_hours__.
__short_channel_effects__
__FinFET_devices__
__confidence_probability__
__multiple-valued_logic_circuits__
__partially_depleted_SOI__
__pipeline_hazards__
__system's_total__
__transient_responses__.
__board-level_routing__
__capacitance_variation__
__amplifier_circuit__
__reassignment_cost__.
__die-stacked__
__disk_controller__
__maximum_voltage_drop__
__Decoupling_capacitors__
__wideband_CMOS__
__path_delays__,
__Online_scheduling__
__interconnection_length__,
__delay_computation__.
__defective_devices__
__incremental_hashing__
__RC_circuits__.
__RF_transceiver__,
__device_identification__
__virtualized_environments__
__chip-area__
__topology_for_interconnection_networks__
__continued_technology_scaling__,
__multiprocessor_systems-on-chips__
__fault_coverages__.
__low_energy__.
__45nm_CMOS_technology__.
__dual_threshold_voltage_domino_logic__
__nm_thick__
__carry-lookahead_adders__
__eye_opening__
__optical_amplifiers__
__flicker_noise__.
__Design_For_Test__
__dissipated_power__
__clock-skew__
__MOS_Current_Mode_Logic__
__blade_server__
__game_theoretic_approach__
__database_cluster__
__battery_lifetimes__.
__virtualization_environments__
__Synopsys__,
__JPEG_decoder__
__Simultaneous_switching_noise__
__astrophysical_simulations__
__cache_contention__.
__physical_register_file__
__cluster_computers__,
__block_boundaries__,
__nested-loops__
__radix-2__,
__Cache_conscious__
__test_compaction__.
__chip_temperature__,
__prefetching_schemes__,
__fixed-priority_preemptive_scheduling__.
__commercial_routers__.
__intermediate_computations__.
__pass-gate__
__Layer_assignment__
__frequency_stability__
__basic_block_level__
__air_pollutants__.
__interconnect_delay_and_crosstalk_noise__
__guarded_evaluation__
__custom_design__,
OC-__DEC-MDP__
__analog_RF__
__large_signal__
__higher_dimensional_space__,
__PVT-aware__
__computationally_very_demanding__.
__multiple_read/write_streams__
__Space-sharing__
__link_traffic__.
__secondary_cache__.
__request_processing__.
__high_computational_costs__,
__multithreaded_processor__,
__fiber_optic_network__.
__remotely_sensed_data__,
__minimizing_energy__.
__low-voltage_operation__
__floating-point_programs__
__gate-level_faults__
__BER_constraint__.
__memory_access_locality__.
__transmission_losses__
__uniform_power_allocation__.
__mode_control__.
__microstrip_lines__
__Cadence_Design_Systems__
__On-chip_buses__
__transactional_workloads__.
__communication_optimization__.
__subthreshold_region__.
__sensor_node_platform__.
__GNSS_receiver__
__multiplications_and_additions__.
__BIST_architecture__.
__analytic_solution__.
__data_dependency_analysis__,
__round_trip_latency__
__long_memory_latencies__.
__CMOS_combinational_circuits__.
__cryptographic_security__.
__Conformance_test__
__thousand_nodes__.
__page_granularity__.
__speculative_parallelism__
__ratio_based__
__truncation_error__.
__raw_performance__,
__packaging_technology__,
__practical_efficiency__
__ISCAS_benchmarks__,
__size_explosion__
__PMOS_devices__.
__instruction_prefetch__.
__package_parasitics__.
__dual_threshold_voltages__
__Hessenberg_form__
__silicon_based__
__sequential_scan__,
__analog_cores__.
__floating_point_performance__
__write_barriers__,
__periodic_and_sporadic_tasks__
__analog_devices__
__BIST_quality__
__compute-intensive__.
__virtualized_servers__
__constant_multiplication__,
__Timing_variation-aware__
__FPGA-based_accelerator__
__FPGA_circuit__.
__heterogeneous_reconfigurable__
__compressed_image_data__.
__parameter_configuration__.
__flash_analog-to-digital_converter__
__processing_applications__,
__hybrid_mechanism__.
__exhaustive_enumeration__.
__single_precision_floating_point__
__faulty_environment__
__individual_cores__.
__regular_meshes__.
__load-balancing_techniques__
__0.13-µm__
__frequently_executed__.
__exploit_instruction-level_parallelism__
__write_policy__
__release_consistency__.
__Prior_proposals__
__Experimental_results_with_synthetic__
__metacomputing_environment__.
__MPEG-2_video_encoder__
__carrier_concentration__.
__searching_techniques__.
__SRAM_design__.
__rated-clock__
__structured_ASIC__.
__path_delay_tests__
__CRAY-1S__
__long_wires__,
__regular_pattern__.
__highly_parallel_processing__
__distributed_cache__,
__operating_voltages__.
__multiprocessor_workstation__.
__statistical_simulation__,
__existing_compilers__.
__FPGA_router__
__scratch_pad__
__software_distributed_shared_memory_systems__
__virtual_address__.
__flexible_electronics__.
__native_mode__
__HW-SW_partitioning__
split-__bus_architecture__
__contemporary_microprocessors__.
__Architectural_features__
__memory_module__,
__False_Acceptance_Rate__
__LCD_controller__,
(__FPGA-based__)
__grain_size__.
__Minimizing_communication__
__chip_area__)
__logical_gates__.
__data_path_circuits__.
__RISC_machines__.
__high-_performance__
__standing-wave__
__heterogeneous_computing__,
__portable_electronic_devices__.
__adjacent_wires__.
__delay_calculation__.
__continues_to_shrink__,
__fault-tolerant_techniques__.
__improving_locality__
__mixed_signal__,
__high_performance_CMOS__
__on-chip_interconnection_network__,
__division_and_square-root__
__logic-emulation__
__bus_contention__,
__real_workloads__,
__video_compression_standards__,
__bit_resolution__
__parity_checkers__
__sign-extension__
__reduction_potential__
__optimal_code__.
__cycle_level__
__workload_mixes__,
cache-__coherent_shared_address_space__
__reducing_register_pressure__
__cache-coherent_multiprocessors__.
__MPEG-2_video_decoder__.
__power-efficient__.
__pipelined_datapaths__.
__aggressive_optimizations__,
__interpretive_simulation__
__prefix_adders__
__realistic_faults__,
__Myrinet_cluster__
__instruction-level_power__
__finite_field_inversion__
__embedded_microcontrollers__
__commercial_server_workloads__.
__memory_intensive__,
__Reed-Solomon_decoders__
__commercial_compilers__.
__active_memory__.
__pseudo-random_bit__
__regression_suites__.
__Standard_interfaces__
__voltage_comparator__
__runtime_DVFS__
__bipolar_devices__
__test_adequacy__.
__filter_response__.
__transaction_level_model__
__direct_mapped_instruction__
__translation_buffer__
__carry-lookahead_adder__.
__LAX__
__cantilever-based__
__multi-reader__,
__bit_extraction__
__query_execution_plans__,
__CPU_architectures__,
__Transaction-level_modeling__
__deep_memory_hierarchies__
__typical_instances__.
__special-purpose_accelerators__
__synthetic_gene__
__Instruction-level_parallelism__
__Higher_radix__
__context-switches__
__buffer-sizing__
__0.18_µm_CMOS_process__
__Unix_utility__
__Class-D_amplifier__
__on-chip_interconnects__,
__floating_point_units__.
__pipeline_execution__
__garbage_collection_algorithm__.
__low_power_mode__
__secure_program_execution__
__Bit-rate__
__mean_time_to_failure__.
__multiple_voltage_levels__.
__external_memories__,
__processor_customization__
__MIMD_architectures__,
__dependent_tasks__,
__state_recovery__
__floating-point_computation__.
__VLIW_processor__,
__free_running__
__voltage/frequency_scaling__,
__rostering_problem__.
__temporal_window__
__helper_engines__
__gate_oxide_shorts__
__router_architecture__,
__heterogeneous_pipelined__
__thread_spawning__
__technology_mapper__,
__PC_graphics_hardware__
__DMA_transfers__.
__analytical_performance__
__checkpointing_overhead__
__NUCA_cache__
__word-oriented_memories__
__Bartok__
__layout_patterns__.
__negligible_performance_impact__
__super_computers__
__utilization_efficiency__,
__simulation-based_validation__
__Matlab®__
__regular_and_irregular_topologies__.
__unbalanced_load__
__test_architecture_design__
__buffer_utilization__,
__I/O_subsystem__.
__domino_gates__.
__instruction_set_architectures__,
__fewer_resources__,
__Mach_3.0__,
__low-noise_amplifiers__.
__communication_centric__
__last_level_caches__.
__short_faults__.
__L2_caches__,
__controllability_and_observability__,
__performance_and_energy-efficiency__.
__partial_expansions__
__scenario_specific__
__IEEE_single_precision__
__pattern_set__,
__loop_optimizations__,
__shipboard_power__
__variable-granularity__
__Collecting_data__
μC/__OS-II__
__product_terms__,
__40_percent__,
__consecutive_iterations__
__reservoir_simulator__
__DSP_synthesis__
__large_data_bases__.
__basic_cell__
__Reconfigurable_systems__
__faster_processors__,
__optimal_pipeline_depth__
__coarse-grained__.
__video_decoder__,
__private_L2_caches__
__concurrent_sessions__
__clock_distribution_networks__,
__communication-intensive_applications__.
__SAT-based_model_checking__.
__multiphysics_simulation__
__space_savings__,
__resource_fragmentation__.
__heterogeneous_multicore_processor__.
__transmission_strategies__.
__event_scheduling__.
__Brute-force__
__MOSFET_model__.
__Blu-ray__
__Distributed_storage__
__hierarchical_memories__
__coordinate_rotation_digital_computer__
__movable-head__
__megabytes_per_second__.
__testable_paths__.
__scan_insertion__
__scalable_video_codec__.
__parallel_loop__.
__stuck-at_fault__.
__fault_test_sets__
__Cholesky_algorithm__
__order-picking__
__magnetic_bubbles__
__instruction_set_extension__,
__Linear_hashing__
__flash_memory_chips__
__PC_boards__.
__chip_testing__
__reduction_algorithms__,
__stan-_dard__
__per_hop__.
__guest_operating_systems__,
__multiple_constraints__,
__CMP_platforms__
__shared_memory_multiprocessing__
solution-__adaptive_finite_element__
__DSP_code__.
__memory_allocations__.
__Accurate_timing_analysis__
__power_saving_modes__
__soft_error_rate_estimation__
__drive-by-wire__
__data_preparation__.
__DFT_techniques__.
__regular_codes__
__L2_miss__
__CMOS_logic_gates__.
__DFT_insertion__
__algorithmic_parameters__.
__scalable_parallelization__
__control_circuitry__,
__UMC_0.18__
__multimedia_extensions__,
__unimodular_transformations__.
__veri-_fication__
__Input_Queued__
__blade_servers__.
__Interprocedural_analysis__
__current_consumption__,
__injection_technique__
__Elliptic_curve_cryptosystems__
__matrix-vector_multiplication__,
__idle_cores__
__wireless_sensing__.
__intelligent_control_systems__
__fault_resolution__
__circuit_technology__.
__full-scan__.
__temperature_monitoring__.
__automatically_managed__
__output_quality__,
__modular_designs__.
__ATPG_technique__
__rewrite_techniques__
__packet_processing_systems__
__logic_circuitry__.
__network_decomposition__
__scan-based_designs__
__5_GHz__.
__reconfigurable_data_path__
__heterogeneous_architecture__.
__Recent_theoretical_results__
__stable_operation__.
__highly_threaded__
__crosspoint_buffers__,
__network_traffic_measurements__.
__medical_implant__
__locality_exploitation__
__fault-simulation__
__sim-_ulation__
major/__minor_loop__
__increasing_concurrency__
__fast-lock__
__micro-flow__
__conserving_power__
__instruction_set_customization__
(__SEU__),
__twig_query_processing__
__high_defect_rates__,
__technical_computing__.
__high_performance_storage_systems__.
__KMP_algorithm__
__redundant_array_of_independent_disks__
__multiple_CPU_cores__
__RDMA_operations__.
__cosmological_simulations__
__arc-consistency__.
__chemical-mechanical__
__loop_restructuring__
__wait-freedom__.
__effectively_suppressed__.
__Low_cost__,
__core_wrappers__
__Mean_Time_to_Failure__
__Design_trade-offs__
__pattern_recognizers__.
__White-box__
__switching_converters__
__pixel_shaders__.
__lifting-based_DWT__
__through-silicon-vias__
__block_accesses__,
__failure_criteria__,
__gate_oxide_reliability__.
[__Conference_Calendar__].
__network_controller__
__an_ultra_low-power__
__considerable_overhead__.
__small-delay_defects__
__victim_caches__,
__experimental_demonstrations__
__optical_multistage_interconnection_networks__
__placement_and_global_routing__.
__Intel_8088__
__lightweight_threads__.
__block-based_video_coding__
__round-robin_fashion__
__cost_tradeoff__
__Harrier__
__short_life_cycle__.
__accrued_utility__
__people-counting__
__embedded_RAMs__,
__High_performance_architectures__
__IR-UWB_receiver__
__0.13μm_CMOS__
__fully_featured__
__Asynchronous_control__
__simple_cores__.
__throughput_improvement__.
__Rx__,
__retransmission_delay__
__power-efficiency__,
__functional-unit__
__pipelined_computers__.
__synchronous_writes__
__metal-insulator__-semiconductor
__gate_area__.
__net_lengths__.
__dependence_violations__
__small_form_factor__.
__fault-tolerant_processor_arrays__.
__Combinatorial_methods__
(__SRAMs__)
__JPEG_lossy_compression__
__ISCAS-89__
__multiprocessor_workstations__.
__mapping_schemes__,
__analogue_and_mixed-signal__
__routing_metrics__,
__gate_equivalents__
__parallelization_tools__
__high-performance_clusters__
__key_size__.
__future_CMPs__
__distributed-memory__,
__pre-runtime_scheduling__
__trace_reuse__
__Statistical_delay__
__reduced_cost__.
__Delaunay_mesh_refinement__
__interconnection_network_simulator__
__RS_code__,
__superscalar_pipeline__
__small_scale__.
__memory_interface__,
__lattice_gauge_theory__
__speed_independent_circuits__
__inter-core_communication__.
__&mu__;-kernel
__gravity_calculation__
__sense_amplifier__.
__truncation_errors__.
__Tradeoff_analysis__
__hard-to-detect_faults__,
__runtime_leakage__
__parallel_computer_architecture__.
__phased_logic__
__remote_operation__,
__hot-carrier_degradation__
__supply_voltage_range__.
__delay-budgeting__
__full_scan__.
__workload_migration__
__future_communication_systems__
__cache_partition__
__high_yield__.
__heterogeneous_reconfigurable_systems__
__purchase_cost__
__cost/performance__.
__global_search_capability__,
__forwarding_plane__.
__VLIW_instructions__
__cache_controller__,
34__&percnt__;
__cache_prefetching__.
__symmetric_multiprocessor__.
__70nm_technology__.
__analog_circuit__,
__high_yield__,
__Compaq_iPAQ__
__MEMS_resonator__
__multiplier_block__
__branch_prediction_strategies__
__energy_utilization__,
(__RAMs__),
__Victoria_Falls__
__wide_bandwidth__.
__topology_synthesis__
__variable_length_decoder__
__multicore_platform__
__production_yield__,
__line_edge_roughness__
__common_attacks__,
__high-k_dielectrics__
__Typical_values__
__perceptual_quality__,
__cell_sizes__,
__100-MHz__
__parallel_sparse_matrix__
__test_access_mechanism__.
__configuration_memory__,
__diagnostic_capabilities__.
__atomic-scale__
__advanced_CMOS__
__CORDIC_algorithms__
__checksum-based__
__Restart_strategies__
__square_and_multiply__
__highly_associative__
__electronic_auctions__,
__custom_logic__.
__memory_unit__,
__compilation_times__.
__state_elements__,
__scan_shifts__,
__non-scan_sequential_circuits__
__superscalar_processor_performance__
__geometry_engine__
__size_limitation__
__mixed-signal_SoC__
__frequency_separation__
__based_architectures__
__slow_dynamics__,
__layout_editor__
__path_delay_test_generation__
__Sequential_logic__
__transparent-scan__.
__LOD_selection__
__opens_and_shorts__
__ADC_architecture__
__gm-C_filter__
__nanoscale_architectures__.
__mixer_for_direct_conversion__
__operational_mode__.
__FPGA_design__,
__gang-scheduling__,
__vector_restoration__.
__digital_controllers__.
47__&percnt__;
__SoC_interconnects__.
__cluster_utilization__.
__the_San_Diego_Supercomputer_Center__.
__Cache_blocks__
__SIMD_implementation__
__FORTRAN_code__
__parallel_sort__
__greater_than_90__%.
__sparse_LU_factorization_with_partial_pivoting__.
__accuracy_requirements__,
__floating-point_hardware__
4-__point_DFT__
__temperature-sensing__
__radix-4_FFT__
__infant_mortality__.
__LINPACK_benchmark__
__computational_accelerators__
__pipelined_cache__
__Fault_insertion__
__interconnect_defects__.
__Omega_Networks__
__minimum_power__.
__Configurable_computing__
__soft_input__
__massively_parallel_supercomputers__
__direct_replacement__
__write_allocate__
__Switch-level_simulation__
__single-ISA__
__70-nm__
__fault_sensitivity__
__Special_features__
__transition_fault_testing__.
__Online_algorithms__
__topology_generation__,
__checkpoint_and_rollback__
__parasitic_extraction__,
__wiring_overhead__
__core-cells__
__HPC_platforms__.
__custom_instructions__,
__test_generators__.
__64_×_64__
__performance-monitoring__
c-C4F8/__Ar/O2/CH2F2__
__standard_Fortran__
__analogue-to-digital_converter__
__significantly_smaller__.
__memory_reduction__.
__consecutive_addresses__.
__hybrid_parallelism__
__register_file_size__.
__power_measurements__,
__energy_delay_product__
__direct_injection__.
__IP_router__.
__software_Distributed_Shared_Memory__
__liveness_analysis__,
__thread_level_speculation__
__intensive_applications__,
__Pentium_Pro_processor__
__execution_cores__.
__execution_cores__
__Under_certain_circumstances__
__filtering_engine__
__0.6_um__
__digital_RF__
__IEEE_single-precision__
__data-dependencies__
__Web-crawling__
__wideband_slope__
__processor_SoC__
__vacuum_tube__
__amplifier_design__
__reconfigurable_interconnect__.
__worst_case_timing__
__Process_variation_tolerant__
__SliM__-II
__lithium-ion__
__manual_control__,
__contiguous_allocation_strategies__
__power_simulator__,
__impedance_matching_networks__
__sizes_grow__,
__VLIW_DSPs__
__considerable_energy_savings__.
__characterization_methodology__
__force_calculation__.
__KSR-1__,
__low-voltage_analog__
__response_speed__,
41__&percnt__;
__flight_envelope__
__magnetic_tapes__
__video_rate__,
__hardware_assistance__
__voltage_and_frequency_scaling__.
__design_space_exploration_and_optimization__
__Non-volatile_memory__
__read-out_circuit__
__idle_intervals__.
__digital_chips__
__CMOS_imaging__
__MapReduce_workloads__
(__op-amp__)
__silicon_integration__
__yield_enhancement__,
__metal_CMOS_technology__
__array_processing__,
__disk_controllers__
__8-bit_microcontrollers__
__crosstalk_effects__,
__ARM_instruction_set__.
__processor_elements__.
__Virtex_2_Pro__
__harmonic_distortion__.
__power_modes__,
__ISCAS_89_benchmark_circuits__
__Process_technology__
__main_beam__
__low_power_devices__.
__power_trade-offs__
__desktop_processors__.
__wideband_RF__
__multiply-accumulator__
__reconfiguration_times__
__short-latency__
__ASICs_and_FPGAs__
__dynamic_memory_disambiguation__
__PowerPC_620__
__Achieving_high_performance__
__hypercube_systems__,
__STT_MRAM__
__Application_Specific_Instruction-set_Processors__
(__STT_MRAM__)
__wireless_handsets__.
__multithreaded_architectures__,
__graphics_pipelines__
__SPECint2000_benchmarks__,
"__fine-grained__"
__access_efficiency__.
__post-compilation__
__ROM_based__
__post_fabrication__
__large_variations__.
__MVL_circuits__
__manycore_chips__
__collective_MPI__
__voltage_transfer__
__parameterized_models__.
__visualizing_large_data_sets__
__product_units__
__gate_array__.
__heterogeneous_multiprocessor_platforms__
__Hyper-Threading_technology__
__N-body_simulations__.
__interface_circuits__.
__operation_scheduling__,
__hard_real-time_tasks__,
__damage_repair__
__carry-propagation__-free
__hyperblock_formation__
__Platform_FPGAs__
__controller_IC__
__lower_energy_consumption__,
__energy_terms__,
__loop_partition__
__cache_interference__,
__clock_scaling__
__application_mapping__,
__quasi-planar__
__circuit_delays__.
__superscalar_execution__
__modern_graphics_cards__.
__width_quantization__
__Vth_variation__
__software_pipelined_loops__.
__mini-graphs__
__hard_fault__
__delay_uncertainty__.
__Centrino__
__multiple_stacks__
__MOS_structures__.
__experimental_test__,
(__processing_element__)
__CPU_scheduling__.
__speculative_multithreading__,
__workload_variations__,
__parallel_matrix_multiplication_algorithms__
__high_compatibility__
__memory_locality__,
__safe_regions__
__variable_execution_times__.
__prefetching_thread__
__multiple_CPUs__.
__HD_Photo__
__Timed_circuits__
__manycore_systems__
__photonic_network-on-chip__
__photonic_networks-on-chip__
__load_tests__.
__crystallite__
__Cray_XT4__.
__Threshold_logic__
__Hardware_implementations__
__hardware_requirements__,
__device_scaling__,
__radio-triggered__
__shorter_execution_times__
__cache_indexing__
__device_physics__,
__tri-mode__
__combinational_logic_circuit__
__flip-chip_packaging__.
__end_of_life__.
__transparent_latches__
__Reducing_energy__
__processed_concurrently__
__variable-voltage__
__cell_layouts__.
__computational_redundancy__
__MicroBlaze_soft_processor__
__oil_fields__
__reducing_energy_consumption__,
__performance_factors__,
__diversity_order__,
__virtualization_layer__.
__main_memory__)
__memory_management_units__
__phase_boundaries__
__voltage_islands__,
__Translation_Look-aside_Buffer__
__customizable_processors__
__timing_specifications__,
__current_limiter__
__circuit_board__,
__SOC_applications__
__power_supply_variations__
__net_list__,
__digit-set__
__real-time_gesture_recognition__.
__low_area__,
__0.35µm_CMOS__.
__carry-chain__
__Thread_migration__
__rapid_acquisition__
__Mixed_mode__
__code_cache__.
__effi-_ciency__
__memory_pages__,
(__RAMs__)
__Dynamic_binary_instrumentation__
__Post-fabrication__
__Hardware_designers__
__higher-performance__
__flip-flop_designs__
__soft-core_processor__.
__Global_register_allocation__
__64-bits__
(__64-bit__)
__Memory_optimization__
__supply_voltage_reduction__,
__test_equipments__
__MPI-OpenMP__
__level_parallelization__
__reconfigurable_device__.
__platform_specific__,
__live-range_splitting__.
__subthreshold_voltage__
__manycore_processors__.
four-__way_set-associative_cache__
__Duo_processor__
__parametric_faults__,
__Pattern_Sensitive_Faults__
__dynamic_array__
__data_retention_voltage__
__logic_levels__,
__forward_and_backward__.
__multi_frequency__
__slow_speed__,
__concurrent_error_detection__,
__image_perception__.
__stuck-open_faults__,
__multiple-input__,
__tilt_sensor__.
__erroneous_sentences__
__neighborhood_size__,
__Sorting_networks__
__VLSI/WSI_arrays__.
__I/O_subsystems__,
__much_easier__,
__burst_size__.
__limited_depth__
__public-key_algorithms__
__Low_frequency_noise__
__solder_joint_reliability__.
__correcting_code__
__execution_overhead__,
__low_power_synthesis__
__functional_level__,
__higher_compression_ratio__.
__error_detection_capability__.
__Test_set_compaction__
__storage_reduction__,
__stego-image_quality__.
__symmetrical_FPGAs__.
(__Field_Programmable__
__concurrently_executing_transactions__
__job_scheduler__,
__count_based__
__Image_encryption__
__tracking_mechanism__.
__transistor_count__.
__message_passing_library__.
__relaxation-based_circuit__
__circuit_topologies__,
__decoder_architectures__
__slack_allocation__.
__finely-tuned__
__multilevel_cache__
__power_densities__,
__clock_networks__,
__Intermediate_results__
__full-search_vector_quantization__
__locally_clocked__
__frequency_islands__
__workload_behavior__,
__TUX__
__RTOS_kernel__
__0.18µm_technology__
__power_consumption_and_area__.
__commodity_PCs__,
__802.11n_MIMO__
__baseband_processing__.
__CMOS_front-end__
__scan_based_BIST__
__digitally_controlled_oscillator__
__frequency_synthesis__
__search_times__,
__CMOS_transconductance__
__guarded_atomic_actions__
__pseudo-random_BIST__
__low-power_synthesis__
__instruction_bus__
__terrain_data__,
'__85_benchmark_circuits__
__space-domain__
__checkpoint_recovery__
__packing_density__.
__dynamic_metrics__,
__variable-ordering__
__Software_controlled__
a-__Si_TFT__
__thermal_aware__
__memory_bandwidth_requirement__
__object_replacement__
__compositional_model_checking__,
__IPC_loss__,
__average_wire_length__
__secondary_cache__
__weight_update__.
__memory_chip__.
__partial_reconfiguration__,
__technology_migration__.
__LEACH_protocol__.
__static_power__,
__stacked_DRAM__
__reconfiguration_times__.
__clustered_VLIW_processors__.
__smart_recompilation__
__temperature_coefficient__.
__decoding_latency__
__IXP_network__
__area_estimation__.
__stress-aware__
__generational_collectors__
__Jalape&ntilde__;o
__Design-For-Testability__
__bandwidth_demands__,
__BiCMOS_circuits__.
__unreliable_hardware__
__I/O_subsystem__,
__modulation_mode__
__dynamically-typed_object-oriented__
__direct-mapped_cache__.
__L2_miss__,
__switch-level_timing__
__Runahead_execution__
__expert_programmers__,
__formatted_text__
__900_MHz__.
__serial_interfaces__
__common_cause_failures__
__PCI_Express__,
__static_power_dissipation__,
__parallel_hardware__,
__reversible_computing__.
__distributed_memory_machines__,
__solving_linear_equations__
__fault_tolerant_circuits__
__MPEG_encoder__
__idle_disks__
__medium_frequency__
__ASCI_Blue__
__dynamic_optically_reconfigurable_gate_array__
__random_pattern_resistant_faults__
__gate_level_simulation__
__congestion_reduction__.
__code_tangling__
__pipeline_structure__,
__duty_cycle_corrector__.
__single_symbol__
__IBM_Power3__
__high-activity__
__Opteron_processors__.
__performance_and_resource_usage__.
__coherence_traffic__,
__Blue_Gene/P__,
__reconfigurable_logic_devices__
__timing_resolution__.
__compressed_XML_data__
__small-_to_medium-size__
__wavefront_algorithms__
__wavefront_algorithm__
__output_bit_stream__
__vector_registers__.
__interleaved_cache__
__chip_multithreading__
__instruction_delivery__
real-__time_flight__
__LFSR_reseeding_based__
__arbitrarily_long__.
__fully_connected_networks__
[__IC_layout__].
__opamp-sharing__
__energy-hungry__
__fault_tolerant_design__.
__large_instruction_windows__.
__embedding_rate__.
__optically_reconfigurable_gate_array__
__VC_projects__.
__the_Cell_Broadband_Engine™__
__Queuing_network_models__
__undetected_errors__
__resource_optimisation__
__operational_transconductance_amplifiers__.
__sprocket__
auto-__increment/decrement__
__CMOS_mixer__.
__million_gates__.
__performance_variability__,
__5.9_GHz__
__path_delay_fault_testing__.
__error_margins__.
__Commercial_tools__
__delay_degradation__.
__test_stimulus__,
__optical_interconnects__,
__computer-aided-design__
__attractive_alternatives__
__multicore_architecture__
__inherently_serial__
__random_pattern_testable__
__low_memory_requirements__,
__MIMD_computer__
__trace_file__.
__switch_modules__,
__input_range__.
__low_sensitivity__.
__related_defects__
__power_supply_network__.
__input_sets__,
__weak_atomicity__
__finding_bugs__.
__data_compression_techniques__,
__higher_compression_ratios__.
__disk_performance__,
__LP_CMOS__.
__increase_programmer_productivity__
__double-precision_floating_point__
__per_clock_cycle__)
__cpu_time__
__co-processor__,
__GPU_implementation__,
__error_floors__.
__zero_voltage_switching__
__silicon_wafer__.
__instruction_set_simulators__.
__op-amps__.
__low_power_technology_mapping__
__wide_frequency_range__
__distributed_snapshots__.
__Architectural_simulation__
__data_retention__,
__closed-form_formulas__,
__sigma_delta__
__major_disadvantage__
__PLA_implementation__.
__Verilog_Hardware_Description_Language__
__ML_decoding_complexity__
__direct-conversion_receiver__
__Op-amp__
__voltage_sources__
__Parallel_architecture__
__multicast_ATM_switch__.
__Structural_modeling__
__memory_limitation__
__Josephson_junctions__
__mesh_router__.
__Reliability_aware__
__GPU-enabled__
__high-performance_ICs__.
__BFT_protocols__
__future_architectures__.
__Unix_utilities__
__multiprocessor_DSP__
__heterogeneous_SoCs__
__latched_comparator__
__DSM_multiprocessors__.
__clock_phases__
__write_buffers__
__substrate_parasitics__
__feedback_information__,
__FPGA_fabrics__.
__Variable-size__
__GHz_range__.
__straightforward_implementations__
__ripple-carry_adder__
__quadruple-precision__
__test_planning__.
__program_portability__
__GloMoSim_simulator__.
__FFT_processor__,
__accelerator_simulations__
__digital_to_analog_converters__
__early_design_space_exploration__.
__neighborhood_pattern_sensitive_faults__
__AlGaN/GaN_high_electron_mobility__
__high_throughput_rate__.
__Log-structured_File_Systems__
__100nm_technology__
__timed_transitions__
__one_bit_transform_based__
__routed_nets__
__larger_caches__,
__grid_file__.
two-__port_SRAM__
__Partial_scan_design__
__multiple_failure_modes__.
__noise_avoidance__
__peak-signal-to-noise_ratio__
__maze_router__.
__interconnect_crosstalk__
__algorithmic_ADC__
__percentage_errors__
__dB_SFDR__.
__Near-term__
__speculation_control__.
__OLTP_workloads__
__wormhole-routed_mesh_networks__
__area_and_wire_length__
__Domino_circuits__
__VLSI_circuits_and_systems__.
__resonant-tunneling_diodes__
__Bridging_defects__
__GCC_compiler__
__signed-digit_adder__
__data_cache_misses__,
__benchmark_programs__:
__hot_code__
__silicon_photonic__
__crossbar_networks__.
__high-performance_designs__,
__gain_bandwidth__
__bi-predictive__
__band-switching__
__jitter_analysis__
__edge_profiling__
__single-pass__,
__speech_dialogue__
(__Instruction_Set_Architecture__)
__instruction_fetch_energy__
__routing_table_lookup__
__clocked_circuits__
__application_mapping__.
__false_negative_rates__
__adder_circuit__.
__encoded_data__.
__switched-resistor__
__chopper_stabilized__
__high_energy_density__
__graphical_processing_unit__
__50&percnt__;,
ITC'__02_SOC_Test_Benchmarks__
__application-specific_architectures__.
__reducing_switching_activity__
__pixel_shaders__
__ALU_array__
__TCP/IP_networks__,
__Buffer_sharing__
__DMA_engine__.
__code_portability__,
__register_promotion__
__wire_crossing__
__increasing_dimensionality__,
__request_sizes__.
__superscalar_microarchitecture__
__at_NASA's_Goddard_Space_Flight_Center__.
__quasi-delay-insensitive__
__irregular_architectures__.
__software_defined_radio__,
__cycle_accuracy__,
__application-driven__,
__software_compatibility__.
__configurable_computing__.
__short_read_mapping__
__fine-grain_locking__
__high_memory_bandwidth__,
__prediction_models__:
__modular_multipliers__
__small-cell__
__negligible_overhead__,
__RF_devices__.
__leakage_dominant__
(__Data_Encryption_Standard__)
__circuit_optimization__,
__loop_constructs__,
__partitionable_systems__.
__high_performance_systems__,
__Supply_voltage__
__highest-priority__
__referencing_behaviour__
(__memory_accesses__,
__screen_printing__
__reliability-aware_power_management__
__reusable_programs__
__Multi-Vt__
__I{DDQ__}
__Binary_decision_diagram__
(__path-oriented__
__verification_methodologies__.
__channel_code__,
__MLC_NAND_flash_memory__
__SEU_tolerance__
__side-channel_cryptanalysis__
__routing_area__,
__micro_processor__
__WWW_traffic__.
__fault_scenarios__,
__key_sizes__,
__AES_S-Box__
__automatic_test-pattern_generation__
86__&percnt__;
__neuromorphic_VLSI__
__functional_unit_binding__
__functional_unit_binding__.
__Altera_Stratix_II_FPGA__.
__low_encoding_complexity__
__Displacement_mapping__
__power_profile__.
__dual-rail_logic__
__dose_level__
__Triple-DES__.
__Reliability_testing__
__increasingly_important__,
__High_variability__
__multiprocessor_machine__.
__write_port__
__RSA_public__
__modern_FPGAs__,
__malicious_user__.
__squaring_operations__
__voltage_gain__,
__counting_algorithm__,
__memory_space_requirements__,
__IEEE_floating-point_arithmetic__.
__multicore-aware__
__firing_frequency__.
__remote_invocations__.
__industrial_application__,
__physical_unclonable_functions__.
__rule_checker__
__Linear_feedback_shift_registers__
__slow_convergence_speed__,
__pipeline_synthesis__
__HD-DVD__
__CMOS_transceiver__
__body_effect__.
__key_schedules__
__WSOP__
__circuit_realization__.
__hit_or_miss__.
__computational_overheads__.
__power_losses__.
__Common-mode__
__Banyan-based__
__complementary_energy__
__shortest_path_search__
__Function_point_analysis__
__Retargetable_code_generation__
__energy_consumption_ratio__
36__&percnt__;
__intrinsic_parallelism__
31__&percnt__;
__Statistical_optimization__
__readout_circuit__.
__primary_storage__.
__performance_gain__,
__Object-oriented_design_patterns__
__sub-word_parallelism__
__parallel_simulation_environment__
__word_width__
__physical_limits__,
__PSpice_simulation__
__double_poly__
__post-silicon_debugging__.
__delay_insertion__.
__Coverage_testing__
__mixed-signal/RF__
__configuration_generation__.
__locating_faults__
__distributed-shared_memory__
__virtual_caches__
__CMOS_op-amps__
__Energy_dissipation__
__gate-sizing__
__page-table__
__50_MHz__.
__complex_bandpass__
__higher_frequencies__,
__symmetric_block_ciphers__.
__telecommunication_equipment__
__domino_logic_circuit__
__interconnect_loads__
__adiabatic_circuits__.
__Monitoring_tools__
__Application_requirements__
__clock_cycles__)
__SPEC2000_integer_benchmarks__.
__AMR-WB__+.
__arbitrary_waveform__
__redundant_binary_representation__
__parallelization_technique__,
__grid_point__.
__zero-downtime__
__iterative_logic_arrays__.
__high_performance_communication__
__Architectural_synthesis__
__shared-cache__
__wirelength_increase__.
__voltage_overscaling__.
__CMOS_realization__
__bit_width__
__Montgomery_modular_multiplication__
__dB_dynamic_range__.
__CMOS_comparator__
__AOU__
__trace-driven_simulator__
__reduced_greatly__,
__Mediabench_benchmarks__
__tabled_resolution__
__voltage_tuning__
__viterbi_decoder__
__hard_errors__,
__SCUD__
__fault_simulator_for_synchronous_sequential_circuits__.
__link_contention__.
__delay_cost__,
__wavelet_coders__,
__nanometer_designs__,
__cell-based_designs__.
__Java_HotSpot__™
__input_transitions__.
__matrix_converters__
__during_scan_testing__.
__testability_analysis__,
__deterministic_jitter__
__harmonic_periods__
__thread_pool__.
__Dynamic_control__
__delay_times__,
__window_selection__
__circuit_degradation__
__hybrid_CPU/GPU__
__delay_fault_detection__
__expected_path_length__
__logic_BIST__,
__current-mirror__
__low_dynamic_power__
__low_leakage_power__
__power-on_reset__
__parallel_database_processing__
__SEU__.
__context-based_adaptive_binary_arithmetic__
__64_MB__
__MPEG-compressed_video__
__resonant_supply_noise__
__loop_scheduling__.
__low_power_circuits__
__buffer_hit_probability__.
__Hardware_accelerators__
__sort_merge__
__fault_partitioning__
__conventional_counterparts__
__distributed-memory_architectures__.
__VME_bus__
__manufacturing_test_cost__
__BR2__
__random_writes__.
__write-ability__
__simulation_based_verification__
__interconnection_network_topologies__
__parallel_encoder__
__direct_conversion_receiver__.
__niche_market__
__micro-electro-mechanical__
__buffered_clock_tree__
__built-in_self-diagnosis__
__MAP_decoder__
__associative_string__
__CAD_software__.
__structural_faults__
__successive_approximation_analog-to-digital_converter__
__Full-custom__
__selective_hardening__
__costs_incurred__
__excellent_accuracy__,
__content_browsing__.
__basic_modules__,
__sensitized_paths__
__instruction_set_extensions__,
__IR_drop__.
__binary_heap__
__×_speedup__
__feedback_amplifier__.
__intra-die_process_variations__.
__nanoscale_devices__,
__oscillator_circuits__.
__peripheral_cores__.
__improved_energy_efficiency__
__scatter_and_gather__
__fault_testing__.
__local_stores__,
__tens_of_seconds__.
__multiple-input_switching__
__high_performance_interconnects__
__Synergistic_Processor_Elements__
__IBM_Power5__
__testing_requirements__,
__packet_error_rate__.
__Automated_abstraction__
__Delay_faults__
__fairly_accurately__.
__path-tracing__
__realistic_benchmarks__,
__thermal-aware_floorplanning__
__Voltage_islands__
__issue-width__
__BGP_convergence__.
__cooperative_caching_schemes__
__state_generation__
__frequency_hopping__,
__functional_simulator__.
__checking_mechanism__.
__commodity_based__
__anything_else__,
__Process-induced__
__register_access__
__Component-level__
__stack_frames__,
__latch_based__
__variable_gain_amplifier__.
__stability_improvement__
__voltage_fluctuation__
__aware_timing_analysis__
__configuration_bits__,
__pipelined_functional_units__
__adjacent_channels__.
__list_scheduler__.
__reducing_test_data_volume__
__high_PSRR__
__partially-parallel_LDPC_decoder__
(__RAMs__).
__Disk_mirroring__
82__&percnt__;
__message-passing_programming_model__
__message-passing_multicomputer__.
__single_clock__
__hot_swap__
__threshold_variation__.
__relay_schemes__
__compute_node__.
__bottle_neck__
__quality_measurements__.
__division/square_root__
__diagnostic_power__
__delay_fault_test__
__Dynamic_spectrum_management__
__signed-digit_representations__
__carbon_nanotube-based__
__data_path_circuits__
__Vth_assignment__
__phase_detectors__
__membership_dynamics__
__temperature_fluctuations__.
__N-Modular_Redundancy__
__resolution_scalability__.
__desktop_systems__,
__SiGe_technology__.
__scan_chain_ordering__
__SPEC_benchmark_suite__.
__deep-submicron_VLSI__
__Read/Write_operations__,
__robust_path_delay_fault__
__design_productivity__,
__tree_depth__.
__variable_threshold_voltage__
29__&percnt__;
__BlueGene/L_supercomputer__.
__heap_data_structures__
__single_population__
__avoiding_useless__
__whole-program_analysis__,
__CMOS_logic_cells__
__high_throughput_data__
__NBTI_degradation__.
__Voltage_scheduling__
__feedback_compensation__
__public_key_algorithms__
__sequential_designs__.
__Traditional_schedulers__
__accuracy_degradation__
__x86_architecture__.
__synchronization_methods__.
__Chip-Multiprocessors__
__current_reference__.
__wire_widths__.
__IEEE_Standard_754__
__Low-swing__
__produced_encouraging_results__
__battery_powered_devices__
__interconnect_delay_and_crosstalk_noise__,
__software_modularization__
__circuit_structures__,
__system-level_power_management__.
__quantization_parameter__.
__voltage-frequency_islands__
__binary-weighted__
__high_performance_microprocessor_designs__.
__statistical_timing__,
__random-access_memories__.
__converter_circuit__
__mass_memory__.
__false_errors__.
__adjustable_delay__
__linear_systolic_arrays__
__SPEC_CPU2006_benchmarks__
__high_speed_CMOS__
__AC_drive__
__fault_aware__
__server_platforms__
__gated-Ground__
__digital_differential_analyzer__
__error_resilient__.
__interconnect_test__.
__luminous_flux__
__distributed_shared_memory_multiprocessor__.
__distance_traveled__,
__reprogrammable_hardware__
__RSA_algorithm__.
__statistical_circuit_analysis__
__index_files__.
__Architectural_simulations__
__standby_modes__
__binary_adder__.
__parallelism-aware__
__thermal_stress__.
__dual-function__
__pausible_clocking__
__performance_evaluator__.
__chip_multiprocessor__,
__shared_memory_parallel_computer__
__block_lengths__,
__criticality-aware__
__instruction-cache_misses__
__application_dependent__,
__pn_junction__
__hard_faults__,
__simulated_results__,
__signal_wires__,
__faults_in_synchronous_sequential_circuits__.
__combinational_logic_networks__.
__supercomputing_center__
__processor_unit__
__trailing_edge__
__linear_speedup__,
__image/video_processing__,
__interactive_processes__.
__antifuse-based__
__voltage-drop__
__Architectural_requirements__
__wear-out__.
__multi-chip_modules__.
__polynomial_basis_multiplier__
__CMOS_logic_style__
__DEC_PDP-11__
__coherence_actions__
__Test_points__
__phase-frequency_detector__
__Set-associative_caches__
__buffer_sizing__,
__frequency_and_supply_voltage__
__Dominance_relations__
__resonant_H-tree_clock_distribution_networks__
__shared_memory_multiple_SIMD__
__energy_per_instruction__
__carry-save-adder__
__Fortran_compilers__.
__small_hardware_overhead__.
__tridiagonal_solver__
__deblocking_filter__,
__job_splitting__
__gate_oxide__.
__Xilinx's_Virtex__
__instruction_cache_performance__.
__peripheral_circuits__.
__loop_antenna__
__minor_modification__
__hiding_technique__
__Register-transfer_level__
pseudo-__random_vectors__
__MHz_CMOS__
__area-array__
__1.8V_supply__
__keystrokes_per_character__
__address_generation_unit__
__irregular_loops__
__execution_profiles__,
__Walsh_codes__
__embedded_applications__:
__acres__
__multiple_memory_banks__.
__high_robustness__,
__motor_vehicles__.
__CPU_time__).
__testability_measure__,
__ISCAS-85_benchmarks__.
__test_pattern_generators__,
__scan_operations__,
__deep-submicron_CMOS_technology__.
__high-performance_VLSI__
__at_NASA's_Goddard_Space_Flight_Center__
__Flicker_noise__
__Gigabit_per_second__
__runtime_compilation__
__coarse_grain_task__
__chip_set__.
__artificial_neuron__.
__multiple_input__,
__wire_congestion__.
__storage_facilities__,
__bank_selection__
__fault-sensitive__
49__&percnt__;
__functional_cells__.
__Circuit_failure_prediction__
first-__level_STB__
__ramp_inputs__.
__programmable_systolic__
__graphics_boards__
__inductive_crosstalk__
__increased_throughput__,
__NUCA_cache__.
__hierarchical_ring__.
__inductive_cross-talk__
__pseudorandom_patterns__.
__mixed-signal_ASICs__
__commercial_microprocessor__
__Orthogonal_space-time_block_codes__
__array_dataflow_analysis__
__stationary_state__.
__hardware_structure__.
__um_CMOS_technology__
__Altera_FPGA__
__assembly_and_disassembly__
__interconnect_wires__,
__package_size__
__access_delays__.
__block-cyclic_distribution__
__parameter_identification__,
__temperature_variation__,
__temporal_and_spatial_localities__
__power_analysis_attacks__,
__partial_product_generation__.
__deep-space_missions__.
__partitioned_cache__
__rapid_thermal_annealing__
__cryptographic_engine__
__test_data_volume_reduction__
__block-sizes__
__Cray-1S__
__gate-level_simulation__.
__Differential_power_analysis__
__Montgomery_inverse__
__embedded_DRAMs__
__floor_space__
__full_scan__,
__clock_tuning__
__pseudorandom_patterns__
__distributed-memory_parallel_computers__.
__majority_logic__.
__0.18-um_CMOS__
__full_adder__.
__electrical_discharge_machining__.
__GNU_radio__
__DRAM_bandwidth__.
__homogeneous_processors__,
__vectorizing_compiler__.
__microcontroller_architecture__
__software_controlled_cache__
__dynamic_symbolic_execution__.
LRA-__V-BLAST__
__bus-based__,
__band_matching__
__offset_compensation__.
__multi-processor_system-on-chip__.
__maximum_temperature__
__Clock_skew_optimization__
__buffer-size__
__threshold_logic_gate__
__software_security_vulnerabilities__
__interconnect_diagnosis__
__remapping_technique__
__ultra-high_frequency__
__large_scale_integration__.
__sum-product_algorithm__.
__lower_overhead__,
__short-lived__.
__garbage_outputs__,
__sizing_and_buffer_insertion__.
__variable_clock__
__hardware_security_modules__
__floating_point_multiplication__
__oscillation_ring__
__extra_circuitry__.
__functional_test_program_generation__
__advanced_control__
__Quiescent_Signal_Analysis__
__oxide_layer__
__subtle_defects__.
__McKinley__
__digital_FIR_filters__.
__Open_MPI__,
__chip_implementation__
__increases_slightly__,
__functional_test_sequences__
__gate_oxide_thickness__,
__addition/subtraction__.
__low_energy__,
__high_resolution_displays__.
__Perfect_Benchmarks__
__saving_ratio__
__engineering_change__.
__VLSI_floorplanning__
__embedded_deterministic_test__
__table-lookup__-coding
__fault-tolerant_circuits__
__CMOS_transistors__.
__small_messages__,
__oxide-tunneling__
__digit-level__
__array_processors__,
__processor-based_systems__.
__scan-based_delay__
__NIDS/NIPS__
__intensive_computations__.
__signal_correlation__.
__partitioned_circuits__.
__supply-voltage__
__propagation_path__.
__dynamic_branch_prediction__.
__circuit_families__.
__memory_cards__
__blind_flooding__.
__Functional_tests__
__multiple_levels_of_parallelism__.
__inferior_solutions__
__page_buffer__
__application_specific_architectures__.
__marked_point_processes__
__test_generation_tool__.
__nearest_neighbours__,
__driven_placement__
__symbolic_reachability_analysis__.
__energy-delay_product__,
__functionally_equivalent__,
__CPW-fed__
__Execution_times__
__output_signal__,
__64-bit_block_cipher__
__SUN_workstations__.
__device_design__.
__linear_threshold_elements__
__library_design__.
__Defect-oriented__
__quality_criteria__,
__FPGA_based_designs__.
__extensible_processors__,
__large-scale_parallel_systems__
__sustained_performance__.
__forward_steps__.
__robustly_testable__.
__adverse_impacts__
__NN-search__
__fast_design_space_exploration__.
__SIMD_units__
__quick_response__,
__locality_characteristics__
__loopback_testing__
__Fredkin_gate__
__computing_capability__,
__Fortran_compiler__.
__utility_industry__.
__DMA_transfers__,
__full_adders__,
__hyperblock_formation__,
__array_multiplier__,
__off-state_leakage__
__Continuous_optimization__
__power_penalty__.
__compilation_speed__.
__Cost_considerations__
__synthesized_circuit__
__base-layer__
(__Vdd__)
__optical_probing__
__unacceptable_overhead__
__radio_receiver__
__Soft-errors__
__multilevel_hierarchical__
__minimizing_power__
__prediction_schemes__,
__analog_multiplexer__
__Motorola_68000__,
__boundary_scan__,
__arithmetic/logic__
__space-efficiency__
__load_balancing_schemes__.
__image-understanding__
__topology_selection__,
__nm_technology_node__.
__Itanium_architecture__.
__carry_save_adders__
__allocating_storage__
__homogeneous_multiprocessor_systems__
__micro-computers__.
__substantial_performance_improvements__,
__FPGA-based_designs__,
__simulated_annealing_optimization__
__ring_oscillator_based__
(__DACs__)
__wide-issue_superscalar_processors__.
__Secondary_storage__
__spurious_free_dynamic_range__
__unmodeled_defects__
__circuit_schematics__
__Cortex-M3__
__Evolvable_hardware__,
__network-based_intrusion_detection_systems__
__Koblitz_curve__
__computation-intensive_applications__.
__key_schedule__.
__inter-processor_communication_overhead__
__isolate_bugs__
__RF_module__
__conventional_DVS__
__analytical_prediction__
__Design_for_test__
__processor_array_architectures__
__coupling_capacitances__.
__digital-signal-processing__
__adder_cells__.
__update-conscious__
__prefetching_mechanism__,
__combined_input-crosspoint-queued__
__game_state__.
__coarse_grained_reconfigurable_arrays__.
__external_sorting__.
__virtual_machine_environment__.
__Automatic_test__
__signed_digit_number__
__large_FPGAs__.
__ring_counter__
__multitasking_systems__.
__Community_Atmosphere_Model__
__logic_cell__,
__varying_workloads__,
__parallel_genetic_programming__.
__twisted_bundle__
__significant_overhead__,
__test_chip__,
__50_percent__,
__stowage_planning__
__PS2__
__Scan_chains__
__Pair-wise_testing__
__pre-processing_step__.
__random_defect__
__UNIX_kernel__.
__resistance_switching__
__energy_efficient_data_transmission__
__RAID_arrays__.
__Levelized_Compiled_Code__
__printing_machine__
__flash_file_system__,
__strong-scaling__
__bus_controller__
__IBM_Blue_Gene/L™__
__distributed_memory_systems__,
__Gb/sec__
__heterojunction_bipolar__
__segmented_scan__
__Xilinx_Spartan-3__
__iterative_stencil__
__on-chip_spiral_inductors__
__hard_cores__
__POWER6_processor__
__fault-tolerant_VLSI__
__directory_management__
__shared_counters__,
__SDSM_systems__
__cost_constraint__,
__arithmetic_modulo__
__power_management_schemes__,
__layout_techniques__.
__512_bit__
__embedded_DSP_processors__
__backing_store__
__response_speed__.
__rollback-recovery_protocols__
__input_voltage__.
__scan_path__.
__multiple-data-stream__)
__combinational_modules__
__multi_phase__
__JPEG2000_images__,
__P2P_media_streaming__.
__RAM-based_FPGAs__
__elliptic_curve_cryptographic__
__fault_attacks__,
__Multiprocessor_system__
__L1_caches__.
__brute_force_attack__
__MILP_solver__.
__denormalized_numbers__
__bare_minimum__.
__double-data-rate__
__area-efficiency__
__logic_device__.
__channelization_codes__.
__low_error__.
__DSP_programs__
__cost_minimization__,
__analog_devices__,
__neuromorphic_hardware__
__low-power_FPGA__
__distinct_advantages__:
__carry-look-ahead__
__frame-level_pipelined__
__functional_validation__,
__VDD_and_VTH__
__drowsy_mode__.
__variable_length_messages__
__decompression_scheme__
__multi-writer__,
__IDDQ_measurements__.
__systolic_algorithms__.
__Parallel_Sysplex__®
__cryptographic_processors__
__low_error_rates__,
__remote_execution__,
__bus_connections__.
__external_memories__.
__Poor_performance__
__error_modeling__.
__repair_cost__
__Monte-Carlo__,
__Linux®__
__area_and_power__,
__high_compression_rates__.
__heating_systems__
__Intel_Xeon_processor__
__FPGA-based_custom_computing__
__multimodal_commands__.
__Partial_replication__
__gate_evaluations__
__DSP_designs__
__ground_source_heat_pump__
__network_equipment__,
__MTK__
__randomly_generated_problem_instances__
__dining_philosophers__,
__range_resolution__
__coherency_protocols__
__architectural_simulations__.
__scheduling_and_resource_binding__.
__large_industrial_designs__,
__step_motor__
__smart-power__
__online_deadline_scheduling__
__shared_memory_multiprocessors__,
__memory_reference_traces__
__SATORI__
__crossbar_memory__
__I/O_ports__,
__MD_simulations__,
__maximum_performance__,
__specific_hardware__,
__dual_bank__
__encoding/decoding__,
__pipelined_applications__.
__morbidity_and_mortality__
__successfully_demonstrated__.
__Virtex-II_Pro_FPGAs__.
__hybrid_vehicles__
__DECstation_5000__.
__CMOS_fabrication_process__.
__memory_occupancy__
__Sleep_mode__
__prefetching_scheme__,
__normal-mode__
__neutron_radiation__
__public_key_cryptosystems__,
__65nm_CMOS__.
__sea_level__.
__RC4_key__
__metal-oxide__
__thermal_monitoring__
pore-__fluid_pressure__
__reconfigurable_supercomputing__
__instruction_encodings__.
__transputer_networks__
__Gigabits_per_second__.
__temperature_constraints__.
__multi-core_SoC__
__clocked_synchronous__
__SIMD_computers__
__composite_fields__.
__VHDL_synthesis__
__high-k_metal-gate__
__test_fixture__
__finger_table__.
__PE_array__
__Mixed_signal__
__process_capability__,
__test-benches__
__Single_chip__
O(__N2_log_N__)
__A_4__-channel
__output_voltages__.
__multiple_swarms__
__fault_occurrence__.
__test_effort__.
__Efficiency_enhancement__
__pin-limited__
__modest_size__.
__ISCAS_benchmark_circuits__,
__Distributed_arithmetic__
__static_optimization__.
__systolic_communication__
__conservative_mode__
__average_specificity__
__timing-driven_routing__
__Iterative_compilation__
__hybrid_FPGA__.
__high_compression_ratio__,
__microarchitecture_synthesis__.
__encoder_complexity__
__thermally-aware__
__CMOS_FPGA__
__large_scale_scientific_applications__
__maximum_attainable__
__FPGA-based_configurable__
__AES_processor__
__AES_block_cipher__
__equivalent_gates__.
__large_polygonal_models__.
__current_mode__.
__behavioral_simulation__.
__analog_designs__.
__SPEC_2000_benchmarks__
__Verilog/VHDL__
__chip_level__.
__management_overhead__,
__default_parameters__,
__interconnect_topologies__.
__temperature_increase__,
__longest-path__
__phase_margin__,
__Intel_i860__
__cache_parameters__,
__multi-pipe__
__double_precision_floating-point__
CEG__&dash__;BOR
__Virtex_5__
__biomedical_monitoring__
__RTL_synthesis__.
__many-core_processors__,
__fault_effects__.
__long_training_times__
__LZ_compression__
__logic_arrays__
__NoC_topology__,
__runahead_execution__,
__architectural_configuration__
__LSI_layout__
__nano_CMOS__
__bulk_CMOS_process__.
__thermal_measurements__
__coherent_cache__
__Analytical_model__
__nCUBE_2__
__Electrical_power__
__bus_structures__.
__Embedded_computers__
__hard-to-detect_faults__.
__low-power_portable__
__wavelet_subbands__,
__time-division_multiplexing__.
__correct_responses__.
__miss_latencies__.
__memory_bottlenecks__
__synchronization_error__.
__variable_length_decoding__
Core__&trade__;
__gated-clock__
__Data_cube_construction__
__comparative_measurements__
__column_major__
__irregular_computation__
__mask_layer__
__configurable_hardware__,
__fault_tracing__
__against_buffer_overflow_attacks__.
__square_array__
__reduced_order_modeling__
__path_activation__
__low_storage_overhead__
__low_voltage_operation__.
__sorting_network__,
__memory_level_parallelism__
__voltage_domains__.
__FSM_design__
__MPEG_decoder__.
__instruction_prefetching__,
__power_characterization__
__industrial_accidents__.
__main_profile__
__DC-DC_boost_converter__
__idle_machines__
__single_stuck-line__
__Analog_circuits__
__synthesizable_VHDL__.
__IDW__
__&trade__;
__periodic_and_aperiodic_tasks__.
__Deterministic_finite_automata__
__Parameter_variation__
__Sensitivity-based__
__Custom_Computing_Machines__.
__computing_engines__
__intra-task_voltage_scheduling__
__NEC_SX-8__
__pure_logic__
__RF_receivers__.
__hardware_simulator__.
__dynamically_reconfigurable_hardware__.
__IDDT_testing__.
__popular_movies__
__Leakage_control__
__IDDT_testing__
__routing_fabric__.
__network_computers__.
__Digitally_assisted__
__interconnect_fabric__.
__achievable_utilization__
__I/O_virtualization__.
__square_root_operation__
__register_spills__,
__net_delay__,
__Mechanical_reliability__
__buffering_strategies__
__mixed-signal__,
__unity_gain_frequency__
__medium-speed__
__gain_enhancement__
__two-rail_checkers__
__single_supply__
__hard_macros__
__energy_metering__
__custom-hardware__
__speed-regulating__
__CP-Miner__
__Self-biased__
__watermarking_attacks__
__highly-reliable__
__phase_frequency_detector__
__systolic_array_architecture__
__reconfigurable_platform__,
__balanced_routing__
__register_allocation_and_instruction_scheduling__
__at-speed_scan_test__
__transistor_sizes__,
__machine_utilization__.
__instruction_register_file__
__measurement_equipment__,
__embedded_microcontroller__.
__output_jitter__.
__SIMD_operations__,
__circuit_representation__.
__energy_harvester__.
__Computational_requirements__
__cumbersome_and_time_consuming__.
__deep_sub-micron_era__
__analog_device__
__embedded_multicore__
__conversion_gain__,
__output_resistance__,
__distance_calculations__,
__limiting_factor__,
__Montgomery_multipliers__
__significant_speedup__,
__Resource_contention__
__simulation_fidelity__
__0.18_μm_CMOS_technology__.
__declustering_methods__,
__bus-connected__
__Modular_robot__
__radiation-hardened__
__Memory_access_latency__
__voltage_standards__.
__Ultra-low_voltage__
__controlled_rectifier__
__tree_transformation__.
__high_overheads__,
__Test_cost__
__scratchpad_memory__,
__standard_cell_libraries__,
__mixed-signal_cores__
__DPA_countermeasure__
__local_register_file__
(__Built-In_Self-Test__)
__encryption_method__,
__gated_clocks__
__common_sub-expression_elimination__
__short-circuit_power__.
__image_compression_techniques__.
__device_geometries__,
__power_consuming__,
__RTL_design__.
__protocol_converter__
__power_electronic_systems__
__Based_onthe__
__nanoelectronic_systems__.
__trace_scheduling__.
__circuit_simulators__,
__Communication_architectures__
__memory_locality__.
__static-priority_scheduling__
__task_allocation_strategy__.
__Designing_reliable__
__high_power_factor__
__virtual_synchronization__
__graphics_accelerators__,
__unstructured_datasets__.
__Virtual_routers__
__silicon_die__,
__0.25µm_CMOS__
__Local_area_network__
__Compiler-controlled__
__test_responses__,
__DRAM_devices__.
__safety_violation__
__dynamic_voltage/frequency_scaling__.
__delay_trade-offs__
__64_KB__
__IR-drop_reduction__
__area-IO_DRAM__
__pull-down_menus__,
__delay_fault_models__.
__cache_related_preemption_delay__
__hysteretic_control__
__joint_source_channel__
__sparse_direct_solver__
__arithmetic_processor__
__path_construction__.
__Ultra_low-power__
__set_associative_cache__
__VLSI_architecture__,
__power_supply_noise_effects__
__storage_cells__.
__today's_data_centers__
__chip_multi-processors__.
__Linear_array__
__input_waveforms__,
__cryptographic_computations__.
(__PD-SOI__)
__production_stages__
__overlapping_communication_with_computation__.
__join_selectivities__.
__on-chip_interconnect__,
__Architecture_evaluation__
__fault_list__.
__instruction_criticality__.
__parallel_counter__
__silicon_die__.
__wrong_path__
__homogeneous_processors__.
__Systolic_arrays__
__cache_capacity__.
(__Network-on-Chip__)
__module_cohesion__
__square_root_unit__
__Virtex-II_FPGA__
__carbon_nanotube_field_effect_transistor__
__autonomous_operation__
__extra_costs__,
__holistic_twig_joins__.
__mixed-granularity__
__load-balancer__
__ISM_bands__.
__fabrication_cost__.
__high_compression_efficiency__.
__commodity_graphics__
__host_image__,
__testing_delay_faults__
__BIST_technique__,
__larger_caches__.
__noise_effects__,
(__Compute_Unified_Device_Architecture__)
__random_breakdowns__.
__file-systems__
__circuit_styles__,
__Optical_proximity_correction__
__fault_dictionary__.
__Dynamic_task__
__reducing_test_application_time__.
__metadata_server__.
__data-independent__,
__clock_skew_variations__.
__Montgomery_algorithm__,
__compressed_bitstream__.
__Hardware_synthesis__
__DSP_circuits__.
__memory_fences__
__graphics_accelerator__
__hard_drive__,
__dataflow_computers__
__cluster_of_SMP_nodes__,
__delay_fault_model__
__Hardware/software_co-design__
__high_performance_circuits__.
__line-rate__
__Intel_quad-core__
__Optimal_broadcast__
__Increasing_power_densities__
__open-nested_transaction__
__standby_power_reduction__.
__Partial_rollback__
cluster/__distributed_computing_environments__.
__extra_circuitry__
__production_plans__
__partial_scan_circuits__.
__steady-state_performance__.
__Virtex-4_FPGA__
__split-radix_FFT__
__power_management_policy__.
__logic_faults__.
__coherence_messages__.
__sparse_solvers__.
__temporal_isolation__.
__pipelined_hardware__
__MBytes/sec__
__algorithm_SWF__.
__RC_extraction__
__distributed_hard_real-time_systems__
__switching_frequency__,
__instruction_prefetching__.
__consume_considerable__
__National_Center_for_Atmospheric_Research__
__timed_model_checking__
__300_MHz__.
__traitor_tracing__.
__read-write_locks__.
__Optimization_methods__
__rectangular_tiles__,
__survival_probability__.
__watchdog_timer__
__checkpointing_schemes__,
__Context-based_Adaptive_Binary_Arithmetic_Coding__
__seismic_data_processing__.
__history_table__
__communication_flows__.
__netlist-level__
__vector_DSPs__.
__GALS_design__
__planar_adaptive_routing__
__compromised_keys__.
__spare-cell__
__pipelined_microprocessor__
__table-look-up__
__wiring_overhead__.
__reduced_noise_margins__
__inverse_S-boxes__
__Combinational_logic_synthesis__
__energy_optimizations__
__OTA-based__
__office_buildings__.
__timing_margins__.
__scheduled_tasks__.
__switching_power__.
__case_generation__
__reliable_operation__,
__table_interpretation__
__scan_design__,
__turbo-generator__
__atomicity_violation__
__gate_leakage__,
__temperature_constraints__
__large_matrices__,
__parallel_programming_environments__,
__configurable_logic_block__
__6T_SRAM__.
__Design_approaches__
__AMBA_AHB_bus__
__runtime_checks__,
__queuing_simulation__
__tuning_process__,
__linear_speedups__.
__text_box__
__0.18_ìm__
__bulk_Si__
__coupled_transmission_lines__.
__synchronous_circuits__,
__cache_hit_ratios__.
__digital_film__
__Floating_gate__
__victim_caches__
__defect_level__,
__Intrinsic_and_extrinsic__
__high_performance_and_low_power__.
__Electrical_simulations__
__frequency_ranges__.
__distributed_meeting_scheduling__
__low_hardware_complexity__.
__false_detection__.
__Hot_Carrier_Injection__
__intensive_simulations__.
__branch_direction__
__built-in_test__.
__suppression_technique__
__physically_distributed_memory__
__high_performance_architectures__
__average_queue_lengths__,
__significant_productivity_gains__.
__issue_queue_design__.
__moderate_inversion__.
__power_simulator__
__gaining_importance__,
quasi-__optimal_solutions__
__algorithmic_efficiency__,
__regular_computations__
__stack_machines__
__Simulation_environment__
__consistent_query_answering__.
__an_integer_linear_programming_formulation__.
__timing_convergence__
__clustered_architectures__.
__electrical_noise__.
__dual-core_architectures__.
__reduces_energy_consumption__.
__software_pipelined_loops__
__transaction_level_modelling__
__LSI_design__.
__mutation_rates__,
(__SEC-DED__)
__peak_current_reduction__
__free_of_charge__,
__disk_throughput__,
__round-robin_scheduling__.
__write_driver__
__test_structure__.
__pMOS_transistor__
__bus_communication__
__power_supply_current__.
__working_frequency__,
__multiple_exits__.
__at-speed_scan_testing__
__RC_oscillator__
__dynamically-linked__
__automatic_fingerprint_identification_system__
__SPECint_benchmarks__
__parallel_architectures__:
__MIMO-OFDM_channel__
__substantial_improvements__,
__Thermal_distribution__
__NVIDIA_GPUs__
__scan_latches__
__primitive_gates__.
__register_spills__
__solder_joint__.
__bundle_interconnect__
__memory_savings__,
__parallel_machines__:
__leakage_aware__
__CNT_growth__
__printed_circuits__
__Dynamic_Random_Access_Memory__
__soft_failures__
__high-level_test_synthesis__
__macro-cells__.
__microelectronic_technology__
__circuit_performance_degradation__
__low_SNRs__
__dense_communication_patterns__
__garbage_collections__.
__voltage_variations__
__analysis_and_experimental_results__,
__enhanced_reliability__,
__cache_and_TLB_misses__.
__pipeline_structure__.
__high-connectivity__
__lower_supply_voltage__
__lot_sizes__,
__price_dispersion__,
__DAB_receiver__.
__break-even_point__
__temperature_reduction__,
__parameter_variation__,
__slow_memory__
__phase-locked_loops__,
__hard-to-predict_branches__,
__floating_point_instructions__
__multiple_branch_prediction__
__transient_characteristics__
__Temperature_aware__
__plant_protection__
__minutes_or_hours__
__WPAN_systems__.
__Address_translation__
__digitally_assisted__
__relative_difference__
__interconnect_technologies__.
__track-and-hold_amplifier__
__cross_bar__
__shortest-path_search__
(__RCs__)
__life_prediction__
__low_cost_test__
__drastic_increase__
__parametric_faults__.
__Trace_data__
__reducing_leakage_energy__
__cache-coherent_multiprocessor__
__acceptable_faults__
__on-board__,
__matrix_multiply__,
__coverage_testing__,
__floating_point_computations__.
__video_signal_processor__.
__chip_scale_package__
__heavy_workload__.
__Look-up_Tables__
__loss-resilient__
__memory_access_conflicts__.
__Cray_XD1__
__array_structures__,
__vertical_channel__
__redundancy_based__
__triple_modular_redundant__
__clustered_defects__.
__high_performance_VLSI__
__test_set__)
__triple-DES__
__cell_design__,
__frequency_variation__
__chip_temperature__.
__daisy-chain__
__design_rule__.
__multiported_register_files__
__higher_operating_frequencies__
__customer_service_levels__
__RF_applications__
__fewer_false_positives__.
__NAND_Flash__.
(__input/output__)
__sonar_ring__.
__Computer_algebra_systems__
__data_layout_optimizations__
__video_processing_applications__,
__non-dedicated_clusters__
__compilation_flow__.
__embedded_application__,
__reduction_schemes__.
__silicon_wafers__,
__International_Technology_Roadmap_for_Semiconductors__
__catastrophic_failure__,
__low_density_parity_check_code__
__Misprediction_Recovery__
__reduction_operations__,
__Small-sized__
__information_conveyed__
__Results_showthat__
__reconvergent_fan__-out
__multi-core_CPU__.
__dual-core_processors__
__dual-core_processors__.
__RDMA_based__
__ISCAS85_benchmark_circuits__.
__high_coding_gain__
__XOR_gates__,
__redundant_arithmetic__.
__distributed_shared_memory_machines__
__binary_addition__.
__correct_rounding__
__Computation_and_communication__
__precise_exceptions__.
__base_code__,
__harsh_environment__,
__BHGP__
__low-power_dissipation__
__bits_per_pixel__,
__cell_insertion__
tied-__gate_FinFET__
__Design-for-test__
__Current_generation__
__nano-scale_technologies__
__logic_device__
__mathematical_library__
__coincident_failures__
__multiple_CPUs__,
__bit-level_pipelined__
__performance_boost__.
__capacitance_ratio__.
__Capacitive_crosstalk__
multi-__ported_register_file__
__mixed-timing__
__SHA-256_and_SHA__-512
__ATPG_tool__,
__nanometer_circuits__
__phase_screen__
__dc_bus__
__communication_bus__.
__static_routing__,
__inte-_grated__
__switch-level_simulation__.
__Crosstalk_effects__
__SIMM__
__scan_tests__.
__nominal_conditions__
__resistive_bridge__
__multi-gate__
__RISC_machine__,
__digital_hardware_design__
__wiring_area__.
__PAPR_reduction__,
__high-performance_computing_environments__.
__IPSec_and_SSL__
__peak-load__
__average_power_consumption__,
__voltage_regulators__,
__increasing_operating_frequencies__
__frequency_independent__
__acoustic_modem__.
__multi-Vdd__
__nanoscale_technology__
__RAID-structured_storage__
__catastrophic_failures__,
__parametric_failures__.
__platform_based_design__
__leakage_energy_optimization__
__digital_signing__
__total_latency__.
__multiprocessor_systems__:
__20_minutes__.
__scan_chain_disable__.
__write_operations__,
__impedance_matching__,
__power_attacks__,
__architectural_optimizations__.
__video-processing__
__Scan_design__
__soft_real_time__
__accurate_performance_estimation__
__virtual_hardware__.
__bit_lines__,
__split-path__
__density_variation__.
__timing_uncertainty__.
__statically-linked__
__boost_DC-DC_converter__
__microarchitecture_simulation__
__multiprocessor_scheduling__,
__Control_unit__
__primitive_gates__
__Data_compression_techniques__
__disk_blocks__,
__leakage_faults__
__energy_consumption__:
__temperature_regulation__
__transistor_size__,
__Linux_Virtual_Server__
__active_pages__
__sub-wavelength_lithography__,
__SoC_cores__
__Low_complexity__,
__stereo_audio__
__memory-intensive_applications__,
__Processor_allocation__
__idle_power__,
__implementation_experience__,
__synchronous_counterpart__
__memory_stalls__.
mesh/__torus_topology__,
__message_latencies__.
__power_consumptions__.
__Triple_DES__
__SIMD_instruction_set__
__pro_vides__
__Lagrangian_heuristic__
__high_performance_microprocessors__,
__low-k_dielectrics__
__underdevelopment__
__slow_convergence_speed__.
__scalability_limitations__,
__Data_Retention_Faults__
__storage_usage__,
__Design_reuse__
__gate_level_simulation__.
__silicon-on-sapphire__
/__spl_Delta__//__spl_Sigma__/
__quantum_cascade_lasers__
__node_covering__
__space_saving__
__shift_power__
__low-power_DSP__
__test_escape__.
__instruction_wakeup__
__shrinking_feature_sizes__
__two's-complement__
__scattering_parameter__
__IC_technology__.
__side_channel_leakage__
__UWB_radio__.
__partial_scan_designs__
__path_delay_fault_simulation__
__reconfigurable_computing_architectures__
__optimal_block_size__
__message-passing_multicomputer__
__exploitation_of_instruction-level_parallelism__
__ARM_processors__
__ATPG_based__
__block_structures__.
__mixed_hardware-software__
__Additional_improvements__
__operational_faults__.
__floorplan-based__
__coherence_overhead__.
__time_consuming__;
__dataflow_processor__
__low_power_design__,
__spice_simulation__
__carry-chains__
__neuromorphic_hardware__.
__dual-Vt_design__
__compressor_tree__
__register_set__.
__stack_machine__,
__off-chip_buses__.
__cache_write__
__node-merging__
__machine_utilization__,
__tunable_CMOS__
__switching_speed__,
__memory-consuming__
__MP_systems__
__multithreaded_systems__
__low-swing_signaling__
__metal-oxide_semiconductor__
__see-through_head-mounted_displays__
__logic_style__,
__long_lifetime__.
__mixed-mode_BIST__
__90nm_CMOS_technology__,
__Mach_numbers__.
__Built-in_self-repair__
__processor_arrays__,
__stream-oriented_applications__.
__measurement_devices__.
__prohibitive_cost__
__InfiniBand-based__
__multimedia_platforms__.
__high_performance_applications__,
__transimpedance_amplifier__.
__logic_gate__.
__low_and_intermediate_level__
__coarse-grained_reconfigurable__
__collision_probability__,
__embedded_checkers__
__application_acceleration__
__modular_exponentiations__.
__input-slew__
__multiple_exit__
__adjusted_dynamically__.
__primary_concern__,
__Design_alternatives__
__clock-gating__,
__current_consumption__.
__clock_periods__,
__efficiency_considerations__,
__memory_manager__,
__dynamic_stability__.
__multi-clocked__
__latency_and_throughput__,
__majority_voter__.
__VDD_scaling__
__register_file_organization__,
__processor_units__.
__Dual-core__
__mass_memories__
__BIST_techniques__.
__single_event_upsets__.
__encryption/authentication__
__single_precision_floating-point__
__instruction_fetch__.
__fault-injection_experiments__,
__nanotechnology_based__
__Area_estimation__
__body_bias__.
__droplet_routing__,
__fuel_cell_power__
__SIMD_computers__.
__low-power_operation__,
__plastic_synapses__.
__nano_devices__.
__floating_point__.
__SPA_resistant__
__reservation_stations__.
__oscillator-based__
non-__fault-tolerant__
__SPICE_level__
__suppress_noise__
__latency_overhead__.
__reconfigurable_components__.
__software_flaws__
__Logic_circuits__
__image_resampling__
__cache_decay__
__high-power__,
__rectifier_circuit__
__flow_insensitive__
__root_mean_square_error__.
__round_robin_scheduling__
__byte_hit_ratio__
__smaller_feature_sizes__,
__controllability_problems__.
__loop_programs__.
__hash_algorithms__.
__successive_approximation_register__
__low_contention__.
__myrinet_clusters__.
__high_contention__,
__multiple_phases__,
__data_intensive__.
__polymorphic-torus__
__extensively_evaluated__.
__pipeline_fashion__.
__latency-insensitive_systems__
__VLIW_DSPs__.
__high_traffic__.
__multiple_clocks__,
__CMOS_cell__
__140_MHz__
__MB/s__.
__Li-ion_battery__
__evasion_attacks__
__logic_level__.
__Test_methods__
__40_percent__.
__machine_models__,
__media_delivery__,
__compile-time_analysis__.
__ASCI_Red__,
__image/video_processing__
__EMI_noise__
__clock_signal__.
__dual-rail_encoding__
__shared-storage__
__extremely_effective__,
__LRU_caching__
__BIST_circuit__.
__code_churn__,
__area_improvement__
__multi-threaded_Java_programs__
__optical_switch__.
__statistical_simulation__.
__Star_networks__
__page_placement__.
__one_sided_communication__
__cluster_computing_environment__
__sDMA__
__fast_Ethernet__.
__cache_conflict_misses__,
__combinational_and_sequential_circuits__,
__spanning_tree_based__
__active_buffering__
__weighted_pseudo-random__
__analog_cores__
__mixed-signal_SOCs__
__fault_tolerant_MPI__.
__fault_rate__.
__experimental_comparisons__,
__Deep_submicron__
__thin_film_transistors__.
__Hot_topic__
__total_chip_power__.
__carry_skip_adder__
__Variation_aware__
__embedding_distortion__.
__skewed_associative__
__tree-based_multicast_routing__
__dependence_tests__.
__Java_processor__.
__locality_enhancement__
__voltage_reference_circuit__
__robust_watermarks__
__resistance_measurement__
__within-die_variations__.
__nominal_voltage__
__readily_adapted__
__multi-Vt__
__runtime_stack__.
__circuit_extractor__
__electric-drive__
__side-channel_attack__.
__step_down__
__heterogeneous_chip_multiprocessors__.
__partitioned_architectures__
__parallel_iterative_algorithms__
__transmitter_design__
__private_memory__.
__distributed-memory_multiprocessors__.
__bond_pads__.
__perfectly_nested_loops__.
__level_conversion__.
__maximum_gain__
__GHz-range__
__header_size__
__high_performance_clusters__.
__audio_applications__,
__excellent_compression__
__modern_superscalar__
__critical_path_delays__,
__cache_pollution__,
__architecture_synthesis__
__left_unchanged__,
__memory_copy__
__kernel_instrumentation__.
__checkpoint_latency__
__quad-core_Xeon__
__SRAM_leakage__
__Synopsys__.
__component_failure_rates__.
__spare_rows_and_columns__
(__peak_signal-to-noise_ratio__)
__owner-computes__
__circuit_components__,
__RF_switch__
__computationally_intensive_tasks__.
__data_parallel_applications__.
__aggressive_technology_scaling__
__universal_serial_bus__
__efficiently_handled__.
__wait_times__,
__bus_protocols__.
__QCIF_video__
__chicken-and-egg_problem__
__IC_technologies__,
__stuck_fault__
__contiguous_allocation__
__power_supply_rejection__
__division_algorithm__,
__Disk_scheduling__
__RF_front-end__.
__interconnection_network_topology__
__average_power__,
__Specification-driven__
__breakdown_voltage__.
__Topological_routing__
__transfer_delays__
__dataflow_computers__.
__vision_processor__
__microprocessor_architecture__,
__task_level_parallelism__
__miss_latency__
__arbitrary_permutations__.
__high-end_processors__.
__complex_gates__,
__timing_variations__.
__single-chip_multiprocessors__.
__chip_integration__
__unicity_distance__
__Development_Board__.
__cluster_scheduling__.
__pipelined_datapath__
__primary_input_sequences__
__pipelined_multipliers__
__half-perimeter_wirelength__
__sparse_LU__
__Cadence__,
__Vulnerability_Factor__
__order-of-magnitude_speedups__
__commercial_microprocessors__.
92__&percnt__;
__CMOS_designs__
__1.4_GHz__
__technological_parameters__,
__alternative_designs__,
__erroneous_behavior__.
__functional_sensitizable__
__hard_errors__.
__memory_address__.
__CFD_code__.
__FPGA_emulation__
__external_memory_accesses__.
__write/read__
__Charge_sharing__
__Software-managed__
__reconfigurable_buses__.
__enterprise_data_warehouses__
__SER_estimation__
__Power_consumption_reduction__
__IBM_SP-2__,
__reconfigurable_accelerator__.
__Field_test__
__yield_analysis__.
__hardened_latch__
__BLAST_service__
__GALS_systems__.
__instruction_queues__,
__CMOS_LSIs__
__reconstructed_image_quality__.
__Test_compaction__
__full-scan_circuits__.
__SNR_values__.
__CPU-FPGA__
__packet-switching__,
__stream_processor__,
__125_MHz__
__pulse_signaling__
__unmodeled_faults__.
__analog_array__
__multi-port_memories__
__ESD_protection_devices__
__microprocessor_based_systems__
__coupling-aware__
__Silicon_on_Insulator__
__diagnostic_performance__.
__traversal_algorithm__.
__spectral_shape__.
__encoding_transformations__
__microarchitectural_support__
__access_path__,
__bus_usage__
__redundancy_identification__.
__data_cache__)
__instrumentation_amplifier__.
__stream_queries__.
__data_dependent_jitter__
__Linux_PCs__.
__Hierarchical_test_generation__
__placement_strategies__,
__spare_columns__,
__QCA_circuit__
__low-cost_FPGAs__.
__wide_bandwidth__,
__MicroBlaze_processor__
__message_splitting__
__reconfigurable_circuit__
__flash_disk__
__idle_cycles__.
__current_sensing_technique__
__high-performance_computing__:
__Maple_package__
__supply_rails__.
__random_variation__.
__multiple_configurations__.
__thousand-core__
__variable_sizes__.
__task_duplication__,
__Transistor_sizing__
__multithreaded_execution__,
__100_nm__.
__PARSEC_benchmarks__
__Shared_resources__
__Rapidly_increasing__
__spare_rows__,
__high_stability__.
__RTL_circuit__.
__compile_times__
__nano-photonic__
__interconnect_process_variations__
__FPGA_architectural__
__FPGA_designs__,
__symbolic_state_space__
__Path_delay_fault_testing__
__surface_mount_technology__
__task-partitioning__
__absolute_performance__,
__quality_tradeoffs__
__bus_widths__,
__multithreaded_programs__:
__fault-tolerant_architecture__
__Pentium_IV_PC__
__transient_fault_injection__
__theproposed_method__.
__Berger_codes__,
__Accumulator-based__
__power_supply_voltages__.
__emerging_nanotechnologies__,
__multiple_contexts__,
__small_modifications__,
__FPGA-based_reconfigurable_computers__.
__NIC_cache__
__sinusoidal_jitter__
__parametric_test__
__electrical_parameters__.
__Extensive_experimental__
__today's_microprocessors__
__program_loops__
__VLSI_chip__,
__page_migration/replication__
__Multilevel_hierarchical__
__left-edge_algorithm__
__error_avoidance__
(__Signal_to_Noise_Ratio__)
__power_supply_transient__
__bus_architecture_synthesis__
__low_computation_complexity__.
__constant_insertion__
__wafer_sort__,
__cache-coherent_non-uniform_memory_access__
__test_times__,
__stack_machines__.
__major_advantages__:
__delay_distributions__,
__nano_technology__.
__routability_driven__
__noise_reduction_techniques__.
__Multi-context_FPGAs__
(__Application_Specific_Integrated_Circuit__)
__electrical_parameters__,
__prefetch_instructions__.
__sphere_detector__
__observability_problems__
__critical_components__,
__large_FPGAs__
__CAD_algorithms__.
__interconnect_structure__,
__logic_density__.
__erroneous_responses__
__Delta_IDDQ__
__shared-memory_architecture__.
__high_dynamic_range__,
__laboratory_scale__
__electron_devices__.
__Floating-point_arithmetic__
__CLUSTAL_W__
__complete_fault_coverage__,
__security_strength__,
__test_time_reduction__.
(__Basic_Linear_Algebra_Subprograms__)
__state_assignment__,
__Experimental_results_on_ISCAS__'85
__speed_degradation__.
__reconfiguration_techniques__.
__superior_accuracy__.
__D_flip-flop__.
__cross-correlator__
__decoding_delay__,
__sensor_density__.
__speculative_thread-level_parallelism__
__Xilinx_Virtex-II_Pro_FPGA__
__cache_hierarchies__,
__architecture_selection__,
__interconnect_synthesis__.
__multi-level_memory_hierarchies__
__Xilinx_Microblaze__
__SPEC_CPU2000__,
__Limit_Cycle_Walkers__
__crypto_coprocessor__
__network_on_chips__.
__active_pixel__
(__Very_Large__
__Numerical_results__,
__optical_receivers__.
__Energy_optimal__
__Scaling_issues__
__QCA_devices__,
__sequential_fault_diagnosis__
__dielectric_resonator__
__external_memories__
__yield_learning__
__reference_streams__.
(__Redundant_Array_of_Independent_Disks__)
__prefetching_mechanisms__
__logic_emulators__
__light_load__.
__environmental_damage__
__Time_Domain_Reflectometry__
__earlier_generations__
__massively_parallel_architectures__,
__Redundancy_techniques__
__circuit_layouts__
__SPEC_benchmarks__,
__branch_execution__
__limited_space__,
__improving_cache_performance__.
__noise_characterization__
__Reconstruction_algorithms__
__Hardware_virtualization__
(__MP-SoCs__),
__array_structures__.
__saved_state__.
__realistic_fault__
__PM/Ethernet__-HXB
__fault_sampling__.
__fault_coverage_estimation__
__BIST_circuitry__.
__FPGA-based_embedded_systems__
__wave_pipeline__
__island_style__
__simple_modifications__,
__linear_programming_solver__
__escape_probability__.
__reconfigurable_computers__,
__Gate_leakage_current__
__speculation_control__
__0.18_µm_CMOS_process__.
__IBM_POWER5__
__game_consoles__,
__encoding/decoding__.
__interconnect_faults__.
__serializer/deserializer__
__lower-latency__
__interconnect_models__.
__segment_lengths__.
__mixed_signal_circuits__
__jitter_injection__
__multithreaded_version__
__spare_columns__
(__printed_circuit_board__)
__Dynamic_reconfigurable__
__linear_list__
__high-performance_circuits__.
__Memory_testing__
__Concurrent_fault_detection__
__reconfigurable_units__
__Dynamic_RAM__
__radiation_environment__.
__full-HD__
__DC-link__
__page_cache__
__parasitic_coupling__
__interconnected_modules__
__delay_penalty__,
__packet-switched_network__
__low_space_overhead__
__fully_programmable__,
__control-flow_errors__
__Transient_errors__
__Dedicated_hardware__
__defect_and_fault_tolerance__
__rapid_tooling__.
__soft_error_rate__.
__minimizing_power_consumption__.
__leakage_faults__.
__heap_objects__,
__camera_module__
__fully_functional__.
__MEMS_resonators__.
__fabricated_chips__.
__timing_violation__.
__RAM_based__
__loop_distribution__,
__capacitively-coupled__
__pulsed_latch__
__distinguishing_sequences__.
__fault_condition__.
__Defect-tolerant__
__fault_latency__.
__single-chip_microprocessor__
__launch-off-shift__
__capacitance_measurement__
__dynamic_CMOS_circuits__
__list_sphere_detector__
__numerical_evaluation__.
__low_area_overhead__.
__small_populations__.
__energy_regeneration__
__speculative_update__
__packet_buffers__.
__prefetching_policy__.
__probe_station__
__intensive_signal_processing_applications__.
__phase_error__,
__branch_target_buffers__.
__Pareto-optimal_set__
__enhanced_reliability__
__statistical_timing__.
__BoxRouter_2.0__
__DSP_programs__.
__double_error_correcting__
__Power_consumption__,
__Livermore_Loops__
__Power_Islands__
__programmable_graphics_processing_units__
__average_power_reduction__
__datapath_scheduling__
__stream_descriptors__
__datatype_communication__
__soft_processor_cores__
__loop-invariant__
__hardware_coprocessor__
__counter-example__.
__bus_encoding_technique__
__array_padding__
__skin_effect__.
__long_instruction__
__chip_pins__.
__SPMD_execution__
__cache-aware_scheduling__
__path-delay-fault_testable__
__interrupt_processing__,
__graphics_workstations__,
__parallel_structure__.
__high-level_language_compilers__
__load/store_instructions__.
__wider_scope__
__ARM_processors__.
__datapath_designs__
__energy_recovering__
__external_storage__.
__hit_latency__
__multiple-precision_arithmetic__
__high_gain__,
Xeon__&reg__;
__RNS-based__
__condition_codes__.
__dependence_speculation__.
__deep_pipelines__,
__dependence_predictor__
__Montgomery_multiplication__,
__magnetic_disk__.
__printed-circuit_board__
__architectural_simulator__
__QoS_framework__.
__quantization_noise__,
__Thermal_simulation__
__Hspice_simulations__
__interconnect_testing__.
__conventional_counterpart__.
fixed-__sized_blocks__
__partial_scan_selection__
__failure_analysis__,
__processing_efficiency__,
__stream_joins__
__SWN_models__.
__empirical_measurements__.
__deferrable_servers__
__inline_substitution__
__relevance_determination__
__low_computational_overhead__
__height_reduction__
__sleep_switch__
__real-time_main_memory_database__
__Branch_mispredictions__
__Forward-looking__
__transient_simulations__.
__direct-execution__
__loop_optimization__.
__low_bit__
__billion-atom__
__fine_granularity_scalability__.
__VFX__
__clock-gating__.
__randomly_generated_task_sets__
__testbed_measurements__.
__hardware_structures__,
__equilibrium_state__.
__embedded_SoC__
__fully_digital__,
__binary_rewriting__.
__erase_operations__.
__interconnect_complexity__.
__register_banks__,
__reliability_and_fault_tolerance__.
__SET-based__
__test_subsequences__.
__mote_platform__.
__precision_requirements__,
non-__numerical_applications__.
__release_times_and_deadlines__.
__multimedia_processors__,
__weak_consistency__.
__Engineering_change__
__VLIW_DSP_processors__.
