
# <xdcgen_start>

# This section has been generated automatically by xdcgen.py. Do not hand-modify if not really necessary.
# Command used: ./xdcgen.py -c afc-v3 -m 0:rtm-8sfp+-ohwr-v1-single-gt afc_rtm_8sfp+_ohwr_single_gt.xdc
# xdcgen pin assignments for mezzanine rtm-8sfp+-ohwr-v1-single-gt slot 0
set_property PACKAGE_PIN R8 [get_ports rtm_sfp_ctl_din_n_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_ctl_din_n_o]
set_property PACKAGE_PIN U11 [get_ports rtm_sfp_ctl_str_n_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_ctl_str_n_o]
set_property PACKAGE_PIN AA8 [get_ports rtm_sfp_status_reg_clk_n_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_status_reg_clk_n_o]
set_property PACKAGE_PIN W6 [get_ports rtm_sfp_ctl_oe_n_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_ctl_oe_n_o]
set_property PACKAGE_PIN L23 [get_ports rtm_sfp_status_reg_out_i]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_status_reg_out_i]
set_property PACKAGE_PIN AH20 [get_ports rtm_fpga_clk2_n_i]
set_property PACKAGE_PIN AG20 [get_ports rtm_fpga_clk2_p_i]
set_property PACKAGE_PIN G16 [get_ports rtm_fpga_clk1_n_i]
set_property PACKAGE_PIN H16 [get_ports rtm_fpga_clk1_p_i]
set_property PACKAGE_PIN L4 [get_ports rtm_sfp_status_reg_pl_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_sfp_status_reg_pl_o]
set_property PACKAGE_PIN E17 [get_ports rtm_sfp_rx_n_i[4]]
set_property PACKAGE_PIN F17 [get_ports rtm_sfp_rx_p_i[4]]
set_property PACKAGE_PIN A17 [get_ports rtm_sfp_tx_n_o[4]]
set_property PACKAGE_PIN B17 [get_ports rtm_sfp_tx_p_o[4]]
set_property PACKAGE_PIN Y26 [get_ports rtm_si570_oe_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_si570_oe_o]
set_property PACKAGE_PIN AC28 [get_ports rtm_clk_in_sel_o]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_clk_in_sel_o]
set_property PACKAGE_PIN AF10 [get_ports rtm_sda_b]
set_property IOSTANDARD LVCMOS15 [get_ports rtm_sda_b]
set_property PACKAGE_PIN T32 [get_ports rtm_scl_b]
set_property IOSTANDARD LVCMOS25 [get_ports rtm_scl_b]
# <xdcgen_end>
