Running: C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/VGA_KYBD_LAB_isim_beh.exe -prj C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/VGA_KYBD_LAB_beh.prj work.VGA_KYBD_LAB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/XSA_LIB/ps2_kbd.vhd" into library work
Parsing VHDL file "C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/vga.vhd" into library work
Parsing VHDL file "C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/keybrd.vhd" into library work
Parsing VHDL file "C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/VGA_KYBD_LAB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package ps2_kbd_pckg
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch of entity ps2_kbd [\ps2_kbd(100000)\]
Compiling architecture arch of entity test_kbd [\test_kbd(100000)\]
Compiling architecture behavioral of entity vgatest [vgatest_default]
Compiling architecture behavioral of entity vga_kybd_lab
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/rsexton17/Desktop/VGA_KYBD_LAB_SOLUTION/VGA_KYBD_LAB_isim_beh.exe
Fuse Memory Usage: 51112 KB
Fuse CPU Usage: 593 ms
