`timescale 1ns/1ps

module security_tb;

  // Inputs
  reg clk;
  reg rst_n;
  reg wr1, rd1, wr2, rd2;
  reg [31:0] data_in;

  // Outputs
  wire [31:0] data_out, data_out_lifo_test;
  wire fifo_full, fifo_empty;

  // Instantiate the security module
  security sec_inst (
    .wr1(wr1),
    .rd1(rd1),
    .clk(clk),
    .rst_n(rst_n),
    .wr2(wr2),
    .rd2(rd2),
    .data_in(data_in),
    .data_out(data_out),
    .data_out_lifo_test(data_out_lifo_test),
    .fifo_full(fifo_full),
    .fifo_empty(fifo_empty)
  );

  // Clock generation
  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end

  // Test scenario
  initial begin
    rst_n = 0; // Reset initially
    wr1 = 0;
    rd1 = 0;
    wr2 = 0;
    rd2 = 0;
    data_in = 32'h7869636f; // "xicho" in ASCII

    #10 rst_n = 1; // Release reset

    // Test Case 1: Writing to FIFO
    wr1 = 1;
    #10 wr1 = 0;

    // Test Case 2: Reading from FIFO
    rd1 = 1;
    #10 rd1 = 0;

    // Test Case 3: Writing to LIFO
    wr2 = 1;
    #10 wr2 = 0;

    // Test Case 4: Reading from LIFO
    rd2 = 1;
    #10 rd2 = 0;

    // Add more test cases as needed...

    // Stop the simulation
    #10 $stop;
  end

endmodule