

================================================================
== Vitis HLS Report for 'get_sss_id'
================================================================
* Date:           Thu Jun  2 15:34:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.00 ns|  21.088 ns|     4.32 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    91394|  21.088 ns|  1.927 ms|    1|  91394|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1    |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_51_2   |      259|      259|         6|          2|          1|   128|       yes|
        |- VITIS_LOOP_65_1    |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_67_2   |      259|      259|         6|          2|          1|   128|       yes|
        |- VITIS_LOOP_81_1    |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_83_2   |      259|      259|         6|          2|          1|   128|       yes|
        |- VITIS_LOOP_97_1    |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_99_2   |      259|      259|         6|          2|          1|   128|       yes|
        |- VITIS_LOOP_113_1   |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_115_2  |      259|      259|         6|          2|          1|   128|       yes|
        |- VITIS_LOOP_129_1   |    45696|    45696|       272|          -|          -|   168|        no|
        | + VITIS_LOOP_131_2  |      259|      259|         6|          2|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6
  * Pipeline-1: initiation interval (II) = 2, depth = 6
  * Pipeline-2: initiation interval (II) = 2, depth = 6
  * Pipeline-3: initiation interval (II) = 2, depth = 6
  * Pipeline-4: initiation interval (II) = 2, depth = 6
  * Pipeline-5: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 6
  Pipeline-0 : II = 2, D = 6, States = { 3 4 5 6 7 8 }
  Pipeline-1 : II = 2, D = 6, States = { 21 22 23 24 25 26 }
  Pipeline-2 : II = 2, D = 6, States = { 39 40 41 42 43 44 }
  Pipeline-3 : II = 2, D = 6, States = { 56 57 58 59 60 61 }
  Pipeline-4 : II = 2, D = 6, States = { 74 75 76 77 78 79 }
  Pipeline-5 : II = 2, D = 6, States = { 91 92 93 94 95 96 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 38 73 
2 --> 3 20 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 21 56 91 
21 --> 27 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 20 
38 --> 39 20 
39 --> 40 
40 --> 45 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 39 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 38 
56 --> 62 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 56 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 20 
73 --> 74 20 
74 --> 75 
75 --> 80 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 74 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 73 
91 --> 97 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 91 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.72>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%pss_id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pss_id" [sss_corr.cpp:142]   --->   Operation 108 'read' 'pss_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.72ns)   --->   "%switch_ln145 = switch i32 %pss_id_read, void %_Z15compute_sss_2_0PfS_S_.exit, i32 0, void %.preheader4.preheader, i32 1, void %.preheader2.preheader, i32 2, void %.preheader.preheader" [sss_corr.cpp:145]   --->   Operation 109 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%br_ln113 = br void %.preheader" [sss_corr.cpp:113]   --->   Operation 110 'br' 'br_ln113' <Predicate = (pss_id_read == 2)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%br_ln81 = br void %.preheader2" [sss_corr.cpp:81]   --->   Operation 111 'br' 'br_ln81' <Predicate = (pss_id_read == 1)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln49 = br void %.preheader4" [sss_corr.cpp:49]   --->   Operation 112 'br' 'br_ln49' <Predicate = (pss_id_read == 0)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.84>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%i_3 = phi i8 %add_ln113, void, i8 0, void %.preheader.preheader" [sss_corr.cpp:113]   --->   Operation 113 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.76ns)   --->   "%add_ln113 = add i8 %i_3, i8 1" [sss_corr.cpp:113]   --->   Operation 114 'add' 'add_ln113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.84ns)   --->   "%icmp_ln113 = icmp_eq  i8 %i_3, i8 168" [sss_corr.cpp:113]   --->   Operation 115 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 116 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split24, void %_Z15compute_sss_1_2PfS_S_.exit.preheader" [sss_corr.cpp:113]   --->   Operation 117 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %i_3" [sss_corr.cpp:113]   --->   Operation 118 'zext' 'zext_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_3, i7 0" [sss_corr.cpp:117]   --->   Operation 119 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [sss_corr.cpp:113]   --->   Operation 120 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln115 = br void" [sss_corr.cpp:115]   --->   Operation 121 'br' 'br_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln129 = br void %_Z15compute_sss_1_2PfS_S_.exit" [sss_corr.cpp:129]   --->   Operation 122 'br' 'br_ln129' <Predicate = (icmp_ln113)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%j_2 = phi i8 %add_ln115, void %.split22, i8 0, void %.split24" [sss_corr.cpp:115]   --->   Operation 123 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.76ns)   --->   "%add_ln115 = add i8 %j_2, i8 1" [sss_corr.cpp:115]   --->   Operation 124 'add' 'add_ln115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.84ns)   --->   "%icmp_ln115 = icmp_eq  i8 %j_2, i8 128" [sss_corr.cpp:115]   --->   Operation 125 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split22, void" [sss_corr.cpp:115]   --->   Operation 126 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%j_2_cast = zext i8 %j_2" [sss_corr.cpp:115]   --->   Operation 127 'zext' 'j_2_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %j_2" [sss_corr.cpp:117]   --->   Operation 128 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.84ns)   --->   "%add_ln117 = add i15 %tmp_8, i15 %zext_ln117" [sss_corr.cpp:117]   --->   Operation 129 'add' 'add_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i15 %add_ln117" [sss_corr.cpp:117]   --->   Operation 130 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%ss_1_2_addr = getelementptr i32 %ss_1_2, i64 0, i64 %zext_ln117_1" [sss_corr.cpp:117]   --->   Operation 131 'getelementptr' 'ss_1_2_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (1.23ns)   --->   "%ss_1_2_load = load i15 %ss_1_2_addr" [sss_corr.cpp:117]   --->   Operation 132 'load' 'ss_1_2_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%IN_R_addr_2 = getelementptr i32 %IN_R, i64 0, i64 %j_2_cast" [sss_corr.cpp:117]   --->   Operation 133 'getelementptr' 'IN_R_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.23ns)   --->   "%IN_R_load_2 = load i7 %IN_R_addr_2" [sss_corr.cpp:117]   --->   Operation 134 'load' 'IN_R_load_2' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%IN_I_addr_2 = getelementptr i32 %IN_I, i64 0, i64 %j_2_cast" [sss_corr.cpp:118]   --->   Operation 135 'getelementptr' 'IN_I_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.23ns)   --->   "%IN_I_load_2 = load i7 %IN_I_addr_2" [sss_corr.cpp:118]   --->   Operation 136 'load' 'IN_I_load_2' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%temp_i_4 = phi i32 %temp_i_5, void %.split22, i32 0, void %.split24"   --->   Operation 137 'phi' 'temp_i_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%temp_r_4 = phi i32 %temp_r_5, void %.split22, i32 0, void %.split24"   --->   Operation 138 'phi' 'temp_r_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 140 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (1.23ns)   --->   "%ss_1_2_load = load i15 %ss_1_2_addr" [sss_corr.cpp:117]   --->   Operation 141 'load' 'ss_1_2_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_4 : Operation 142 [1/2] (1.23ns)   --->   "%IN_R_load_2 = load i7 %IN_R_addr_2" [sss_corr.cpp:117]   --->   Operation 142 'load' 'IN_R_load_2' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 143 [1/2] (1.23ns)   --->   "%IN_I_load_2 = load i7 %IN_I_addr_2" [sss_corr.cpp:118]   --->   Operation 143 'load' 'IN_I_load_2' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 144 [2/2] (8.41ns)   --->   "%mul12_i2 = fmul i32 %ss_1_2_load, i32 %IN_I_load_2" [sss_corr.cpp:118]   --->   Operation 144 'fmul' 'mul12_i2' <Predicate = (!icmp_ln115)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 145 [2/2] (8.41ns)   --->   "%mul_i2 = fmul i32 %ss_1_2_load, i32 %IN_R_load_2" [sss_corr.cpp:117]   --->   Operation 145 'fmul' 'mul_i2' <Predicate = (!icmp_ln115)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.84ns)   --->   "%icmp_ln117 = icmp_eq  i8 %add_ln115, i8 128" [sss_corr.cpp:117]   --->   Operation 146 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/2] (8.41ns)   --->   "%mul12_i2 = fmul i32 %ss_1_2_load, i32 %IN_I_load_2" [sss_corr.cpp:118]   --->   Operation 147 'fmul' 'mul12_i2' <Predicate = (!icmp_ln115)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 148 [1/2] (8.41ns)   --->   "%mul_i2 = fmul i32 %ss_1_2_load, i32 %IN_R_load_2" [sss_corr.cpp:117]   --->   Operation 148 'fmul' 'mul_i2' <Predicate = (!icmp_ln115)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [3/3] (10.5ns)   --->   "%temp_i_5 = fsub i32 %temp_i_4, i32 %mul12_i2" [sss_corr.cpp:118]   --->   Operation 149 'fsub' 'temp_i_5' <Predicate = (!icmp_ln115)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.0>
ST_7 : Operation 150 [2/2] (7.15ns)   --->   "%temp_r_5 = facc i32 @_ssdm_op_FACC, i32 %mul_i2, i1 %icmp_ln117" [sss_corr.cpp:117]   --->   Operation 150 'facc' 'temp_r_5' <Predicate = (!icmp_ln115)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [2/3] (10.5ns)   --->   "%temp_i_5 = fsub i32 %temp_i_4, i32 %mul12_i2" [sss_corr.cpp:118]   --->   Operation 151 'fsub' 'temp_i_5' <Predicate = (!icmp_ln115)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.0>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sss_corr.cpp:112]   --->   Operation 152 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_8 : Operation 153 [1/2] (7.15ns)   --->   "%temp_r_5 = facc i32 @_ssdm_op_FACC, i32 %mul_i2, i1 %icmp_ln117" [sss_corr.cpp:117]   --->   Operation 153 'facc' 'temp_r_5' <Predicate = (!icmp_ln115)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/3] (10.5ns)   --->   "%temp_i_5 = fsub i32 %temp_i_4, i32 %mul12_i2" [sss_corr.cpp:118]   --->   Operation 154 'fsub' 'temp_i_5' <Predicate = (!icmp_ln115)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 8.41>
ST_9 : Operation 156 [2/2] (8.41ns)   --->   "%mul13_i2 = fmul i32 %temp_r_4, i32 %temp_r_4" [sss_corr.cpp:120]   --->   Operation 156 'fmul' 'mul13_i2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (8.41ns)   --->   "%mul14_i2 = fmul i32 %temp_i_4, i32 %temp_i_4" [sss_corr.cpp:120]   --->   Operation 157 'fmul' 'mul14_i2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 8.41>
ST_10 : Operation 158 [1/2] (8.41ns)   --->   "%mul13_i2 = fmul i32 %temp_r_4, i32 %temp_r_4" [sss_corr.cpp:120]   --->   Operation 158 'fmul' 'mul13_i2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/2] (8.41ns)   --->   "%mul14_i2 = fmul i32 %temp_i_4, i32 %temp_i_4" [sss_corr.cpp:120]   --->   Operation 159 'fmul' 'mul14_i2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 10.5>
ST_11 : Operation 160 [3/3] (10.5ns)   --->   "%p_x_assign_2 = fadd i32 %mul13_i2, i32 %mul14_i2" [sss_corr.cpp:120]   --->   Operation 160 'fadd' 'p_x_assign_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 10.5>
ST_12 : Operation 161 [2/3] (10.5ns)   --->   "%p_x_assign_2 = fadd i32 %mul13_i2, i32 %mul14_i2" [sss_corr.cpp:120]   --->   Operation 161 'fadd' 'p_x_assign_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 10.5>
ST_13 : Operation 162 [1/3] (10.5ns)   --->   "%p_x_assign_2 = fadd i32 %mul13_i2, i32 %mul14_i2" [sss_corr.cpp:120]   --->   Operation 162 'fadd' 'p_x_assign_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 10.1>
ST_14 : Operation 163 [6/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 163 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 10.1>
ST_15 : Operation 164 [5/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 164 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 10.1>
ST_16 : Operation 165 [4/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 165 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 10.1>
ST_17 : Operation 166 [3/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 166 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 10.1>
ST_18 : Operation 167 [2/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 167 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 14> <Delay = 11.3>
ST_19 : Operation 168 [1/6] (10.1ns)   --->   "%tmp_2 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 168 'fsqrt' 'tmp_2' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%OUT_1_addr_2 = getelementptr i32 %OUT_1, i64 0, i64 %zext_ln113" [sss_corr.cpp:120]   --->   Operation 169 'getelementptr' 'OUT_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln120 = store i32 %tmp_2, i8 %OUT_1_addr_2" [sss_corr.cpp:120]   --->   Operation 170 'store' 'store_ln120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.84>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%i_6 = phi i8 %add_ln129, void, i8 0, void %_Z15compute_sss_1_2PfS_S_.exit.preheader" [sss_corr.cpp:129]   --->   Operation 172 'phi' 'i_6' <Predicate = (pss_id_read == 2)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln129 = add i8 %i_6, i8 1" [sss_corr.cpp:129]   --->   Operation 173 'add' 'add_ln129' <Predicate = (pss_id_read == 2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.84ns)   --->   "%icmp_ln129 = icmp_eq  i8 %i_6, i8 168" [sss_corr.cpp:129]   --->   Operation 174 'icmp' 'icmp_ln129' <Predicate = (pss_id_read == 2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 175 'speclooptripcount' 'empty_45' <Predicate = (pss_id_read == 2)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %.split20, void %_Z15compute_sss_2_0PfS_S_.exit.loopexit" [sss_corr.cpp:129]   --->   Operation 176 'br' 'br_ln129' <Predicate = (pss_id_read == 2)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %i_6" [sss_corr.cpp:129]   --->   Operation 177 'zext' 'zext_ln129' <Predicate = (pss_id_read == 2 & !icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_6, i7 0" [sss_corr.cpp:133]   --->   Operation 178 'bitconcatenate' 'tmp_10' <Predicate = (pss_id_read == 2 & !icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [sss_corr.cpp:129]   --->   Operation 179 'specloopname' 'specloopname_ln129' <Predicate = (pss_id_read == 2 & !icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln131 = br void" [sss_corr.cpp:131]   --->   Operation 180 'br' 'br_ln131' <Predicate = (pss_id_read == 2 & !icmp_ln129)> <Delay = 0.42>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_2_0PfS_S_.exit"   --->   Operation 181 'br' 'br_ln0' <Predicate = (pss_id_read == 2 & icmp_ln129)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%i_5 = phi i8 %add_ln97, void, i8 0, void %_Z15compute_sss_1_1PfS_S_.exit.preheader" [sss_corr.cpp:97]   --->   Operation 182 'phi' 'i_5' <Predicate = (pss_id_read == 1)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.76ns)   --->   "%add_ln97 = add i8 %i_5, i8 1" [sss_corr.cpp:97]   --->   Operation 183 'add' 'add_ln97' <Predicate = (pss_id_read == 1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.84ns)   --->   "%icmp_ln97 = icmp_eq  i8 %i_5, i8 168" [sss_corr.cpp:97]   --->   Operation 184 'icmp' 'icmp_ln97' <Predicate = (pss_id_read == 1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 185 'speclooptripcount' 'empty_41' <Predicate = (pss_id_read == 1)> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split12, void %_Z15compute_sss_2_0PfS_S_.exit.loopexit38" [sss_corr.cpp:97]   --->   Operation 186 'br' 'br_ln97' <Predicate = (pss_id_read == 1)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %i_5" [sss_corr.cpp:97]   --->   Operation 187 'zext' 'zext_ln97' <Predicate = (pss_id_read == 1 & !icmp_ln97)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_5, i7 0" [sss_corr.cpp:101]   --->   Operation 188 'bitconcatenate' 'tmp_s' <Predicate = (pss_id_read == 1 & !icmp_ln97)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sss_corr.cpp:97]   --->   Operation 189 'specloopname' 'specloopname_ln97' <Predicate = (pss_id_read == 1 & !icmp_ln97)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.42ns)   --->   "%br_ln99 = br void" [sss_corr.cpp:99]   --->   Operation 190 'br' 'br_ln99' <Predicate = (pss_id_read == 1 & !icmp_ln97)> <Delay = 0.42>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_2_0PfS_S_.exit"   --->   Operation 191 'br' 'br_ln0' <Predicate = (pss_id_read == 1 & icmp_ln97)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %add_ln65, void, i8 0, void %_Z15compute_sss_1_0PfS_S_.exit.preheader" [sss_corr.cpp:65]   --->   Operation 192 'phi' 'i_4' <Predicate = (pss_id_read == 0)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.76ns)   --->   "%add_ln65 = add i8 %i_4, i8 1" [sss_corr.cpp:65]   --->   Operation 193 'add' 'add_ln65' <Predicate = (pss_id_read == 0)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln65 = icmp_eq  i8 %i_4, i8 168" [sss_corr.cpp:65]   --->   Operation 194 'icmp' 'icmp_ln65' <Predicate = (pss_id_read == 0)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 195 'speclooptripcount' 'empty_37' <Predicate = (pss_id_read == 0)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split4, void %_Z15compute_sss_2_0PfS_S_.exit.loopexit39" [sss_corr.cpp:65]   --->   Operation 196 'br' 'br_ln65' <Predicate = (pss_id_read == 0)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %i_4" [sss_corr.cpp:65]   --->   Operation 197 'zext' 'zext_ln65' <Predicate = (pss_id_read == 0 & !icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_4, i7 0" [sss_corr.cpp:69]   --->   Operation 198 'bitconcatenate' 'tmp_9' <Predicate = (pss_id_read == 0 & !icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [sss_corr.cpp:65]   --->   Operation 199 'specloopname' 'specloopname_ln65' <Predicate = (pss_id_read == 0 & !icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.42ns)   --->   "%br_ln67 = br void" [sss_corr.cpp:67]   --->   Operation 200 'br' 'br_ln67' <Predicate = (pss_id_read == 0 & !icmp_ln65)> <Delay = 0.42>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_2_0PfS_S_.exit"   --->   Operation 201 'br' 'br_ln0' <Predicate = (pss_id_read == 0 & icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [sss_corr.cpp:160]   --->   Operation 202 'ret' 'ret_ln160' <Predicate = (pss_id_read == 2 & icmp_ln129) | (pss_id_read != 1 & pss_id_read != 2 & icmp_ln65) | (pss_id_read == 1 & icmp_ln97) | (pss_id_read != 0 & pss_id_read != 1 & pss_id_read != 2)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 10.5>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%j_5 = phi i8 %add_ln131, void %.split18, i8 0, void %.split20" [sss_corr.cpp:131]   --->   Operation 203 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%temp_i_10 = phi i32 %temp_i_11, void %.split18, i32 0, void %.split20"   --->   Operation 204 'phi' 'temp_i_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%temp_r_10 = phi i32 %temp_r_11, void %.split18, i32 0, void %.split20"   --->   Operation 205 'phi' 'temp_r_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln131 = add i8 %j_5, i8 1" [sss_corr.cpp:131]   --->   Operation 206 'add' 'add_ln131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.84ns)   --->   "%icmp_ln131 = icmp_eq  i8 %j_5, i8 128" [sss_corr.cpp:131]   --->   Operation 208 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 209 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split18, void" [sss_corr.cpp:131]   --->   Operation 210 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%j_5_cast = zext i8 %j_5" [sss_corr.cpp:131]   --->   Operation 211 'zext' 'j_5_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %j_5" [sss_corr.cpp:133]   --->   Operation 212 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.84ns)   --->   "%add_ln133 = add i15 %tmp_10, i15 %zext_ln133" [sss_corr.cpp:133]   --->   Operation 213 'add' 'add_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i15 %add_ln133" [sss_corr.cpp:133]   --->   Operation 214 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%ss_2_2_addr = getelementptr i32 %ss_2_2, i64 0, i64 %zext_ln133_1" [sss_corr.cpp:133]   --->   Operation 215 'getelementptr' 'ss_2_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 216 [2/2] (1.23ns)   --->   "%ss_2_2_load = load i15 %ss_2_2_addr" [sss_corr.cpp:133]   --->   Operation 216 'load' 'ss_2_2_load' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%IN_R_addr_5 = getelementptr i32 %IN_R, i64 0, i64 %j_5_cast" [sss_corr.cpp:133]   --->   Operation 217 'getelementptr' 'IN_R_addr_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 218 [2/2] (1.23ns)   --->   "%IN_R_load_5 = load i7 %IN_R_addr_5" [sss_corr.cpp:133]   --->   Operation 218 'load' 'IN_R_load_5' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%IN_I_addr_5 = getelementptr i32 %IN_I, i64 0, i64 %j_5_cast" [sss_corr.cpp:134]   --->   Operation 219 'getelementptr' 'IN_I_addr_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 220 [2/2] (1.23ns)   --->   "%IN_I_load_5 = load i7 %IN_I_addr_5" [sss_corr.cpp:134]   --->   Operation 220 'load' 'IN_I_load_5' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 22 <SV = 4> <Delay = 9.65>
ST_22 : Operation 221 [1/2] (1.23ns)   --->   "%ss_2_2_load = load i15 %ss_2_2_addr" [sss_corr.cpp:133]   --->   Operation 221 'load' 'ss_2_2_load' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_22 : Operation 222 [1/2] (1.23ns)   --->   "%IN_R_load_5 = load i7 %IN_R_addr_5" [sss_corr.cpp:133]   --->   Operation 222 'load' 'IN_R_load_5' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 223 [1/2] (1.23ns)   --->   "%IN_I_load_5 = load i7 %IN_I_addr_5" [sss_corr.cpp:134]   --->   Operation 223 'load' 'IN_I_load_5' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 224 [2/2] (8.41ns)   --->   "%mul12_i5 = fmul i32 %ss_2_2_load, i32 %IN_I_load_5" [sss_corr.cpp:134]   --->   Operation 224 'fmul' 'mul12_i5' <Predicate = (!icmp_ln131)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 5> <Delay = 8.41>
ST_23 : Operation 225 [2/2] (8.41ns)   --->   "%mul_i4 = fmul i32 %ss_2_2_load, i32 %IN_R_load_5" [sss_corr.cpp:133]   --->   Operation 225 'fmul' 'mul_i4' <Predicate = (!icmp_ln131)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.84ns)   --->   "%icmp_ln133 = icmp_eq  i8 %add_ln131, i8 128" [sss_corr.cpp:133]   --->   Operation 226 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/2] (8.41ns)   --->   "%mul12_i5 = fmul i32 %ss_2_2_load, i32 %IN_I_load_5" [sss_corr.cpp:134]   --->   Operation 227 'fmul' 'mul12_i5' <Predicate = (!icmp_ln131)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 10.5>
ST_24 : Operation 228 [1/2] (8.41ns)   --->   "%mul_i4 = fmul i32 %ss_2_2_load, i32 %IN_R_load_5" [sss_corr.cpp:133]   --->   Operation 228 'fmul' 'mul_i4' <Predicate = (!icmp_ln131)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [3/3] (10.5ns)   --->   "%temp_i_11 = fsub i32 %temp_i_10, i32 %mul12_i5" [sss_corr.cpp:134]   --->   Operation 229 'fsub' 'temp_i_11' <Predicate = (!icmp_ln131)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 7> <Delay = 21.0>
ST_25 : Operation 230 [2/2] (7.15ns)   --->   "%temp_r_11 = facc i32 @_ssdm_op_FACC, i32 %mul_i4, i1 %icmp_ln133" [sss_corr.cpp:133]   --->   Operation 230 'facc' 'temp_r_11' <Predicate = (!icmp_ln131)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [2/3] (10.5ns)   --->   "%temp_i_11 = fsub i32 %temp_i_10, i32 %mul12_i5" [sss_corr.cpp:134]   --->   Operation 231 'fsub' 'temp_i_11' <Predicate = (!icmp_ln131)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 21.0>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sss_corr.cpp:128]   --->   Operation 232 'specloopname' 'specloopname_ln128' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_26 : Operation 233 [1/2] (7.15ns)   --->   "%temp_r_11 = facc i32 @_ssdm_op_FACC, i32 %mul_i4, i1 %icmp_ln133" [sss_corr.cpp:133]   --->   Operation 233 'facc' 'temp_r_11' <Predicate = (!icmp_ln131)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/3] (10.5ns)   --->   "%temp_i_11 = fsub i32 %temp_i_10, i32 %mul12_i5" [sss_corr.cpp:134]   --->   Operation 234 'fsub' 'temp_i_11' <Predicate = (!icmp_ln131)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 235 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 8.41>
ST_27 : Operation 236 [2/2] (8.41ns)   --->   "%mul13_i5 = fmul i32 %temp_r_10, i32 %temp_r_10" [sss_corr.cpp:136]   --->   Operation 236 'fmul' 'mul13_i5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [2/2] (8.41ns)   --->   "%mul14_i5 = fmul i32 %temp_i_10, i32 %temp_i_10" [sss_corr.cpp:136]   --->   Operation 237 'fmul' 'mul14_i5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 5> <Delay = 8.41>
ST_28 : Operation 238 [1/2] (8.41ns)   --->   "%mul13_i5 = fmul i32 %temp_r_10, i32 %temp_r_10" [sss_corr.cpp:136]   --->   Operation 238 'fmul' 'mul13_i5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 239 [1/2] (8.41ns)   --->   "%mul14_i5 = fmul i32 %temp_i_10, i32 %temp_i_10" [sss_corr.cpp:136]   --->   Operation 239 'fmul' 'mul14_i5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 6> <Delay = 10.5>
ST_29 : Operation 240 [3/3] (10.5ns)   --->   "%p_x_assign_5 = fadd i32 %mul13_i5, i32 %mul14_i5" [sss_corr.cpp:136]   --->   Operation 240 'fadd' 'p_x_assign_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 7> <Delay = 10.5>
ST_30 : Operation 241 [2/3] (10.5ns)   --->   "%p_x_assign_5 = fadd i32 %mul13_i5, i32 %mul14_i5" [sss_corr.cpp:136]   --->   Operation 241 'fadd' 'p_x_assign_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 8> <Delay = 10.5>
ST_31 : Operation 242 [1/3] (10.5ns)   --->   "%p_x_assign_5 = fadd i32 %mul13_i5, i32 %mul14_i5" [sss_corr.cpp:136]   --->   Operation 242 'fadd' 'p_x_assign_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 9> <Delay = 10.1>
ST_32 : Operation 243 [6/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 243 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 10> <Delay = 10.1>
ST_33 : Operation 244 [5/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 244 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 11> <Delay = 10.1>
ST_34 : Operation 245 [4/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 245 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 12> <Delay = 10.1>
ST_35 : Operation 246 [3/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 246 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 13> <Delay = 10.1>
ST_36 : Operation 247 [2/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 247 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 14> <Delay = 11.3>
ST_37 : Operation 248 [1/6] (10.1ns)   --->   "%tmp_5 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_5" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 248 'fsqrt' 'tmp_5' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%OUT_2_addr_2 = getelementptr i32 %OUT_2, i64 0, i64 %zext_ln129" [sss_corr.cpp:136]   --->   Operation 249 'getelementptr' 'OUT_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln136 = store i32 %tmp_5, i8 %OUT_2_addr_2" [sss_corr.cpp:136]   --->   Operation 250 'store' 'store_ln136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_1_2PfS_S_.exit"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 38 <SV = 1> <Delay = 0.84>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %add_ln81, void, i8 0, void %.preheader2.preheader" [sss_corr.cpp:81]   --->   Operation 252 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 253 [1/1] (0.76ns)   --->   "%add_ln81 = add i8 %i_2, i8 1" [sss_corr.cpp:81]   --->   Operation 253 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [1/1] (0.84ns)   --->   "%icmp_ln81 = icmp_eq  i8 %i_2, i8 168" [sss_corr.cpp:81]   --->   Operation 254 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 255 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split16, void %_Z15compute_sss_1_1PfS_S_.exit.preheader" [sss_corr.cpp:81]   --->   Operation 256 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i8 %i_2" [sss_corr.cpp:81]   --->   Operation 257 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_38 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_2, i7 0" [sss_corr.cpp:85]   --->   Operation 258 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [sss_corr.cpp:81]   --->   Operation 259 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.42ns)   --->   "%br_ln83 = br void" [sss_corr.cpp:83]   --->   Operation 260 'br' 'br_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_38 : Operation 261 [1/1] (0.42ns)   --->   "%br_ln97 = br void %_Z15compute_sss_1_1PfS_S_.exit" [sss_corr.cpp:97]   --->   Operation 261 'br' 'br_ln97' <Predicate = (icmp_ln81)> <Delay = 0.42>

State 39 <SV = 2> <Delay = 2.07>
ST_39 : Operation 262 [1/1] (0.00ns)   --->   "%j_1 = phi i8 %add_ln83, void %.split14, i8 0, void %.split16" [sss_corr.cpp:83]   --->   Operation 262 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln83 = add i8 %j_1, i8 1" [sss_corr.cpp:83]   --->   Operation 263 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 264 [1/1] (0.84ns)   --->   "%icmp_ln83 = icmp_eq  i8 %j_1, i8 128" [sss_corr.cpp:83]   --->   Operation 264 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split14, void" [sss_corr.cpp:83]   --->   Operation 265 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%j_1_cast = zext i8 %j_1" [sss_corr.cpp:83]   --->   Operation 266 'zext' 'j_1_cast' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %j_1" [sss_corr.cpp:85]   --->   Operation 267 'zext' 'zext_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 268 [1/1] (0.84ns)   --->   "%add_ln85 = add i15 %tmp_7, i15 %zext_ln85" [sss_corr.cpp:85]   --->   Operation 268 'add' 'add_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i15 %add_ln85" [sss_corr.cpp:85]   --->   Operation 269 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "%ss_1_1_addr = getelementptr i32 %ss_1_1, i64 0, i64 %zext_ln85_1" [sss_corr.cpp:85]   --->   Operation 270 'getelementptr' 'ss_1_1_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 271 [2/2] (1.23ns)   --->   "%ss_1_1_load = load i15 %ss_1_1_addr" [sss_corr.cpp:85]   --->   Operation 271 'load' 'ss_1_1_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%IN_R_addr_1 = getelementptr i32 %IN_R, i64 0, i64 %j_1_cast" [sss_corr.cpp:85]   --->   Operation 272 'getelementptr' 'IN_R_addr_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 273 [2/2] (1.23ns)   --->   "%IN_R_load_1 = load i7 %IN_R_addr_1" [sss_corr.cpp:85]   --->   Operation 273 'load' 'IN_R_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%IN_I_addr_1 = getelementptr i32 %IN_I, i64 0, i64 %j_1_cast" [sss_corr.cpp:86]   --->   Operation 274 'getelementptr' 'IN_I_addr_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_39 : Operation 275 [2/2] (1.23ns)   --->   "%IN_I_load_1 = load i7 %IN_I_addr_1" [sss_corr.cpp:86]   --->   Operation 275 'load' 'IN_I_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 40 <SV = 3> <Delay = 10.5>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%temp_i_2 = phi i32 %temp_i_3, void %.split14, i32 0, void %.split16"   --->   Operation 276 'phi' 'temp_i_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%temp_r_2 = phi i32 %temp_r_3, void %.split14, i32 0, void %.split16"   --->   Operation 277 'phi' 'temp_r_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 278 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 279 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 280 [1/2] (1.23ns)   --->   "%ss_1_1_load = load i15 %ss_1_1_addr" [sss_corr.cpp:85]   --->   Operation 280 'load' 'ss_1_1_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_40 : Operation 281 [1/2] (1.23ns)   --->   "%IN_R_load_1 = load i7 %IN_R_addr_1" [sss_corr.cpp:85]   --->   Operation 281 'load' 'IN_R_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_40 : Operation 282 [1/2] (1.23ns)   --->   "%IN_I_load_1 = load i7 %IN_I_addr_1" [sss_corr.cpp:86]   --->   Operation 282 'load' 'IN_I_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_40 : Operation 283 [2/2] (8.41ns)   --->   "%mul12_i1 = fmul i32 %ss_1_1_load, i32 %IN_I_load_1" [sss_corr.cpp:86]   --->   Operation 283 'fmul' 'mul12_i1' <Predicate = (!icmp_ln83)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 4> <Delay = 8.41>
ST_41 : Operation 284 [2/2] (8.41ns)   --->   "%mul_i1 = fmul i32 %ss_1_1_load, i32 %IN_R_load_1" [sss_corr.cpp:85]   --->   Operation 284 'fmul' 'mul_i1' <Predicate = (!icmp_ln83)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 285 [1/1] (0.84ns)   --->   "%icmp_ln85 = icmp_eq  i8 %add_ln83, i8 128" [sss_corr.cpp:85]   --->   Operation 285 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/2] (8.41ns)   --->   "%mul12_i1 = fmul i32 %ss_1_1_load, i32 %IN_I_load_1" [sss_corr.cpp:86]   --->   Operation 286 'fmul' 'mul12_i1' <Predicate = (!icmp_ln83)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 5> <Delay = 10.5>
ST_42 : Operation 287 [1/2] (8.41ns)   --->   "%mul_i1 = fmul i32 %ss_1_1_load, i32 %IN_R_load_1" [sss_corr.cpp:85]   --->   Operation 287 'fmul' 'mul_i1' <Predicate = (!icmp_ln83)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [3/3] (10.5ns)   --->   "%temp_i_3 = fsub i32 %temp_i_2, i32 %mul12_i1" [sss_corr.cpp:86]   --->   Operation 288 'fsub' 'temp_i_3' <Predicate = (!icmp_ln83)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 6> <Delay = 21.0>
ST_43 : Operation 289 [2/2] (7.15ns)   --->   "%temp_r_3 = facc i32 @_ssdm_op_FACC, i32 %mul_i1, i1 %icmp_ln85" [sss_corr.cpp:85]   --->   Operation 289 'facc' 'temp_r_3' <Predicate = (!icmp_ln83)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 290 [2/3] (10.5ns)   --->   "%temp_i_3 = fsub i32 %temp_i_2, i32 %mul12_i1" [sss_corr.cpp:86]   --->   Operation 290 'fsub' 'temp_i_3' <Predicate = (!icmp_ln83)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 7> <Delay = 21.0>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [sss_corr.cpp:80]   --->   Operation 291 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_44 : Operation 292 [1/2] (7.15ns)   --->   "%temp_r_3 = facc i32 @_ssdm_op_FACC, i32 %mul_i1, i1 %icmp_ln85" [sss_corr.cpp:85]   --->   Operation 292 'facc' 'temp_r_3' <Predicate = (!icmp_ln83)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 293 [1/3] (10.5ns)   --->   "%temp_i_3 = fsub i32 %temp_i_2, i32 %mul12_i1" [sss_corr.cpp:86]   --->   Operation 293 'fsub' 'temp_i_3' <Predicate = (!icmp_ln83)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 45 <SV = 4> <Delay = 8.41>
ST_45 : Operation 295 [2/2] (8.41ns)   --->   "%mul13_i1 = fmul i32 %temp_r_2, i32 %temp_r_2" [sss_corr.cpp:88]   --->   Operation 295 'fmul' 'mul13_i1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 296 [2/2] (8.41ns)   --->   "%mul14_i1 = fmul i32 %temp_i_2, i32 %temp_i_2" [sss_corr.cpp:88]   --->   Operation 296 'fmul' 'mul14_i1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 5> <Delay = 8.41>
ST_46 : Operation 297 [1/2] (8.41ns)   --->   "%mul13_i1 = fmul i32 %temp_r_2, i32 %temp_r_2" [sss_corr.cpp:88]   --->   Operation 297 'fmul' 'mul13_i1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 298 [1/2] (8.41ns)   --->   "%mul14_i1 = fmul i32 %temp_i_2, i32 %temp_i_2" [sss_corr.cpp:88]   --->   Operation 298 'fmul' 'mul14_i1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 6> <Delay = 10.5>
ST_47 : Operation 299 [3/3] (10.5ns)   --->   "%p_x_assign_1 = fadd i32 %mul13_i1, i32 %mul14_i1" [sss_corr.cpp:88]   --->   Operation 299 'fadd' 'p_x_assign_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 7> <Delay = 10.5>
ST_48 : Operation 300 [2/3] (10.5ns)   --->   "%p_x_assign_1 = fadd i32 %mul13_i1, i32 %mul14_i1" [sss_corr.cpp:88]   --->   Operation 300 'fadd' 'p_x_assign_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 8> <Delay = 10.5>
ST_49 : Operation 301 [1/3] (10.5ns)   --->   "%p_x_assign_1 = fadd i32 %mul13_i1, i32 %mul14_i1" [sss_corr.cpp:88]   --->   Operation 301 'fadd' 'p_x_assign_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 9> <Delay = 10.1>
ST_50 : Operation 302 [6/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 302 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 10> <Delay = 10.1>
ST_51 : Operation 303 [5/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 303 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 11> <Delay = 10.1>
ST_52 : Operation 304 [4/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 304 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 12> <Delay = 10.1>
ST_53 : Operation 305 [3/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 305 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 13> <Delay = 10.1>
ST_54 : Operation 306 [2/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 306 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 14> <Delay = 11.3>
ST_55 : Operation 307 [1/6] (10.1ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 307 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 308 [1/1] (0.00ns)   --->   "%OUT_1_addr_1 = getelementptr i32 %OUT_1, i64 0, i64 %zext_ln81" [sss_corr.cpp:88]   --->   Operation 308 'getelementptr' 'OUT_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 %tmp_1, i8 %OUT_1_addr_1" [sss_corr.cpp:88]   --->   Operation 309 'store' 'store_ln88' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_55 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 56 <SV = 3> <Delay = 10.5>
ST_56 : Operation 311 [1/1] (0.00ns)   --->   "%j_4 = phi i8 %add_ln99, void %.split10, i8 0, void %.split12" [sss_corr.cpp:99]   --->   Operation 311 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 312 [1/1] (0.00ns)   --->   "%temp_i_8 = phi i32 %temp_i_9, void %.split10, i32 0, void %.split12"   --->   Operation 312 'phi' 'temp_i_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 313 [1/1] (0.00ns)   --->   "%temp_r_8 = phi i32 %temp_r_9, void %.split10, i32 0, void %.split12"   --->   Operation 313 'phi' 'temp_r_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 314 [1/1] (0.76ns)   --->   "%add_ln99 = add i8 %j_4, i8 1" [sss_corr.cpp:99]   --->   Operation 314 'add' 'add_ln99' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 315 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 316 [1/1] (0.84ns)   --->   "%icmp_ln99 = icmp_eq  i8 %j_4, i8 128" [sss_corr.cpp:99]   --->   Operation 316 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 317 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 317 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %.split10, void" [sss_corr.cpp:99]   --->   Operation 318 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 319 [1/1] (0.00ns)   --->   "%j_4_cast = zext i8 %j_4" [sss_corr.cpp:99]   --->   Operation 319 'zext' 'j_4_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %j_4" [sss_corr.cpp:101]   --->   Operation 320 'zext' 'zext_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 321 [1/1] (0.84ns)   --->   "%add_ln101 = add i15 %tmp_s, i15 %zext_ln101" [sss_corr.cpp:101]   --->   Operation 321 'add' 'add_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i15 %add_ln101" [sss_corr.cpp:101]   --->   Operation 322 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 323 [1/1] (0.00ns)   --->   "%ss_2_1_addr = getelementptr i32 %ss_2_1, i64 0, i64 %zext_ln101_1" [sss_corr.cpp:101]   --->   Operation 323 'getelementptr' 'ss_2_1_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 324 [2/2] (1.23ns)   --->   "%ss_2_1_load = load i15 %ss_2_1_addr" [sss_corr.cpp:101]   --->   Operation 324 'load' 'ss_2_1_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_56 : Operation 325 [1/1] (0.00ns)   --->   "%IN_R_addr_4 = getelementptr i32 %IN_R, i64 0, i64 %j_4_cast" [sss_corr.cpp:101]   --->   Operation 325 'getelementptr' 'IN_R_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 326 [2/2] (1.23ns)   --->   "%IN_R_load_4 = load i7 %IN_R_addr_4" [sss_corr.cpp:101]   --->   Operation 326 'load' 'IN_R_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "%IN_I_addr_4 = getelementptr i32 %IN_I, i64 0, i64 %j_4_cast" [sss_corr.cpp:102]   --->   Operation 327 'getelementptr' 'IN_I_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 328 [2/2] (1.23ns)   --->   "%IN_I_load_4 = load i7 %IN_I_addr_4" [sss_corr.cpp:102]   --->   Operation 328 'load' 'IN_I_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 57 <SV = 4> <Delay = 9.65>
ST_57 : Operation 329 [1/2] (1.23ns)   --->   "%ss_2_1_load = load i15 %ss_2_1_addr" [sss_corr.cpp:101]   --->   Operation 329 'load' 'ss_2_1_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_57 : Operation 330 [1/2] (1.23ns)   --->   "%IN_R_load_4 = load i7 %IN_R_addr_4" [sss_corr.cpp:101]   --->   Operation 330 'load' 'IN_R_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_57 : Operation 331 [1/2] (1.23ns)   --->   "%IN_I_load_4 = load i7 %IN_I_addr_4" [sss_corr.cpp:102]   --->   Operation 331 'load' 'IN_I_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_57 : Operation 332 [2/2] (8.41ns)   --->   "%mul12_i4 = fmul i32 %ss_2_1_load, i32 %IN_I_load_4" [sss_corr.cpp:102]   --->   Operation 332 'fmul' 'mul12_i4' <Predicate = (!icmp_ln99)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 5> <Delay = 8.41>
ST_58 : Operation 333 [2/2] (8.41ns)   --->   "%mul_i3 = fmul i32 %ss_2_1_load, i32 %IN_R_load_4" [sss_corr.cpp:101]   --->   Operation 333 'fmul' 'mul_i3' <Predicate = (!icmp_ln99)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 334 [1/1] (0.84ns)   --->   "%icmp_ln101 = icmp_eq  i8 %add_ln99, i8 128" [sss_corr.cpp:101]   --->   Operation 334 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 335 [1/2] (8.41ns)   --->   "%mul12_i4 = fmul i32 %ss_2_1_load, i32 %IN_I_load_4" [sss_corr.cpp:102]   --->   Operation 335 'fmul' 'mul12_i4' <Predicate = (!icmp_ln99)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 6> <Delay = 10.5>
ST_59 : Operation 336 [1/2] (8.41ns)   --->   "%mul_i3 = fmul i32 %ss_2_1_load, i32 %IN_R_load_4" [sss_corr.cpp:101]   --->   Operation 336 'fmul' 'mul_i3' <Predicate = (!icmp_ln99)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 337 [3/3] (10.5ns)   --->   "%temp_i_9 = fsub i32 %temp_i_8, i32 %mul12_i4" [sss_corr.cpp:102]   --->   Operation 337 'fsub' 'temp_i_9' <Predicate = (!icmp_ln99)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 7> <Delay = 21.0>
ST_60 : Operation 338 [2/2] (7.15ns)   --->   "%temp_r_9 = facc i32 @_ssdm_op_FACC, i32 %mul_i3, i1 %icmp_ln101" [sss_corr.cpp:101]   --->   Operation 338 'facc' 'temp_r_9' <Predicate = (!icmp_ln99)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 339 [2/3] (10.5ns)   --->   "%temp_i_9 = fsub i32 %temp_i_8, i32 %mul12_i4" [sss_corr.cpp:102]   --->   Operation 339 'fsub' 'temp_i_9' <Predicate = (!icmp_ln99)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 8> <Delay = 21.0>
ST_61 : Operation 340 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [sss_corr.cpp:96]   --->   Operation 340 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 341 [1/2] (7.15ns)   --->   "%temp_r_9 = facc i32 @_ssdm_op_FACC, i32 %mul_i3, i1 %icmp_ln101" [sss_corr.cpp:101]   --->   Operation 341 'facc' 'temp_r_9' <Predicate = (!icmp_ln99)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 342 [1/3] (10.5ns)   --->   "%temp_i_9 = fsub i32 %temp_i_8, i32 %mul12_i4" [sss_corr.cpp:102]   --->   Operation 342 'fsub' 'temp_i_9' <Predicate = (!icmp_ln99)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 343 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 62 <SV = 4> <Delay = 8.41>
ST_62 : Operation 344 [2/2] (8.41ns)   --->   "%mul13_i4 = fmul i32 %temp_r_8, i32 %temp_r_8" [sss_corr.cpp:104]   --->   Operation 344 'fmul' 'mul13_i4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 345 [2/2] (8.41ns)   --->   "%mul14_i4 = fmul i32 %temp_i_8, i32 %temp_i_8" [sss_corr.cpp:104]   --->   Operation 345 'fmul' 'mul14_i4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 5> <Delay = 8.41>
ST_63 : Operation 346 [1/2] (8.41ns)   --->   "%mul13_i4 = fmul i32 %temp_r_8, i32 %temp_r_8" [sss_corr.cpp:104]   --->   Operation 346 'fmul' 'mul13_i4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 347 [1/2] (8.41ns)   --->   "%mul14_i4 = fmul i32 %temp_i_8, i32 %temp_i_8" [sss_corr.cpp:104]   --->   Operation 347 'fmul' 'mul14_i4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 6> <Delay = 10.5>
ST_64 : Operation 348 [3/3] (10.5ns)   --->   "%p_x_assign_4 = fadd i32 %mul13_i4, i32 %mul14_i4" [sss_corr.cpp:104]   --->   Operation 348 'fadd' 'p_x_assign_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 7> <Delay = 10.5>
ST_65 : Operation 349 [2/3] (10.5ns)   --->   "%p_x_assign_4 = fadd i32 %mul13_i4, i32 %mul14_i4" [sss_corr.cpp:104]   --->   Operation 349 'fadd' 'p_x_assign_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 8> <Delay = 10.5>
ST_66 : Operation 350 [1/3] (10.5ns)   --->   "%p_x_assign_4 = fadd i32 %mul13_i4, i32 %mul14_i4" [sss_corr.cpp:104]   --->   Operation 350 'fadd' 'p_x_assign_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 9> <Delay = 10.1>
ST_67 : Operation 351 [6/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 351 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 10> <Delay = 10.1>
ST_68 : Operation 352 [5/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 352 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 11> <Delay = 10.1>
ST_69 : Operation 353 [4/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 353 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 12> <Delay = 10.1>
ST_70 : Operation 354 [3/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 354 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 13> <Delay = 10.1>
ST_71 : Operation 355 [2/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 355 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 14> <Delay = 11.3>
ST_72 : Operation 356 [1/6] (10.1ns)   --->   "%tmp_4 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_4" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 356 'fsqrt' 'tmp_4' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 357 [1/1] (0.00ns)   --->   "%OUT_2_addr_1 = getelementptr i32 %OUT_2, i64 0, i64 %zext_ln97" [sss_corr.cpp:104]   --->   Operation 357 'getelementptr' 'OUT_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 358 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %tmp_4, i8 %OUT_2_addr_1" [sss_corr.cpp:104]   --->   Operation 358 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_72 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_1_1PfS_S_.exit"   --->   Operation 359 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 1> <Delay = 0.84>
ST_73 : Operation 360 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln49, void, i8 0, void %.preheader4.preheader" [sss_corr.cpp:49]   --->   Operation 360 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 361 [1/1] (0.76ns)   --->   "%add_ln49 = add i8 %i, i8 1" [sss_corr.cpp:49]   --->   Operation 361 'add' 'add_ln49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 362 [1/1] (0.84ns)   --->   "%icmp_ln49 = icmp_eq  i8 %i, i8 168" [sss_corr.cpp:49]   --->   Operation 362 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 363 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 363 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split8, void %_Z15compute_sss_1_0PfS_S_.exit.preheader" [sss_corr.cpp:49]   --->   Operation 364 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %i" [sss_corr.cpp:49]   --->   Operation 365 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i, i7 0" [sss_corr.cpp:53]   --->   Operation 366 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sss_corr.cpp:49]   --->   Operation 367 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 368 [1/1] (0.42ns)   --->   "%br_ln51 = br void" [sss_corr.cpp:51]   --->   Operation 368 'br' 'br_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_73 : Operation 369 [1/1] (0.42ns)   --->   "%br_ln65 = br void %_Z15compute_sss_1_0PfS_S_.exit" [sss_corr.cpp:65]   --->   Operation 369 'br' 'br_ln65' <Predicate = (icmp_ln49)> <Delay = 0.42>

State 74 <SV = 2> <Delay = 2.07>
ST_74 : Operation 370 [1/1] (0.00ns)   --->   "%j = phi i8 %add_ln51, void %.split6, i8 0, void %.split8" [sss_corr.cpp:51]   --->   Operation 370 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 371 [1/1] (0.84ns)   --->   "%icmp_ln51 = icmp_eq  i8 %j, i8 128" [sss_corr.cpp:51]   --->   Operation 371 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split6, void" [sss_corr.cpp:51]   --->   Operation 372 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 373 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j" [sss_corr.cpp:51]   --->   Operation 373 'zext' 'j_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %j" [sss_corr.cpp:53]   --->   Operation 374 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 375 [1/1] (0.84ns)   --->   "%add_ln53 = add i15 %tmp_6, i15 %zext_ln53" [sss_corr.cpp:53]   --->   Operation 375 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i15 %add_ln53" [sss_corr.cpp:53]   --->   Operation 376 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 377 [1/1] (0.00ns)   --->   "%ss_1_0_addr = getelementptr i32 %ss_1_0, i64 0, i64 %zext_ln53_1" [sss_corr.cpp:53]   --->   Operation 377 'getelementptr' 'ss_1_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 378 [2/2] (1.23ns)   --->   "%ss_1_0_load = load i15 %ss_1_0_addr" [sss_corr.cpp:53]   --->   Operation 378 'load' 'ss_1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_74 : Operation 379 [1/1] (0.00ns)   --->   "%IN_R_addr = getelementptr i32 %IN_R, i64 0, i64 %j_cast" [sss_corr.cpp:53]   --->   Operation 379 'getelementptr' 'IN_R_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 380 [2/2] (1.23ns)   --->   "%IN_R_load = load i7 %IN_R_addr" [sss_corr.cpp:53]   --->   Operation 380 'load' 'IN_R_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 381 [1/1] (0.00ns)   --->   "%IN_I_addr = getelementptr i32 %IN_I, i64 0, i64 %j_cast" [sss_corr.cpp:54]   --->   Operation 381 'getelementptr' 'IN_I_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 382 [2/2] (1.23ns)   --->   "%IN_I_load = load i7 %IN_I_addr" [sss_corr.cpp:54]   --->   Operation 382 'load' 'IN_I_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 75 <SV = 3> <Delay = 10.5>
ST_75 : Operation 383 [1/1] (0.00ns)   --->   "%temp_i = phi i32 %temp_i_1, void %.split6, i32 0, void %.split8"   --->   Operation 383 'phi' 'temp_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 384 [1/1] (0.00ns)   --->   "%temp_r = phi i32 %temp_r_1, void %.split6, i32 0, void %.split8"   --->   Operation 384 'phi' 'temp_r' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 385 [1/1] (0.76ns)   --->   "%add_ln51 = add i8 %j, i8 1" [sss_corr.cpp:51]   --->   Operation 385 'add' 'add_ln51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 386 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 386 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 387 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 387 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 388 [1/2] (1.23ns)   --->   "%ss_1_0_load = load i15 %ss_1_0_addr" [sss_corr.cpp:53]   --->   Operation 388 'load' 'ss_1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_75 : Operation 389 [1/2] (1.23ns)   --->   "%IN_R_load = load i7 %IN_R_addr" [sss_corr.cpp:53]   --->   Operation 389 'load' 'IN_R_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 390 [1/2] (1.23ns)   --->   "%IN_I_load = load i7 %IN_I_addr" [sss_corr.cpp:54]   --->   Operation 390 'load' 'IN_I_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 391 [2/2] (8.41ns)   --->   "%mul12_i = fmul i32 %ss_1_0_load, i32 %IN_I_load" [sss_corr.cpp:54]   --->   Operation 391 'fmul' 'mul12_i' <Predicate = (!icmp_ln51)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 4> <Delay = 8.41>
ST_76 : Operation 392 [2/2] (8.41ns)   --->   "%mul_i = fmul i32 %ss_1_0_load, i32 %IN_R_load" [sss_corr.cpp:53]   --->   Operation 392 'fmul' 'mul_i' <Predicate = (!icmp_ln51)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 393 [1/1] (0.84ns)   --->   "%icmp_ln53 = icmp_eq  i8 %add_ln51, i8 128" [sss_corr.cpp:53]   --->   Operation 393 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 394 [1/2] (8.41ns)   --->   "%mul12_i = fmul i32 %ss_1_0_load, i32 %IN_I_load" [sss_corr.cpp:54]   --->   Operation 394 'fmul' 'mul12_i' <Predicate = (!icmp_ln51)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 5> <Delay = 10.5>
ST_77 : Operation 395 [1/2] (8.41ns)   --->   "%mul_i = fmul i32 %ss_1_0_load, i32 %IN_R_load" [sss_corr.cpp:53]   --->   Operation 395 'fmul' 'mul_i' <Predicate = (!icmp_ln51)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 396 [3/3] (10.5ns)   --->   "%temp_i_1 = fsub i32 %temp_i, i32 %mul12_i" [sss_corr.cpp:54]   --->   Operation 396 'fsub' 'temp_i_1' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 6> <Delay = 21.0>
ST_78 : Operation 397 [2/2] (7.15ns)   --->   "%temp_r_1 = facc i32 @_ssdm_op_FACC, i32 %mul_i, i1 %icmp_ln53" [sss_corr.cpp:53]   --->   Operation 397 'facc' 'temp_r_1' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 398 [2/3] (10.5ns)   --->   "%temp_i_1 = fsub i32 %temp_i, i32 %mul12_i" [sss_corr.cpp:54]   --->   Operation 398 'fsub' 'temp_i_1' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 7> <Delay = 21.0>
ST_79 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [sss_corr.cpp:48]   --->   Operation 399 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_79 : Operation 400 [1/2] (7.15ns)   --->   "%temp_r_1 = facc i32 @_ssdm_op_FACC, i32 %mul_i, i1 %icmp_ln53" [sss_corr.cpp:53]   --->   Operation 400 'facc' 'temp_r_1' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 401 [1/3] (10.5ns)   --->   "%temp_i_1 = fsub i32 %temp_i, i32 %mul12_i" [sss_corr.cpp:54]   --->   Operation 401 'fsub' 'temp_i_1' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 402 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 80 <SV = 4> <Delay = 8.41>
ST_80 : Operation 403 [2/2] (8.41ns)   --->   "%mul13_i = fmul i32 %temp_r, i32 %temp_r" [sss_corr.cpp:56]   --->   Operation 403 'fmul' 'mul13_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 404 [2/2] (8.41ns)   --->   "%mul14_i = fmul i32 %temp_i, i32 %temp_i" [sss_corr.cpp:56]   --->   Operation 404 'fmul' 'mul14_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 5> <Delay = 8.41>
ST_81 : Operation 405 [1/2] (8.41ns)   --->   "%mul13_i = fmul i32 %temp_r, i32 %temp_r" [sss_corr.cpp:56]   --->   Operation 405 'fmul' 'mul13_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 406 [1/2] (8.41ns)   --->   "%mul14_i = fmul i32 %temp_i, i32 %temp_i" [sss_corr.cpp:56]   --->   Operation 406 'fmul' 'mul14_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 6> <Delay = 10.5>
ST_82 : Operation 407 [3/3] (10.5ns)   --->   "%p_x_assign = fadd i32 %mul13_i, i32 %mul14_i" [sss_corr.cpp:56]   --->   Operation 407 'fadd' 'p_x_assign' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 7> <Delay = 10.5>
ST_83 : Operation 408 [2/3] (10.5ns)   --->   "%p_x_assign = fadd i32 %mul13_i, i32 %mul14_i" [sss_corr.cpp:56]   --->   Operation 408 'fadd' 'p_x_assign' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 8> <Delay = 10.5>
ST_84 : Operation 409 [1/3] (10.5ns)   --->   "%p_x_assign = fadd i32 %mul13_i, i32 %mul14_i" [sss_corr.cpp:56]   --->   Operation 409 'fadd' 'p_x_assign' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 9> <Delay = 10.1>
ST_85 : Operation 410 [6/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 410 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 10> <Delay = 10.1>
ST_86 : Operation 411 [5/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 411 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 11> <Delay = 10.1>
ST_87 : Operation 412 [4/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 412 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 12> <Delay = 10.1>
ST_88 : Operation 413 [3/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 413 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 13> <Delay = 10.1>
ST_89 : Operation 414 [2/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 414 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 14> <Delay = 11.3>
ST_90 : Operation 415 [1/6] (10.1ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 415 'fsqrt' 'tmp' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 416 [1/1] (0.00ns)   --->   "%OUT_1_addr = getelementptr i32 %OUT_1, i64 0, i64 %zext_ln49" [sss_corr.cpp:56]   --->   Operation 416 'getelementptr' 'OUT_1_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %tmp, i8 %OUT_1_addr" [sss_corr.cpp:56]   --->   Operation 417 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_90 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 418 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 91 <SV = 3> <Delay = 10.5>
ST_91 : Operation 419 [1/1] (0.00ns)   --->   "%j_3 = phi i8 %add_ln67, void %.split, i8 0, void %.split4" [sss_corr.cpp:67]   --->   Operation 419 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 420 [1/1] (0.00ns)   --->   "%temp_i_6 = phi i32 %temp_i_7, void %.split, i32 0, void %.split4"   --->   Operation 420 'phi' 'temp_i_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 421 [1/1] (0.00ns)   --->   "%temp_r_6 = phi i32 %temp_r_7, void %.split, i32 0, void %.split4"   --->   Operation 421 'phi' 'temp_r_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 422 [1/1] (0.76ns)   --->   "%add_ln67 = add i8 %j_3, i8 1" [sss_corr.cpp:67]   --->   Operation 422 'add' 'add_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 423 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 423 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 424 [1/1] (0.84ns)   --->   "%icmp_ln67 = icmp_eq  i8 %j_3, i8 128" [sss_corr.cpp:67]   --->   Operation 424 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 425 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 425 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void" [sss_corr.cpp:67]   --->   Operation 426 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 427 [1/1] (0.00ns)   --->   "%j_3_cast = zext i8 %j_3" [sss_corr.cpp:67]   --->   Operation 427 'zext' 'j_3_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %j_3" [sss_corr.cpp:69]   --->   Operation 428 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 429 [1/1] (0.84ns)   --->   "%add_ln69 = add i15 %tmp_9, i15 %zext_ln69" [sss_corr.cpp:69]   --->   Operation 429 'add' 'add_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i15 %add_ln69" [sss_corr.cpp:69]   --->   Operation 430 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 431 [1/1] (0.00ns)   --->   "%ss_2_0_addr = getelementptr i32 %ss_2_0, i64 0, i64 %zext_ln69_1" [sss_corr.cpp:69]   --->   Operation 431 'getelementptr' 'ss_2_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 432 [2/2] (1.23ns)   --->   "%ss_2_0_load = load i15 %ss_2_0_addr" [sss_corr.cpp:69]   --->   Operation 432 'load' 'ss_2_0_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_91 : Operation 433 [1/1] (0.00ns)   --->   "%IN_R_addr_3 = getelementptr i32 %IN_R, i64 0, i64 %j_3_cast" [sss_corr.cpp:69]   --->   Operation 433 'getelementptr' 'IN_R_addr_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 434 [2/2] (1.23ns)   --->   "%IN_R_load_3 = load i7 %IN_R_addr_3" [sss_corr.cpp:69]   --->   Operation 434 'load' 'IN_R_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_91 : Operation 435 [1/1] (0.00ns)   --->   "%IN_I_addr_3 = getelementptr i32 %IN_I, i64 0, i64 %j_3_cast" [sss_corr.cpp:70]   --->   Operation 435 'getelementptr' 'IN_I_addr_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_91 : Operation 436 [2/2] (1.23ns)   --->   "%IN_I_load_3 = load i7 %IN_I_addr_3" [sss_corr.cpp:70]   --->   Operation 436 'load' 'IN_I_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 92 <SV = 4> <Delay = 9.65>
ST_92 : Operation 437 [1/2] (1.23ns)   --->   "%ss_2_0_load = load i15 %ss_2_0_addr" [sss_corr.cpp:69]   --->   Operation 437 'load' 'ss_2_0_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 21504> <ROM>
ST_92 : Operation 438 [1/2] (1.23ns)   --->   "%IN_R_load_3 = load i7 %IN_R_addr_3" [sss_corr.cpp:69]   --->   Operation 438 'load' 'IN_R_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 439 [1/2] (1.23ns)   --->   "%IN_I_load_3 = load i7 %IN_I_addr_3" [sss_corr.cpp:70]   --->   Operation 439 'load' 'IN_I_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_92 : Operation 440 [2/2] (8.41ns)   --->   "%mul12_i3 = fmul i32 %ss_2_0_load, i32 %IN_I_load_3" [sss_corr.cpp:70]   --->   Operation 440 'fmul' 'mul12_i3' <Predicate = (!icmp_ln67)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 5> <Delay = 8.41>
ST_93 : Operation 441 [2/2] (8.41ns)   --->   "%mul_i9 = fmul i32 %ss_2_0_load, i32 %IN_R_load_3" [sss_corr.cpp:69]   --->   Operation 441 'fmul' 'mul_i9' <Predicate = (!icmp_ln67)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 442 [1/1] (0.84ns)   --->   "%icmp_ln69 = icmp_eq  i8 %add_ln67, i8 128" [sss_corr.cpp:69]   --->   Operation 442 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 443 [1/2] (8.41ns)   --->   "%mul12_i3 = fmul i32 %ss_2_0_load, i32 %IN_I_load_3" [sss_corr.cpp:70]   --->   Operation 443 'fmul' 'mul12_i3' <Predicate = (!icmp_ln67)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 6> <Delay = 10.5>
ST_94 : Operation 444 [1/2] (8.41ns)   --->   "%mul_i9 = fmul i32 %ss_2_0_load, i32 %IN_R_load_3" [sss_corr.cpp:69]   --->   Operation 444 'fmul' 'mul_i9' <Predicate = (!icmp_ln67)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 445 [3/3] (10.5ns)   --->   "%temp_i_7 = fsub i32 %temp_i_6, i32 %mul12_i3" [sss_corr.cpp:70]   --->   Operation 445 'fsub' 'temp_i_7' <Predicate = (!icmp_ln67)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 7> <Delay = 21.0>
ST_95 : Operation 446 [2/2] (7.15ns)   --->   "%temp_r_7 = facc i32 @_ssdm_op_FACC, i32 %mul_i9, i1 %icmp_ln69" [sss_corr.cpp:69]   --->   Operation 446 'facc' 'temp_r_7' <Predicate = (!icmp_ln67)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 447 [2/3] (10.5ns)   --->   "%temp_i_7 = fsub i32 %temp_i_6, i32 %mul12_i3" [sss_corr.cpp:70]   --->   Operation 447 'fsub' 'temp_i_7' <Predicate = (!icmp_ln67)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 8> <Delay = 21.0>
ST_96 : Operation 448 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [sss_corr.cpp:64]   --->   Operation 448 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_96 : Operation 449 [1/2] (7.15ns)   --->   "%temp_r_7 = facc i32 @_ssdm_op_FACC, i32 %mul_i9, i1 %icmp_ln69" [sss_corr.cpp:69]   --->   Operation 449 'facc' 'temp_r_7' <Predicate = (!icmp_ln67)> <Delay = 7.15> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 1> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 450 [1/3] (10.5ns)   --->   "%temp_i_7 = fsub i32 %temp_i_6, i32 %mul12_i3" [sss_corr.cpp:70]   --->   Operation 450 'fsub' 'temp_i_7' <Predicate = (!icmp_ln67)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 451 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 97 <SV = 4> <Delay = 8.41>
ST_97 : Operation 452 [2/2] (8.41ns)   --->   "%mul13_i3 = fmul i32 %temp_r_6, i32 %temp_r_6" [sss_corr.cpp:72]   --->   Operation 452 'fmul' 'mul13_i3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 453 [2/2] (8.41ns)   --->   "%mul14_i3 = fmul i32 %temp_i_6, i32 %temp_i_6" [sss_corr.cpp:72]   --->   Operation 453 'fmul' 'mul14_i3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 5> <Delay = 8.41>
ST_98 : Operation 454 [1/2] (8.41ns)   --->   "%mul13_i3 = fmul i32 %temp_r_6, i32 %temp_r_6" [sss_corr.cpp:72]   --->   Operation 454 'fmul' 'mul13_i3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 455 [1/2] (8.41ns)   --->   "%mul14_i3 = fmul i32 %temp_i_6, i32 %temp_i_6" [sss_corr.cpp:72]   --->   Operation 455 'fmul' 'mul14_i3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 6> <Delay = 10.5>
ST_99 : Operation 456 [3/3] (10.5ns)   --->   "%p_x_assign_3 = fadd i32 %mul13_i3, i32 %mul14_i3" [sss_corr.cpp:72]   --->   Operation 456 'fadd' 'p_x_assign_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 7> <Delay = 10.5>
ST_100 : Operation 457 [2/3] (10.5ns)   --->   "%p_x_assign_3 = fadd i32 %mul13_i3, i32 %mul14_i3" [sss_corr.cpp:72]   --->   Operation 457 'fadd' 'p_x_assign_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 8> <Delay = 10.5>
ST_101 : Operation 458 [1/3] (10.5ns)   --->   "%p_x_assign_3 = fadd i32 %mul13_i3, i32 %mul14_i3" [sss_corr.cpp:72]   --->   Operation 458 'fadd' 'p_x_assign_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 9> <Delay = 10.1>
ST_102 : Operation 459 [6/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 459 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 10> <Delay = 10.1>
ST_103 : Operation 460 [5/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 460 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 11> <Delay = 10.1>
ST_104 : Operation 461 [4/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 461 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 12> <Delay = 10.1>
ST_105 : Operation 462 [3/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 462 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 13> <Delay = 10.1>
ST_106 : Operation 463 [2/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 463 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 14> <Delay = 11.3>
ST_107 : Operation 464 [1/6] (10.1ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_3" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 464 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 10.1> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 465 [1/1] (0.00ns)   --->   "%OUT_2_addr = getelementptr i32 %OUT_2, i64 0, i64 %zext_ln65" [sss_corr.cpp:72]   --->   Operation 465 'getelementptr' 'OUT_2_addr' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 466 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %tmp_3, i8 %OUT_2_addr" [sss_corr.cpp:72]   --->   Operation 466 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_107 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15compute_sss_1_0PfS_S_.exit"   --->   Operation 467 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16ns, clock uncertainty: 4.32ns.

 <State 1>: 0.721ns
The critical path consists of the following:
	wire read on port 'pss_id' (sss_corr.cpp:142) [18]  (0 ns)
	blocking operation 0.721 ns on control path)

 <State 2>: 0.849ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:113) with incoming values : ('add_ln113', sss_corr.cpp:113) [23]  (0 ns)
	'icmp' operation ('icmp_ln113', sss_corr.cpp:113) [25]  (0.849 ns)

 <State 3>: 2.08ns
The critical path consists of the following:
	'phi' operation ('j', sss_corr.cpp:115) with incoming values : ('add_ln115', sss_corr.cpp:115) [34]  (0 ns)
	'add' operation ('add_ln117', sss_corr.cpp:117) [45]  (0.842 ns)
	'getelementptr' operation ('ss_1_2_addr', sss_corr.cpp:117) [47]  (0 ns)
	'load' operation ('ss_1_2_load', sss_corr.cpp:117) on array 'ss_1_2' [49]  (1.24 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:118) [35]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', sss_corr.cpp:117) [52]  (8.42 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)

 <State 7>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:118) [35]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)

 <State 8>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:118) [35]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:118) [58]  (10.5 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i2', sss_corr.cpp:120) [61]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i2', sss_corr.cpp:120) [61]  (8.42 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:120) [63]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:120) [63]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:120) [63]  (10.5 ns)

 <State 14>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)

 <State 15>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)

 <State 16>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)

 <State 17>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)

 <State 18>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)

 <State 19>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [64]  (10.2 ns)
	'store' operation ('store_ln120', sss_corr.cpp:120) of variable 'tmp_2', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_1' [66]  (1.24 ns)

 <State 20>: 0.849ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:129) with incoming values : ('add_ln129', sss_corr.cpp:129) [71]  (0 ns)
	'icmp' operation ('icmp_ln129', sss_corr.cpp:129) [73]  (0.849 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:134) [83]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)

 <State 22>: 9.66ns
The critical path consists of the following:
	'load' operation ('ss_2_2_load', sss_corr.cpp:133) on array 'ss_2_2' [97]  (1.24 ns)
	'fmul' operation ('mul12_i5', sss_corr.cpp:134) [105]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i4', sss_corr.cpp:133) [100]  (8.42 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)

 <State 25>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:134) [83]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)

 <State 26>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:134) [83]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:134) [106]  (10.5 ns)

 <State 27>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i5', sss_corr.cpp:136) [109]  (8.42 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i5', sss_corr.cpp:136) [109]  (8.42 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:136) [111]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:136) [111]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:136) [111]  (10.5 ns)

 <State 32>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)

 <State 33>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)

 <State 34>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)

 <State 35>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)

 <State 36>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)

 <State 37>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [112]  (10.2 ns)
	'store' operation ('store_ln136', sss_corr.cpp:136) of variable 'tmp_5', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_2' [114]  (1.24 ns)

 <State 38>: 0.849ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:81) with incoming values : ('add_ln81', sss_corr.cpp:81) [121]  (0 ns)
	'icmp' operation ('icmp_ln81', sss_corr.cpp:81) [123]  (0.849 ns)

 <State 39>: 2.08ns
The critical path consists of the following:
	'phi' operation ('j', sss_corr.cpp:83) with incoming values : ('add_ln83', sss_corr.cpp:83) [132]  (0 ns)
	'add' operation ('add_ln85', sss_corr.cpp:85) [143]  (0.842 ns)
	'getelementptr' operation ('ss_1_1_addr', sss_corr.cpp:85) [145]  (0 ns)
	'load' operation ('ss_1_1_load', sss_corr.cpp:85) on array 'ss_1_1' [147]  (1.24 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:86) [133]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)

 <State 41>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', sss_corr.cpp:85) [150]  (8.42 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)

 <State 43>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:86) [133]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)

 <State 44>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:86) [133]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:86) [156]  (10.5 ns)

 <State 45>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i1', sss_corr.cpp:88) [159]  (8.42 ns)

 <State 46>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i1', sss_corr.cpp:88) [159]  (8.42 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:88) [161]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:88) [161]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:88) [161]  (10.5 ns)

 <State 50>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)

 <State 51>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)

 <State 52>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)

 <State 53>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)

 <State 54>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)

 <State 55>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (10.2 ns)
	'store' operation ('store_ln88', sss_corr.cpp:88) of variable 'tmp_1', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_1' [164]  (1.24 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:102) [181]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)

 <State 57>: 9.66ns
The critical path consists of the following:
	'load' operation ('ss_2_1_load', sss_corr.cpp:101) on array 'ss_2_1' [195]  (1.24 ns)
	'fmul' operation ('mul12_i4', sss_corr.cpp:102) [203]  (8.42 ns)

 <State 58>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i3', sss_corr.cpp:101) [198]  (8.42 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)

 <State 60>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:102) [181]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)

 <State 61>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:102) [181]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:102) [204]  (10.5 ns)

 <State 62>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i4', sss_corr.cpp:104) [207]  (8.42 ns)

 <State 63>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i4', sss_corr.cpp:104) [207]  (8.42 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:104) [209]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:104) [209]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:104) [209]  (10.5 ns)

 <State 67>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)

 <State 68>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)

 <State 69>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)

 <State 70>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)

 <State 71>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)

 <State 72>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [210]  (10.2 ns)
	'store' operation ('store_ln104', sss_corr.cpp:104) of variable 'tmp_4', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_2' [212]  (1.24 ns)

 <State 73>: 0.849ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:49) with incoming values : ('add_ln49', sss_corr.cpp:49) [219]  (0 ns)
	'icmp' operation ('icmp_ln49', sss_corr.cpp:49) [221]  (0.849 ns)

 <State 74>: 2.08ns
The critical path consists of the following:
	'phi' operation ('j', sss_corr.cpp:51) with incoming values : ('add_ln51', sss_corr.cpp:51) [230]  (0 ns)
	'add' operation ('add_ln53', sss_corr.cpp:53) [241]  (0.842 ns)
	'getelementptr' operation ('ss_1_0_addr', sss_corr.cpp:53) [243]  (0 ns)
	'load' operation ('ss_1_0_load', sss_corr.cpp:53) on array 'ss_1_0' [245]  (1.24 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:54) [231]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)

 <State 76>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i', sss_corr.cpp:53) [248]  (8.42 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)

 <State 78>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:54) [231]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)

 <State 79>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:54) [231]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:54) [254]  (10.5 ns)

 <State 80>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i', sss_corr.cpp:56) [257]  (8.42 ns)

 <State 81>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i', sss_corr.cpp:56) [257]  (8.42 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:56) [259]  (10.5 ns)

 <State 83>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:56) [259]  (10.5 ns)

 <State 84>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:56) [259]  (10.5 ns)

 <State 85>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)

 <State 86>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)

 <State 87>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)

 <State 88>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)

 <State 89>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)

 <State 90>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [260]  (10.2 ns)
	'store' operation ('store_ln56', sss_corr.cpp:56) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_1' [262]  (1.24 ns)

 <State 91>: 10.5ns
The critical path consists of the following:
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:70) [279]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)

 <State 92>: 9.66ns
The critical path consists of the following:
	'load' operation ('ss_2_0_load', sss_corr.cpp:69) on array 'ss_2_0' [293]  (1.24 ns)
	'fmul' operation ('mul12_i3', sss_corr.cpp:70) [301]  (8.42 ns)

 <State 93>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul_i9', sss_corr.cpp:69) [296]  (8.42 ns)

 <State 94>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)

 <State 95>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:70) [279]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)

 <State 96>: 21.1ns
The critical path consists of the following:
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)
	'phi' operation ('temp_i') with incoming values : ('temp_i', sss_corr.cpp:70) [279]  (0 ns)
	'fsub' operation ('temp_i', sss_corr.cpp:70) [302]  (10.5 ns)

 <State 97>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i3', sss_corr.cpp:72) [305]  (8.42 ns)

 <State 98>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul13_i3', sss_corr.cpp:72) [305]  (8.42 ns)

 <State 99>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:72) [307]  (10.5 ns)

 <State 100>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:72) [307]  (10.5 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('__x', sss_corr.cpp:72) [307]  (10.5 ns)

 <State 102>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)

 <State 103>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)

 <State 104>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)

 <State 105>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)

 <State 106>: 10.2ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)

 <State 107>: 11.4ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [308]  (10.2 ns)
	'store' operation ('store_ln72', sss_corr.cpp:72) of variable 'tmp_3', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 on array 'OUT_2' [310]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
