# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projektDE1_final.srcs/sources_1/new/toggler.vhd" \
"../../../../projektDE1_final.srcs/sim_1/new/tb_toggler.vhd" \

# Do not sort compile order
nosort
