/**
 *
 * @file GPIO_RegisterDefines_DR4R.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 25 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 25 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR4R_H_
#define XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR4R_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 12 GPIODR4R *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_GPIODR4R_R_DRV4_MASK           ((uint32_t)0x000000FFU)
#define GPIO_GPIODR4R_R_DRV4_BIT            (0U)
#define GPIO_GPIODR4R_R_DRV4_DIS            ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV4_EN             ((uint32_t)0x000000FFU)

#define GPIO_GPIODR4R_DRV4_MASK             ((uint32_t)0x000000FFU)
#define GPIO_GPIODR4R_DRV4_DIS              ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV4_EN               ((uint32_t)0x000000FFU)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV40_MASK          ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_R_DRV40_BIT           (0U)
#define GPIO_GPIODR4R_R_DRV40_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV40_EN            ((uint32_t)0x00000001U)

#define GPIO_GPIODR4R_DRV40_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV40_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV40_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV41_MASK          ((uint32_t)0x00000002U)
#define GPIO_GPIODR4R_R_DRV41_BIT           (1U)
#define GPIO_GPIODR4R_R_DRV41_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV41_EN            ((uint32_t)0x00000002U)

#define GPIO_GPIODR4R_DRV41_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV41_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV41_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV42_MASK          ((uint32_t)0x00000004U)
#define GPIO_GPIODR4R_R_DRV42_BIT           (2U)
#define GPIO_GPIODR4R_R_DRV42_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV42_EN            ((uint32_t)0x00000004U)

#define GPIO_GPIODR4R_DRV42_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV42_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV42_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV43_MASK          ((uint32_t)0x00000008U)
#define GPIO_GPIODR4R_R_DRV43_BIT           (3U)
#define GPIO_GPIODR4R_R_DRV43_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV43_EN            ((uint32_t)0x00000008U)

#define GPIO_GPIODR4R_DRV43_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV43_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV43_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV44_MASK          ((uint32_t)0x00000010U)
#define GPIO_GPIODR4R_R_DRV44_BIT           (4U)
#define GPIO_GPIODR4R_R_DRV44_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV44_EN            ((uint32_t)0x00000010U)

#define GPIO_GPIODR4R_DRV44_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV44_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV44_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV45_MASK          ((uint32_t)0x00000020U)
#define GPIO_GPIODR4R_R_DRV45_BIT           (5U)
#define GPIO_GPIODR4R_R_DRV45_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV45_EN            ((uint32_t)0x00000020U)

#define GPIO_GPIODR4R_DRV45_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV45_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV45_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV46_MASK          ((uint32_t)0x00000040U)
#define GPIO_GPIODR4R_R_DRV46_BIT           (6U)
#define GPIO_GPIODR4R_R_DRV46_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV46_EN            ((uint32_t)0x00000040U)

#define GPIO_GPIODR4R_DRV46_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV46_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV46_EN              ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define GPIO_GPIODR4R_R_DRV47_MASK          ((uint32_t)0x00000080U)
#define GPIO_GPIODR4R_R_DRV47_BIT           (7U)
#define GPIO_GPIODR4R_R_DRV47_DIS           ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_R_DRV47_EN            ((uint32_t)0x00000080U)

#define GPIO_GPIODR4R_DRV47_MASK            ((uint32_t)0x00000001U)
#define GPIO_GPIODR4R_DRV47_DIS             ((uint32_t)0x00000000U)
#define GPIO_GPIODR4R_DRV47_EN              ((uint32_t)0x00000001U)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_DRR_GPIO_REGISTERDEFINES_DR4R_H_ */
