{
  "study_plan_entry":{
    "url_fr":"http://isa.epfl.ch/imoniteur_ISAP/!itffichecours.htm?ww_i_matiere=1771523&ww_x_anneeAcad=2012-2013&ww_i_section=2139950&ww_i_niveau=&ww_c_langue=fr",
    "code":["MICRO","710"],
    "title":"PLLs and clock & data recovery",
    "url":"http://isa.epfl.ch/imoniteur_ISAP/!itffichecours.htm?ww_i_matiere=1771523&ww_x_anneeAcad=2012-2013&ww_i_section=2139950&ww_i_niveau=&ww_c_langue=en",
    "section":"EDMI",
    "program":"EDMI",
    "plan":"edoc"
  },
  "en":{
    "coefficient":null,
    "links":[],
    "instructors":[{
      "url":"http://people.epfl.ch/122433",
      "name":"Koukab Adil"
    }],
    "lab":null,
    "credits":2,
    "semester":null,
    "free_text":{
      "Learning outcomes":"This course reviews the main concepts of timing reference circuits based on the phase-locked loop principle, and familiarizes the students with various design methodologies as well as applications of PLLs for accurate clock and data recovery. Many of the concepts discussed in this course are essential for high speed communication systems.",
      "Content":"1. [][][]Clock Recovery and Data Retiming[br/]2. [][][]Basic Concepts of PLL Topologies[br/]3. [][][]CMOS Prescalers & Advanced Loop Filters[br/]4. [][][]Fundamentals of Integrated VCO Circuits[br/]5. [][][]Single Chip CMOS PLL Synthesizers[br/]6. [][][]None PLL Based Data Recovery Circuits[br/]7. [][][]Crystal Oscillators[br/]8. [][][]Design of VCOs and PLLs up to 2.5 GHz[br/]9. [][][]Modeling for Oscillators, Frequency Synthesizers & Phase Noise Analysis Techniques[br/]10. [][]Practical Examples of PLLs for Transceivers[br/]11. [][]Fractional-N PLLs for Frequency Synthesis",
      "Keywords":"Clock Recovery, PLL, VCO Circuits, Oscillators, Transceivers",
      "Note":"[b]* Organized by MEAD/EPFL (Contact: education@mead.ch)",
      "Required prior knowledge":"Analog IC Design"
    },
    "practical":null,
    "language":"English",
    "title":"PLLs and clock & data recovery",
    "recitation":null,
    "exam_form":"Written & Oral",
    "project":null,
    "library_recommends":null,
    "lecture":{
      "total_hours":28
    }
  },
  "fr":{
    "coefficient":null,
    "links":[],
    "instructors":[{
      "url":"http://people.epfl.ch/122433",
      "name":"Koukab Adil"
    }],
    "lab":null,
    "credits":2,
    "semester":null,
    "free_text":{
      "Remarque":"[b]* Organized by MEAD/EPFL (Contact: education@mead.ch)",
      "Contenu":"1. [][][]Clock Recovery and Data Retiming[br/]2. [][][]Basic Concepts of PLL Topologies[br/]3. [][][]CMOS Prescalers & Advanced Loop Filters[br/]4. [][][]Fundamentals of Integrated VCO Circuits[br/]5. [][][]Single Chip CMOS PLL Synthesizers[br/]6. [][][]None PLL Based Data Recovery Circuits[br/]7. [][][]Crystal Oscillators[br/]8. [][][]Design of VCOs and PLLs up to 2.5 GHz[br/]9. [][][]Modeling for Oscillators, Frequency Synthesizers & Phase Noise Analysis Techniques[br/]10. [][]Practical Examples of PLLs for Transceivers[br/]11. [][]Fractional-N PLLs for Frequency Synthesis",
      "Mots clés":"Clock Recovery, PLL, VCO Circuits, Oscillators, Transceivers",
      "Prérequis":"Analog IC Design",
      "Objectifs d'apprentissage":"This course reviews the main concepts of timing reference circuits based on the phase-locked loop principle, and familiarizes the students with various design methodologies as well as applications of PLLs for accurate clock and data recovery. Many of the concepts discussed in this course are essential for high speed communication systems."
    },
    "practical":null,
    "language":"English",
    "title":"PLLs and clock & data recovery",
    "recitation":null,
    "exam_form":"Ecrit & Oral",
    "project":null,
    "library_recommends":null,
    "lecture":{
      "total_hours":28
    }
  }
}