{"Source Block": ["oh/common/hdl/oh_par2ser.v@62:72@HdlStmAssign", "       count[CW-1:0] <= count[CW-1:0] - 1'b1;\n\n   assign access_out = (count[CW-1:0]==1'b1);\n\n   //output data is valid while count>0\n   assign busy = |count[CW-1:0];\n\n\n   //wait until valid data is finished\n   assign wait_out  = (busy & ~access_out) |\n\t\t      wait_in;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[67, "   assign access_out = busy;\n"]]}}