
Cygnini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bc0  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08004d50  08004d50  00014d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005148  08005148  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08005148  08005148  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005148  08005148  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005148  08005148  00015148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005150  08005150  00015150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08005158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000008  08005160  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08005160  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ebc5  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c0d  00000000  00000000  0003ebfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001238  00000000  00000000  00042810  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010a8  00000000  00000000  00043a48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009702  00000000  00000000  00044af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006d07  00000000  00000000  0004e1f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00054ef9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004a7c  00000000  00000000  00054f78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d34 	.word	0x08004d34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	08004d34 	.word	0x08004d34

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f092 0f00 	teq	r2, #0
 80004ca:	bf14      	ite	ne
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e720      	b.n	8000324 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aedc 	beq.w	80002d2 <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6c1      	b.n	80002d2 <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <c12832_hal_spi_init>:
#include "C12832Port.h"

SPI_HandleTypeDef hspi2;


void c12832_hal_spi_init(){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]


    /* USER CODE END SPI2_MspInit 0 */
	/* Peripheral clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000a2a:	4a31      	ldr	r2, [pc, #196]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a2c:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a34:	6593      	str	r3, [r2, #88]	; 0x58
 8000a36:	4b2e      	ldr	r3, [pc, #184]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	4a2b      	ldr	r2, [pc, #172]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a44:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4e:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <c12832_hal_spi_init+0xdc>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
	/**SPI2 GPIO Configuration
	PB13     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a5a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000a5e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a70:	f107 030c 	add.w	r3, r7, #12
 8000a74:	4619      	mov	r1, r3
 8000a76:	481f      	ldr	r0, [pc, #124]	; (8000af4 <c12832_hal_spi_init+0xe0>)
 8000a78:	f000 fc0e 	bl	8001298 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */


	  hspi2.Instance = SPI2;
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000a7e:	4a1f      	ldr	r2, [pc, #124]	; (8000afc <c12832_hal_spi_init+0xe8>)
 8000a80:	601a      	str	r2, [r3, #0]
	  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a82:	4b1d      	ldr	r3, [pc, #116]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000a84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a88:	605a      	str	r2, [r3, #4]
	  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
	  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a90:	4b19      	ldr	r3, [pc, #100]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000a92:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a96:	60da      	str	r2, [r3, #12]
	  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a98:	4b17      	ldr	r3, [pc, #92]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
	  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a9e:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	615a      	str	r2, [r3, #20]
	  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000aa6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aaa:	619a      	str	r2, [r3, #24]
	  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000aae:	2228      	movs	r2, #40	; 0x28
 8000ab0:	61da      	str	r2, [r3, #28]
	  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ab2:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
	  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	; 0x24
	  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
	  hspi2.Init.CRCPolynomial = 7;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000ac6:	2207      	movs	r2, #7
 8000ac8:	62da      	str	r2, [r3, #44]	; 0x2c
	  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aca:	4b0b      	ldr	r3, [pc, #44]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	631a      	str	r2, [r3, #48]	; 0x30
	  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ad6:	4808      	ldr	r0, [pc, #32]	; (8000af8 <c12832_hal_spi_init+0xe4>)
 8000ad8:	f002 fd04 	bl	80034e4 <HAL_SPI_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <c12832_hal_spi_init+0xd2>
	  {
	    Error_Handler();
 8000ae2:	f003 fe77 	bl	80047d4 <Error_Handler>
	  }

}
 8000ae6:	bf00      	nop
 8000ae8:	3720      	adds	r7, #32
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40021000 	.word	0x40021000
 8000af4:	48000400 	.word	0x48000400
 8000af8:	200000f4 	.word	0x200000f4
 8000afc:	40003800 	.word	0x40003800

08000b00 <c12832_hal_gpio_init>:


void c12832_hal_gpio_init(){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	; 0x28
 8000b04:	af00      	add	r7, sp, #0
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b06:	4a43      	ldr	r2, [pc, #268]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b08:	4b42      	ldr	r3, [pc, #264]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0c:	f043 0304 	orr.w	r3, r3, #4
 8000b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b12:	4b40      	ldr	r3, [pc, #256]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b16:	f003 0304 	and.w	r3, r3, #4
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b1e:	4a3d      	ldr	r2, [pc, #244]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b20:	4b3c      	ldr	r3, [pc, #240]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b2a:	4b3a      	ldr	r3, [pc, #232]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	4a37      	ldr	r2, [pc, #220]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b38:	4b36      	ldr	r3, [pc, #216]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b42:	4b34      	ldr	r3, [pc, #208]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4e:	4a31      	ldr	r2, [pc, #196]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b50:	4b30      	ldr	r3, [pc, #192]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b54:	f043 0302 	orr.w	r3, r3, #2
 8000b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5a:	4b2e      	ldr	r3, [pc, #184]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5e:	f003 0302 	and.w	r3, r3, #2
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b66:	4a2b      	ldr	r2, [pc, #172]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b68:	4b2a      	ldr	r3, [pc, #168]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6c:	f043 0308 	orr.w	r3, r3, #8
 8000b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b72:	4b28      	ldr	r3, [pc, #160]	; (8000c14 <c12832_hal_gpio_init+0x114>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b76:	f003 0308 	and.w	r3, r3, #8
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	683b      	ldr	r3, [r7, #0]


	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, DISPLAY_NRESET_Pin|DISPLAY_A0_Pin, GPIO_PIN_RESET);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2160      	movs	r1, #96	; 0x60
 8000b92:	4821      	ldr	r0, [pc, #132]	; (8000c18 <c12832_hal_gpio_init+0x118>)
 8000b94:	f000 fcfe 	bl	8001594 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DISPLAY_NSEL_GPIO_Port, DISPLAY_NSEL_Pin, GPIO_PIN_RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9e:	481f      	ldr	r0, [pc, #124]	; (8000c1c <c12832_hal_gpio_init+0x11c>)
 8000ba0:	f000 fcf8 	bl	8001594 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DISPLAY_BACKLIGHT_GPIO_Port, DISPLAY_BACKLIGHT_Pin, GPIO_PIN_RESET);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bae:	f000 fcf1 	bl	8001594 <HAL_GPIO_WritePin>


	  /*Configure GPIO pins : DISPLAY_NRESET_Pin DISPLAY_A0_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_NRESET_Pin|DISPLAY_A0_Pin;
 8000bb2:	2360      	movs	r3, #96	; 0x60
 8000bb4:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4813      	ldr	r0, [pc, #76]	; (8000c18 <c12832_hal_gpio_init+0x118>)
 8000bca:	f000 fb65 	bl	8001298 <HAL_GPIO_Init>

	  /*Configure GPIO pin : DISPLAY_NSEL_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_NSEL_Pin;
 8000bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bd2:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(DISPLAY_NSEL_GPIO_Port, &GPIO_InitStruct);
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	4619      	mov	r1, r3
 8000be6:	480d      	ldr	r0, [pc, #52]	; (8000c1c <c12832_hal_gpio_init+0x11c>)
 8000be8:	f000 fb56 	bl	8001298 <HAL_GPIO_Init>

	  /*Configure GPIO pin : DISPLAY_BACKLIGHT_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_BACKLIGHT_Pin;
 8000bec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bf0:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(DISPLAY_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	4619      	mov	r1, r3
 8000c04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c08:	f000 fb46 	bl	8001298 <HAL_GPIO_Init>



}
 8000c0c:	bf00      	nop
 8000c0e:	3728      	adds	r7, #40	; 0x28
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40021000 	.word	0x40021000
 8000c18:	48000800 	.word	0x48000800
 8000c1c:	48000400 	.word	0x48000400

08000c20 <c12832_hal_spi_write_read>:


int c12832_hal_spi_write_read (uint8_t *tx_data, uint8_t *rx_data, uint16_t lenght) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	80fb      	strh	r3, [r7, #6]

	HAL_SPI_Transmit (&hspi2, tx_data, 1, 200);
 8000c2e:	23c8      	movs	r3, #200	; 0xc8
 8000c30:	2201      	movs	r2, #1
 8000c32:	68f9      	ldr	r1, [r7, #12]
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <c12832_hal_spi_write_read+0x24>)
 8000c36:	f002 fcdd 	bl	80035f4 <HAL_SPI_Transmit>
		//DEBUG_MESSAGE_AND_EXIT_FAILURE

	return EXIT_SUCCESS;
 8000c3a:	2300      	movs	r3, #0

}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	200000f4 	.word	0x200000f4

08000c48 <graphic_lcd_clear_screen>:

#include "graphic_lcd.h"
#include "st7565r.h"
#include "font.h"

int graphic_lcd_clear_screen(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
	
	int i, j;
	
	for (i=0; i<LINE_COUNT; i++) {
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	e019      	b.n	8000c88 <graphic_lcd_clear_screen+0x40>
		st7565r_set_page_address(i);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 f8cd 	bl	8000df8 <st7565r_set_page_address>
		st7565r_set_column_address(0);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f000 f8de 	bl	8000e20 <st7565r_set_column_address>
		st7565r_set_display_start_line_address(0);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f000 f8f8 	bl	8000e5a <st7565r_set_display_start_line_address>
		for (j=0; j<LINE_PIXEL_LENGHT + FONT_SIZE; j++)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	603b      	str	r3, [r7, #0]
 8000c6e:	e005      	b.n	8000c7c <graphic_lcd_clear_screen+0x34>
			st7565r_write_data(0);
 8000c70:	2000      	movs	r0, #0
 8000c72:	f000 f881 	bl	8000d78 <st7565r_write_data>
		for (j=0; j<LINE_PIXEL_LENGHT + FONT_SIZE; j++)
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	2b84      	cmp	r3, #132	; 0x84
 8000c80:	ddf6      	ble.n	8000c70 <graphic_lcd_clear_screen+0x28>
	for (i=0; i<LINE_COUNT; i++) {
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3301      	adds	r3, #1
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	dde2      	ble.n	8000c54 <graphic_lcd_clear_screen+0xc>
	}
	
	return EXIT_SUCCESS;
 8000c8e:	2300      	movs	r3, #0
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <graphic_lcd_write>:

int graphic_lcd_write(int line, int offset, char *text) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]

	int i, j;
	
	st7565r_set_page_address(line);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 f8a5 	bl	8000df8 <st7565r_set_page_address>
	st7565r_set_column_address(offset + FONT_SIZE);
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	3305      	adds	r3, #5
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f8b2 	bl	8000e20 <st7565r_set_column_address>
	
	for (i=0; i<strlen(text); i++) {
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
 8000cc0:	e01e      	b.n	8000d00 <graphic_lcd_write+0x68>
	
		for (j=0; j<FONT_SIZE; j++) {
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	613b      	str	r3, [r7, #16]
 8000cc6:	e012      	b.n	8000cee <graphic_lcd_write+0x56>
			st7565r_write_data(font_5x8_table[(((text[i] - ASCII_FONT_FIRST) * FONT_SIZE) + j)]);
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	f1a3 0220 	sub.w	r2, r3, #32
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	441a      	add	r2, r3
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a0e      	ldr	r2, [pc, #56]	; (8000d18 <graphic_lcd_write+0x80>)
 8000ce0:	5cd3      	ldrb	r3, [r2, r3]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f848 	bl	8000d78 <st7565r_write_data>
		for (j=0; j<FONT_SIZE; j++) {
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	3301      	adds	r3, #1
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	2b04      	cmp	r3, #4
 8000cf2:	dde9      	ble.n	8000cc8 <graphic_lcd_write+0x30>
		}
		st7565r_write_data(0);
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f000 f83f 	bl	8000d78 <st7565r_write_data>
	for (i=0; i<strlen(text); i++) {
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fa65 	bl	80001d0 <strlen>
 8000d06:	4602      	mov	r2, r0
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d8d9      	bhi.n	8000cc2 <graphic_lcd_write+0x2a>
	}
		
	return EXIT_SUCCESS;
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	08004f40 	.word	0x08004f40

08000d1c <graphic_lcd_initialize>:

int graphic_lcd_initialize (void) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	
	return st7565r_init ();
 8000d20:	f000 f8de 	bl	8000ee0 <st7565r_init>
 8000d24:	4603      	mov	r3, r0
	
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <st7565r_write_command>:
#include "C12832Port.h"


#define HUNDRED_MILLISECONDS  	(10 / portTICK_PERIOD_MS)

void st7565r_write_command(uint8_t command) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
	
		uint8_t tmp;

        DISPLAY_CHIP_SELECT_LOW;
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d3c:	480c      	ldr	r0, [pc, #48]	; (8000d70 <st7565r_write_command+0x44>)
 8000d3e:	f000 fc29 	bl	8001594 <HAL_GPIO_WritePin>
        DISPLAY_A0_LOW;
 8000d42:	2200      	movs	r2, #0
 8000d44:	2140      	movs	r1, #64	; 0x40
 8000d46:	480b      	ldr	r0, [pc, #44]	; (8000d74 <st7565r_write_command+0x48>)
 8000d48:	f000 fc24 	bl	8001594 <HAL_GPIO_WritePin>
        c12832_hal_spi_write_read (&command, &tmp, 1);
 8000d4c:	f107 010f 	add.w	r1, r7, #15
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	2201      	movs	r2, #1
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff63 	bl	8000c20 <c12832_hal_spi_write_read>
        DISPLAY_CHIP_SELECT_HIGH;
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d60:	4803      	ldr	r0, [pc, #12]	; (8000d70 <st7565r_write_command+0x44>)
 8000d62:	f000 fc17 	bl	8001594 <HAL_GPIO_WritePin>
}
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	48000400 	.word	0x48000400
 8000d74:	48000800 	.word	0x48000800

08000d78 <st7565r_write_data>:

void st7565r_write_data(uint8_t data) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
	
		uint8_t tmp;

        DISPLAY_CHIP_SELECT_LOW;
 8000d82:	2200      	movs	r2, #0
 8000d84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d88:	480e      	ldr	r0, [pc, #56]	; (8000dc4 <st7565r_write_data+0x4c>)
 8000d8a:	f000 fc03 	bl	8001594 <HAL_GPIO_WritePin>
        DISPLAY_A0_HIGH;
 8000d8e:	2201      	movs	r2, #1
 8000d90:	2140      	movs	r1, #64	; 0x40
 8000d92:	480d      	ldr	r0, [pc, #52]	; (8000dc8 <st7565r_write_data+0x50>)
 8000d94:	f000 fbfe 	bl	8001594 <HAL_GPIO_WritePin>
        c12832_hal_spi_write_read (&data, &tmp, 1);
 8000d98:	f107 010f 	add.w	r1, r7, #15
 8000d9c:	1dfb      	adds	r3, r7, #7
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff3d 	bl	8000c20 <c12832_hal_spi_write_read>
        DISPLAY_A0_LOW;
 8000da6:	2200      	movs	r2, #0
 8000da8:	2140      	movs	r1, #64	; 0x40
 8000daa:	4807      	ldr	r0, [pc, #28]	; (8000dc8 <st7565r_write_data+0x50>)
 8000dac:	f000 fbf2 	bl	8001594 <HAL_GPIO_WritePin>
        DISPLAY_CHIP_SELECT_HIGH;
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db6:	4803      	ldr	r0, [pc, #12]	; (8000dc4 <st7565r_write_data+0x4c>)
 8000db8:	f000 fbec 	bl	8001594 <HAL_GPIO_WritePin>
}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	48000400 	.word	0x48000400
 8000dc8:	48000800 	.word	0x48000800

08000dcc <st7565r_hard_reset>:
 *
 * This functions will reset the LCD controller by setting the reset pin low.
 * \note this funtions should not be confused with the \ref st7565r_soft_reset()
 * function, this command will control the RST pin.
 */
void st7565r_hard_reset(void) {
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	
        DISPLAY_RESET_LOW;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2120      	movs	r1, #32
 8000dd4:	4807      	ldr	r0, [pc, #28]	; (8000df4 <st7565r_hard_reset+0x28>)
 8000dd6:	f000 fbdd 	bl	8001594 <HAL_GPIO_WritePin>
        vTaskDelay (HUNDRED_MILLISECONDS);
 8000dda:	200a      	movs	r0, #10
 8000ddc:	f002 ffbc 	bl	8003d58 <vTaskDelay>
        DISPLAY_RESET_HIGH;
 8000de0:	2201      	movs	r2, #1
 8000de2:	2120      	movs	r1, #32
 8000de4:	4803      	ldr	r0, [pc, #12]	; (8000df4 <st7565r_hard_reset+0x28>)
 8000de6:	f000 fbd5 	bl	8001594 <HAL_GPIO_WritePin>
        vTaskDelay (HUNDRED_MILLISECONDS);
 8000dea:	200a      	movs	r0, #10
 8000dec:	f002 ffb4 	bl	8003d58 <vTaskDelay>
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	48000800 	.word	0x48000800

08000df8 <st7565r_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
void st7565r_set_page_address(uint8_t address)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
        // Make sure that the address is 4 bits (only 8 pages)
        address &= 0x0F;
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	f003 030f 	and.w	r3, r3, #15
 8000e08:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff8a 	bl	8000d2c <st7565r_write_command>
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <st7565r_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
void st7565r_set_column_address(uint8_t address)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
        // Make sure the address is 7 bits
        address &= 0x7F;
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e30:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	091b      	lsrs	r3, r3, #4
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	f043 0310 	orr.w	r3, r3, #16
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff74 	bl	8000d2c <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff ff6d 	bl	8000d2c <st7565r_write_command>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <st7565r_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the LCD.
 */
void st7565r_set_display_start_line_address(uint8_t address)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	71fb      	strb	r3, [r7, #7]
        // Make sure address is 6 bits
        address &= 0x3F;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e6a:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_START_LINE_SET(address));
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff59 	bl	8000d2c <st7565r_write_command>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <st7565r_display_on>:
 * \brief Turn the LCD display on
 *
 * This function will turn on the LCD.
 */
void st7565r_display_on(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
        st7565r_write_command(ST7565R_CMD_DISPLAY_ON);
 8000e86:	20af      	movs	r0, #175	; 0xaf
 8000e88:	f7ff ff50 	bl	8000d2c <st7565r_write_command>
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <st7565r_set_contrast>:
 *                 the LCD.
 *
 * \retval contrast the contrast value written to the LCD controller
 */
uint8_t st7565r_set_contrast(uint8_t contrast)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
        if (contrast < ST7565R_DISPLAY_CONTRAST_MIN) {
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2b1d      	cmp	r3, #29
 8000e9e:	d801      	bhi.n	8000ea4 <st7565r_set_contrast+0x14>
                contrast = ST7565R_DISPLAY_CONTRAST_MIN;
 8000ea0:	231e      	movs	r3, #30
 8000ea2:	71fb      	strb	r3, [r7, #7]
        }
        if (contrast > ST7565R_DISPLAY_CONTRAST_MAX) {
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	2b28      	cmp	r3, #40	; 0x28
 8000ea8:	d901      	bls.n	8000eae <st7565r_set_contrast+0x1e>
                contrast = ST7565R_DISPLAY_CONTRAST_MAX;
 8000eaa:	2328      	movs	r3, #40	; 0x28
 8000eac:	71fb      	strb	r3, [r7, #7]
        }
        st7565r_write_command(ST7565R_CMD_ELECTRONIC_VOLUME_MODE_SET);
 8000eae:	2081      	movs	r0, #129	; 0x81
 8000eb0:	f7ff ff3c 	bl	8000d2c <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_ELECTRONIC_VOLUME(contrast));
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff33 	bl	8000d2c <st7565r_write_command>
        return contrast;
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <st7565r_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the LCD
 *
 */
void st7565r_display_invert_disable(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
        st7565r_write_command(ST7565R_CMD_DISPLAY_NORMAL);
 8000ed4:	20a6      	movs	r0, #166	; 0xa6
 8000ed6:	f7ff ff29 	bl	8000d2c <st7565r_write_command>
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <st7565r_init>:

int st7565r_init(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	
        // Do a hard reset of the LCD display controller
        st7565r_hard_reset();
 8000ee4:	f7ff ff72 	bl	8000dcc <st7565r_hard_reset>

        // Set the A0 pin to the default state (command)
        DISPLAY_A0_LOW;
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2140      	movs	r1, #64	; 0x40
 8000eec:	4810      	ldr	r0, [pc, #64]	; (8000f30 <st7565r_init+0x50>)
 8000eee:	f000 fb51 	bl	8001594 <HAL_GPIO_WritePin>

        // The column address
        st7565r_write_command(ST7565R_CMD_ADC_NORMAL);
 8000ef2:	20a0      	movs	r0, #160	; 0xa0
 8000ef4:	f7ff ff1a 	bl	8000d2c <st7565r_write_command>

        // Non-inverted display
        st7565r_display_invert_disable();
 8000ef8:	f7ff ffea 	bl	8000ed0 <st7565r_display_invert_disable>

        // The common mode scan direction
        st7565r_write_command(ST7565R_CMD_REVERSE_SCAN_DIRECTION);
 8000efc:	20c8      	movs	r0, #200	; 0xc8
 8000efe:	f7ff ff15 	bl	8000d2c <st7565r_write_command>

        // Set the voltage bias ratio to 1/6
        st7565r_write_command(ST7565R_CMD_LCD_BIAS_1_DIV_6_DUTY33);
 8000f02:	20a2      	movs	r0, #162	; 0xa2
 8000f04:	f7ff ff12 	bl	8000d2c <st7565r_write_command>

        // Set booster circuit, voltage regulator and voltage follower all to on
        st7565r_write_command(ST7565R_CMD_POWER_CTRL_ALL_ON);
 8000f08:	202f      	movs	r0, #47	; 0x2f
 8000f0a:	f7ff ff0f 	bl	8000d2c <st7565r_write_command>

        // Set the booster ratio to 2X,3X,4X
        st7565r_write_command(ST7565R_CMD_BOOSTER_RATIO_SET);
 8000f0e:	20f8      	movs	r0, #248	; 0xf8
 8000f10:	f7ff ff0c 	bl	8000d2c <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_BOOSTER_RATIO_2X_3X_4X);
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff ff09 	bl	8000d2c <st7565r_write_command>

        // Set voltage resistor ratio to 1
        st7565r_write_command(ST7565R_CMD_VOLTAGE_RESISTOR_RATIO_1);
 8000f1a:	2021      	movs	r0, #33	; 0x21
 8000f1c:	f7ff ff06 	bl	8000d2c <st7565r_write_command>

        /* Set contrast to min value, no need to check return value as the contrast
        is set to the defined min*/
        st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);
 8000f20:	201e      	movs	r0, #30
 8000f22:	f7ff ffb5 	bl	8000e90 <st7565r_set_contrast>

        // Turn on the display
        st7565r_display_on();
 8000f26:	f7ff ffac 	bl	8000e82 <st7565r_display_on>
		
		return EXIT_SUCCESS;
 8000f2a:	2300      	movs	r3, #0
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	48000800 	.word	0x48000800
 8000f34:	00000000 	.word	0x00000000

08000f38 <Si7006_temperature>:
	unit->delay(ms);
}

/////////////////////////////////////////////////////////////////////////////////////

float Si7006_temperature(Si7006_t *unit){
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	printf("gonna read temperature now\r\n");
 8000f40:	482d      	ldr	r0, [pc, #180]	; (8000ff8 <Si7006_temperature+0xc0>)
 8000f42:	f003 fe9f 	bl	8004c84 <puts>
	uint8_t data[3] = {0xF3, 0, 0};
 8000f46:	23f3      	movs	r3, #243	; 0xf3
 8000f48:	723b      	strb	r3, [r7, #8]
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	727b      	strb	r3, [r7, #9]
 8000f4e:	2300      	movs	r3, #0
 8000f50:	72bb      	strb	r3, [r7, #10]
	unit->i2c_transmit(data, 1);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f107 0208 	add.w	r2, r7, #8
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4798      	blx	r3
	unit->delay(500);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f68:	4798      	blx	r3
	unit->i2c_receive(data,2);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	f107 0208 	add.w	r2, r7, #8
 8000f72:	2102      	movs	r1, #2
 8000f74:	4610      	mov	r0, r2
 8000f76:	4798      	blx	r3

	uint16_t tempCode = data[0]<<8 | data[1];
 8000f78:	7a3b      	ldrb	r3, [r7, #8]
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	7a7b      	ldrb	r3, [r7, #9]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	81fb      	strh	r3, [r7, #14]
	//printf("the data received is %d, %d\r\n", data[1], data[0]);
	//printf("temp code is is %d\r\n", tempCode );

	return ((175.72* (float)tempCode)/65536) - 46.85;
 8000f88:	89fb      	ldrh	r3, [r7, #14]
 8000f8a:	ee07 3a90 	vmov	s15, r3
 8000f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f92:	ee17 0a90 	vmov	r0, s15
 8000f96:	f7ff fa87 	bl	80004a8 <__aeabi_f2d>
 8000f9a:	a313      	add	r3, pc, #76	; (adr r3, 8000fe8 <Si7006_temperature+0xb0>)
 8000f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa0:	f7ff fad6 	bl	8000550 <__aeabi_dmul>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	460c      	mov	r4, r1
 8000fa8:	4618      	mov	r0, r3
 8000faa:	4621      	mov	r1, r4
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <Si7006_temperature+0xc4>)
 8000fb2:	f7ff fbf7 	bl	80007a4 <__aeabi_ddiv>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	460c      	mov	r4, r1
 8000fba:	4618      	mov	r0, r3
 8000fbc:	4621      	mov	r1, r4
 8000fbe:	a30c      	add	r3, pc, #48	; (adr r3, 8000ff0 <Si7006_temperature+0xb8>)
 8000fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc4:	f7ff f910 	bl	80001e8 <__aeabi_dsub>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	460c      	mov	r4, r1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	4621      	mov	r1, r4
 8000fd0:	f7ff fcd0 	bl	8000974 <__aeabi_d2f>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	ee07 3a90 	vmov	s15, r3



}
 8000fda:	eeb0 0a67 	vmov.f32	s0, s15
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd90      	pop	{r4, r7, pc}
 8000fe4:	f3af 8000 	nop.w
 8000fe8:	3d70a3d7 	.word	0x3d70a3d7
 8000fec:	4065f70a 	.word	0x4065f70a
 8000ff0:	cccccccd 	.word	0xcccccccd
 8000ff4:	40476ccc 	.word	0x40476ccc
 8000ff8:	08004d50 	.word	0x08004d50
 8000ffc:	40f00000 	.word	0x40f00000

08001000 <Si7006_read_firmware_revision>:


Si7006_error_t Si7006_read_firmware_revision(Si7006_t *unit){
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

	printf("gonna read firmware revision now\r\n");
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <Si7006_read_firmware_revision+0x18>)
 800100a:	f003 fe3b 	bl	8004c84 <puts>





}
 800100e:	bf00      	nop
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08004d6c 	.word	0x08004d6c

0800101c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001020:	2003      	movs	r0, #3
 8001022:	f000 f905 	bl	8001230 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f806 	bl	8001038 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800102c:	f003 fc04 	bl	8004838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001040:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_InitTick+0x30>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a09      	ldr	r2, [pc, #36]	; (800106c <HAL_InitTick+0x34>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	099b      	lsrs	r3, r3, #6
 800104c:	4618      	mov	r0, r3
 800104e:	f000 f916 	bl	800127e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001052:	2200      	movs	r2, #0
 8001054:	6879      	ldr	r1, [r7, #4]
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	f000 f8f4 	bl	8001246 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000004 	.word	0x20000004
 800106c:	10624dd3 	.word	0x10624dd3

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick++;
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <HAL_IncTick+0x18>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	4a03      	ldr	r2, [pc, #12]	; (8001088 <HAL_IncTick+0x18>)
 800107c:	6013      	str	r3, [r2, #0]
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	20000158 	.word	0x20000158

0800108c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return uwTick;
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <HAL_GetTick+0x14>)
 8001092:	681b      	ldr	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000158 	.word	0x20000158

080010a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80010b0:	f7ff ffec 	bl	800108c <HAL_GetTick>
 80010b4:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80010b6:	bf00      	nop
 80010b8:	f7ff ffe8 	bl	800108c <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	1ad2      	subs	r2, r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d3f7      	bcc.n	80010b8 <HAL_Delay+0x14>
  {
  }
}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e0:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <NVIC_SetPriorityGrouping+0x44>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010ec:	4013      	ands	r3, r2
 80010ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001102:	4a04      	ldr	r2, [pc, #16]	; (8001114 <NVIC_SetPriorityGrouping+0x44>)
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	60d3      	str	r3, [r2, #12]
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800111c:	4b04      	ldr	r3, [pc, #16]	; (8001130 <NVIC_GetPriorityGrouping+0x18>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	f003 0307 	and.w	r3, r3, #7
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	6039      	str	r1, [r7, #0]
 800113e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da0b      	bge.n	8001160 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	490d      	ldr	r1, [pc, #52]	; (8001180 <NVIC_SetPriority+0x4c>)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	f003 030f 	and.w	r3, r3, #15
 8001150:	3b04      	subs	r3, #4
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	0112      	lsls	r2, r2, #4
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	440b      	add	r3, r1
 800115c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800115e:	e009      	b.n	8001174 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001160:	4908      	ldr	r1, [pc, #32]	; (8001184 <NVIC_SetPriority+0x50>)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	b2d2      	uxtb	r2, r2
 800116a:	0112      	lsls	r2, r2, #4
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	440b      	add	r3, r1
 8001170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00
 8001184:	e000e100 	.word	0xe000e100

08001188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001188:	b480      	push	{r7}
 800118a:	b089      	sub	sp, #36	; 0x24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f1c3 0307 	rsb	r3, r3, #7
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	bf28      	it	cs
 80011a6:	2304      	movcs	r3, #4
 80011a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3304      	adds	r3, #4
 80011ae:	2b06      	cmp	r3, #6
 80011b0:	d902      	bls.n	80011b8 <NVIC_EncodePriority+0x30>
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3b03      	subs	r3, #3
 80011b6:	e000      	b.n	80011ba <NVIC_EncodePriority+0x32>
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	2201      	movs	r2, #1
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	1e5a      	subs	r2, r3, #1
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	401a      	ands	r2, r3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ce:	2101      	movs	r1, #1
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	1e59      	subs	r1, r3, #1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011dc:	4313      	orrs	r3, r2
         );
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3724      	adds	r7, #36	; 0x24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011fc:	d301      	bcc.n	8001202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011fe:	2301      	movs	r3, #1
 8001200:	e00f      	b.n	8001222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <SysTick_Config+0x40>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3b01      	subs	r3, #1
 8001208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120a:	210f      	movs	r1, #15
 800120c:	f04f 30ff 	mov.w	r0, #4294967295
 8001210:	f7ff ff90 	bl	8001134 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <SysTick_Config+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121a:	4b04      	ldr	r3, [pc, #16]	; (800122c <SysTick_Config+0x40>)
 800121c:	2207      	movs	r2, #7
 800121e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	e000e010 	.word	0xe000e010

08001230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff49 	bl	80010d0 <NVIC_SetPriorityGrouping>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001258:	f7ff ff5e 	bl	8001118 <NVIC_GetPriorityGrouping>
 800125c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	6978      	ldr	r0, [r7, #20]
 8001264:	f7ff ff90 	bl	8001188 <NVIC_EncodePriority>
 8001268:	4602      	mov	r2, r0
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff5f 	bl	8001134 <NVIC_SetPriority>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffb0 	bl	80011ec <SysTick_Config>
 800128c:	4603      	mov	r3, r0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80012ae:	e154      	b.n	800155a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2101      	movs	r1, #1
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	fa01 f303 	lsl.w	r3, r1, r3
 80012bc:	4013      	ands	r3, r2
 80012be:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 8146 	beq.w	8001554 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d003      	beq.n	80012d8 <HAL_GPIO_Init+0x40>
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2b12      	cmp	r3, #18
 80012d6:	d123      	bne.n	8001320 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	08da      	lsrs	r2, r3, #3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3208      	adds	r2, #8
 80012e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	220f      	movs	r2, #15
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4013      	ands	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	691a      	ldr	r2, [r3, #16]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	08da      	lsrs	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3208      	adds	r2, #8
 800131a:	6939      	ldr	r1, [r7, #16]
 800131c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	2203      	movs	r2, #3
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4013      	ands	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0203 	and.w	r2, r3, #3
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d00b      	beq.n	8001374 <HAL_GPIO_Init+0xdc>
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d007      	beq.n	8001374 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001368:	2b11      	cmp	r3, #17
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	2b12      	cmp	r3, #18
 8001372:	d130      	bne.n	80013d6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	4013      	ands	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013aa:	2201      	movs	r2, #1
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	f003 0201 	and.w	r2, r3, #1
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	2203      	movs	r2, #3
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	4013      	ands	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	689a      	ldr	r2, [r3, #8]
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 80a0 	beq.w	8001554 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001414:	4a58      	ldr	r2, [pc, #352]	; (8001578 <HAL_GPIO_Init+0x2e0>)
 8001416:	4b58      	ldr	r3, [pc, #352]	; (8001578 <HAL_GPIO_Init+0x2e0>)
 8001418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	6613      	str	r3, [r2, #96]	; 0x60
 8001420:	4b55      	ldr	r3, [pc, #340]	; (8001578 <HAL_GPIO_Init+0x2e0>)
 8001422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800142c:	4a53      	ldr	r2, [pc, #332]	; (800157c <HAL_GPIO_Init+0x2e4>)
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	089b      	lsrs	r3, r3, #2
 8001432:	3302      	adds	r3, #2
 8001434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001438:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	f003 0303 	and.w	r3, r3, #3
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	220f      	movs	r2, #15
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43db      	mvns	r3, r3
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	4013      	ands	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001456:	d019      	beq.n	800148c <HAL_GPIO_Init+0x1f4>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a49      	ldr	r2, [pc, #292]	; (8001580 <HAL_GPIO_Init+0x2e8>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d013      	beq.n	8001488 <HAL_GPIO_Init+0x1f0>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a48      	ldr	r2, [pc, #288]	; (8001584 <HAL_GPIO_Init+0x2ec>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d00d      	beq.n	8001484 <HAL_GPIO_Init+0x1ec>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a47      	ldr	r2, [pc, #284]	; (8001588 <HAL_GPIO_Init+0x2f0>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d007      	beq.n	8001480 <HAL_GPIO_Init+0x1e8>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a46      	ldr	r2, [pc, #280]	; (800158c <HAL_GPIO_Init+0x2f4>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d101      	bne.n	800147c <HAL_GPIO_Init+0x1e4>
 8001478:	2304      	movs	r3, #4
 800147a:	e008      	b.n	800148e <HAL_GPIO_Init+0x1f6>
 800147c:	2307      	movs	r3, #7
 800147e:	e006      	b.n	800148e <HAL_GPIO_Init+0x1f6>
 8001480:	2303      	movs	r3, #3
 8001482:	e004      	b.n	800148e <HAL_GPIO_Init+0x1f6>
 8001484:	2302      	movs	r3, #2
 8001486:	e002      	b.n	800148e <HAL_GPIO_Init+0x1f6>
 8001488:	2301      	movs	r3, #1
 800148a:	e000      	b.n	800148e <HAL_GPIO_Init+0x1f6>
 800148c:	2300      	movs	r3, #0
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	f002 0203 	and.w	r2, r2, #3
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	4093      	lsls	r3, r2
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800149e:	4937      	ldr	r1, [pc, #220]	; (800157c <HAL_GPIO_Init+0x2e4>)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	3302      	adds	r3, #2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014ac:	4b38      	ldr	r3, [pc, #224]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4013      	ands	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014d0:	4a2f      	ldr	r2, [pc, #188]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80014d6:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	43db      	mvns	r3, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014fa:	4a25      	ldr	r2, [pc, #148]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	43db      	mvns	r3, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	4313      	orrs	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001524:	4a1a      	ldr	r2, [pc, #104]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	43db      	mvns	r3, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4313      	orrs	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800154e:	4a10      	ldr	r2, [pc, #64]	; (8001590 <HAL_GPIO_Init+0x2f8>)
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	3301      	adds	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	f47f aea3 	bne.w	80012b0 <HAL_GPIO_Init+0x18>
  }
}
 800156a:	bf00      	nop
 800156c:	371c      	adds	r7, #28
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000
 800157c:	40010000 	.word	0x40010000
 8001580:	48000400 	.word	0x48000400
 8001584:	48000800 	.word	0x48000800
 8001588:	48000c00 	.word	0x48000c00
 800158c:	48001000 	.word	0x48001000
 8001590:	40010400 	.word	0x40010400

08001594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	807b      	strh	r3, [r7, #2]
 80015a0:	4613      	mov	r3, r2
 80015a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015a4:	787b      	ldrb	r3, [r7, #1]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015aa:	887a      	ldrh	r2, [r7, #2]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015b0:	e002      	b.n	80015b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e080      	b.n	80016d8 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d106      	bne.n	80015f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f003 f94c 	bl	8004888 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2224      	movs	r2, #36	; 0x24
 80015f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	f022 0201 	bic.w	r2, r2, #1
 8001606:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	6852      	ldr	r2, [r2, #4]
 8001610:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001614:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	6892      	ldr	r2, [r2, #8]
 8001620:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001624:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d107      	bne.n	800163e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	6892      	ldr	r2, [r2, #8]
 8001636:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	e006      	b.n	800164c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6892      	ldr	r2, [r2, #8]
 8001646:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800164a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	2b02      	cmp	r3, #2
 8001652:	d104      	bne.n	800165e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800165c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800166c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001670:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	6812      	ldr	r2, [r2, #0]
 800167a:	68d2      	ldr	r2, [r2, #12]
 800167c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001680:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6911      	ldr	r1, [r2, #16]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6952      	ldr	r2, [r2, #20]
 800168e:	4311      	orrs	r1, r2
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6992      	ldr	r2, [r2, #24]
 8001694:	0212      	lsls	r2, r2, #8
 8001696:	430a      	orrs	r2, r1
 8001698:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	69d1      	ldr	r1, [r2, #28]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	6a12      	ldr	r2, [r2, #32]
 80016a6:	430a      	orrs	r2, r1
 80016a8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	f042 0201 	orr.w	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2220      	movs	r2, #32
 80016c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af02      	add	r7, sp, #8
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	607a      	str	r2, [r7, #4]
 80016ea:	461a      	mov	r2, r3
 80016ec:	460b      	mov	r3, r1
 80016ee:	817b      	strh	r3, [r7, #10]
 80016f0:	4613      	mov	r3, r2
 80016f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b20      	cmp	r3, #32
 8001702:	f040 80e6 	bne.w	80018d2 <HAL_I2C_Master_Transmit+0x1f2>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800170c:	2b01      	cmp	r3, #1
 800170e:	d101      	bne.n	8001714 <HAL_I2C_Master_Transmit+0x34>
 8001710:	2302      	movs	r3, #2
 8001712:	e0df      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800171c:	f7ff fcb6 	bl	800108c <HAL_GetTick>
 8001720:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2319      	movs	r3, #25
 8001728:	2201      	movs	r2, #1
 800172a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800172e:	68f8      	ldr	r0, [r7, #12]
 8001730:	f000 fada 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e0ca      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2221      	movs	r2, #33	; 0x21
 8001742:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2210      	movs	r2, #16
 800174a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2200      	movs	r2, #0
 8001752:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	893a      	ldrh	r2, [r7, #8]
 800175e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800176a:	b29b      	uxth	r3, r3
 800176c:	2bff      	cmp	r3, #255	; 0xff
 800176e:	d90f      	bls.n	8001790 <HAL_I2C_Master_Transmit+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	22ff      	movs	r2, #255	; 0xff
 8001774:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800177a:	b2da      	uxtb	r2, r3
 800177c:	8979      	ldrh	r1, [r7, #10]
 800177e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 fc1f 	bl	8001fcc <I2C_TransferConfig>
 800178e:	e071      	b.n	8001874 <HAL_I2C_Master_Transmit+0x194>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001794:	b29a      	uxth	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	8979      	ldrh	r1, [r7, #10]
 80017a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 fc0d 	bl	8001fcc <I2C_TransferConfig>
    }

    while(hi2c->XferCount > 0U)
 80017b2:	e05f      	b.n	8001874 <HAL_I2C_Master_Transmit+0x194>
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	6a39      	ldr	r1, [r7, #32]
 80017b8:	68f8      	ldr	r0, [r7, #12]
 80017ba:	f000 facf 	bl	8001d5c <I2C_WaitOnTXISFlagUntilTimeout>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d007      	beq.n	80017d4 <HAL_I2C_Master_Transmit+0xf4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d101      	bne.n	80017d0 <HAL_I2C_Master_Transmit+0xf0>
        {
          return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e081      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
        }
        else
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e07f      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017dc:	1c58      	adds	r0, r3, #1
 80017de:	68f9      	ldr	r1, [r7, #12]
 80017e0:	6248      	str	r0, [r1, #36]	; 0x24
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	3b01      	subs	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f8:	3b01      	subs	r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	851a      	strh	r2, [r3, #40]	; 0x28

      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001804:	2b00      	cmp	r3, #0
 8001806:	d135      	bne.n	8001874 <HAL_I2C_Master_Transmit+0x194>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800180c:	b29b      	uxth	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d030      	beq.n	8001874 <HAL_I2C_Master_Transmit+0x194>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	6a3b      	ldr	r3, [r7, #32]
 8001818:	2200      	movs	r2, #0
 800181a:	2180      	movs	r1, #128	; 0x80
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f000 fa63 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_I2C_Master_Transmit+0x14c>
        {
          return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e053      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001830:	b29b      	uxth	r3, r3
 8001832:	2bff      	cmp	r3, #255	; 0xff
 8001834:	d90e      	bls.n	8001854 <HAL_I2C_Master_Transmit+0x174>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	22ff      	movs	r2, #255	; 0xff
 800183a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001840:	b2da      	uxtb	r2, r3
 8001842:	8979      	ldrh	r1, [r7, #10]
 8001844:	2300      	movs	r3, #0
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f000 fbbd 	bl	8001fcc <I2C_TransferConfig>
 8001852:	e00f      	b.n	8001874 <HAL_I2C_Master_Transmit+0x194>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001858:	b29a      	uxth	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001862:	b2da      	uxtb	r2, r3
 8001864:	8979      	ldrh	r1, [r7, #10]
 8001866:	2300      	movs	r3, #0
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f000 fbac 	bl	8001fcc <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001878:	b29b      	uxth	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d19a      	bne.n	80017b4 <HAL_I2C_Master_Transmit+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	6a39      	ldr	r1, [r7, #32]
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f000 faaa 	bl	8001ddc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d007      	beq.n	800189e <HAL_I2C_Master_Transmit+0x1be>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	2b04      	cmp	r3, #4
 8001894:	d101      	bne.n	800189a <HAL_I2C_Master_Transmit+0x1ba>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e01c      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
      }
      else
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e01a      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2220      	movs	r2, #32
 80018a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6859      	ldr	r1, [r3, #4]
 80018b0:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <HAL_I2C_Master_Transmit+0x1fc>)
 80018b2:	400b      	ands	r3, r1
 80018b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2220      	movs	r2, #32
 80018ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e000      	b.n	80018d4 <HAL_I2C_Master_Transmit+0x1f4>
  }
  else
  {
    return HAL_BUSY;
 80018d2:	2302      	movs	r3, #2
  }
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	fe00e800 	.word	0xfe00e800

080018e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	461a      	mov	r2, r3
 80018ec:	460b      	mov	r3, r1
 80018ee:	817b      	strh	r3, [r7, #10]
 80018f0:	4613      	mov	r3, r2
 80018f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b20      	cmp	r3, #32
 8001902:	f040 80e7 	bne.w	8001ad4 <HAL_I2C_Master_Receive+0x1f4>
  {    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800190c:	2b01      	cmp	r3, #1
 800190e:	d101      	bne.n	8001914 <HAL_I2C_Master_Receive+0x34>
 8001910:	2302      	movs	r3, #2
 8001912:	e0e0      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800191c:	f7ff fbb6 	bl	800108c <HAL_GetTick>
 8001920:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2319      	movs	r3, #25
 8001928:	2201      	movs	r2, #1
 800192a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f9da 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_I2C_Master_Receive+0x5e>
    {
      return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e0cb      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2222      	movs	r2, #34	; 0x22
 8001942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2210      	movs	r2, #16
 800194a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	893a      	ldrh	r2, [r7, #8]
 800195e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2200      	movs	r2, #0
 8001964:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800196a:	b29b      	uxth	r3, r3
 800196c:	2bff      	cmp	r3, #255	; 0xff
 800196e:	d90f      	bls.n	8001990 <HAL_I2C_Master_Receive+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	22ff      	movs	r2, #255	; 0xff
 8001974:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197a:	b2da      	uxtb	r2, r3
 800197c:	8979      	ldrh	r1, [r7, #10]
 800197e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 fb1f 	bl	8001fcc <I2C_TransferConfig>
 800198e:	e072      	b.n	8001a76 <HAL_I2C_Master_Receive+0x196>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001994:	b29a      	uxth	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	8979      	ldrh	r1, [r7, #10]
 80019a2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 fb0d 	bl	8001fcc <I2C_TransferConfig>
    }

    while(hi2c->XferCount > 0U)
 80019b2:	e060      	b.n	8001a76 <HAL_I2C_Master_Receive+0x196>
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	6a39      	ldr	r1, [r7, #32]
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f000 fa4b 	bl	8001e54 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d007      	beq.n	80019d4 <HAL_I2C_Master_Receive+0xf4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d101      	bne.n	80019d0 <HAL_I2C_Master_Receive+0xf0>
        {
          return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e082      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
        }
        else
        {
          return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e080      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
        }
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d8:	1c59      	adds	r1, r3, #1
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	6251      	str	r1, [r2, #36]	; 0x24
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	6812      	ldr	r2, [r2, #0]
 80019e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019e4:	b2d2      	uxtb	r2, r2
 80019e6:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	3b01      	subs	r3, #1
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d135      	bne.n	8001a76 <HAL_I2C_Master_Receive+0x196>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d030      	beq.n	8001a76 <HAL_I2C_Master_Receive+0x196>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	6a3b      	ldr	r3, [r7, #32]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2180      	movs	r1, #128	; 0x80
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 f962 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_I2C_Master_Receive+0x14e>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e053      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2bff      	cmp	r3, #255	; 0xff
 8001a36:	d90e      	bls.n	8001a56 <HAL_I2C_Master_Receive+0x176>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	22ff      	movs	r2, #255	; 0xff
 8001a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	8979      	ldrh	r1, [r7, #10]
 8001a46:	2300      	movs	r3, #0
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f000 fabc 	bl	8001fcc <I2C_TransferConfig>
 8001a54:	e00f      	b.n	8001a76 <HAL_I2C_Master_Receive+0x196>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	8979      	ldrh	r1, [r7, #10]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a70:	68f8      	ldr	r0, [r7, #12]
 8001a72:	f000 faab 	bl	8001fcc <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d199      	bne.n	80019b4 <HAL_I2C_Master_Receive+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	6a39      	ldr	r1, [r7, #32]
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 f9a9 	bl	8001ddc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d007      	beq.n	8001aa0 <HAL_I2C_Master_Receive+0x1c0>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a94:	2b04      	cmp	r3, #4
 8001a96:	d101      	bne.n	8001a9c <HAL_I2C_Master_Receive+0x1bc>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e01c      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
      }
      else
      {
        return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e01a      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6859      	ldr	r1, [r3, #4]
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <HAL_I2C_Master_Receive+0x200>)
 8001ab4:	400b      	ands	r3, r1
 8001ab6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2220      	movs	r2, #32
 8001abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	e000      	b.n	8001ad6 <HAL_I2C_Master_Receive+0x1f6>
  }
  else
  {
    return HAL_BUSY;
 8001ad4:	2302      	movs	r3, #2
  }
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	fe00e800 	.word	0xfe00e800

08001ae4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af02      	add	r7, sp, #8
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	607a      	str	r2, [r7, #4]
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	460b      	mov	r3, r1
 8001af2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b20      	cmp	r3, #32
 8001b06:	f040 80c6 	bne.w	8001c96 <HAL_I2C_IsDeviceReady+0x1b2>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b18:	d101      	bne.n	8001b1e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	e0bc      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d101      	bne.n	8001b2c <HAL_I2C_IsDeviceReady+0x48>
 8001b28:	2302      	movs	r3, #2
 8001b2a:	e0b5      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2224      	movs	r2, #36	; 0x24
 8001b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode,DevAddress);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d107      	bne.n	8001b5e <HAL_I2C_IsDeviceReady+0x7a>
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b5c:	e004      	b.n	8001b68 <HAL_I2C_IsDeviceReady+0x84>
 8001b5e:	897b      	ldrh	r3, [r7, #10]
 8001b60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b64:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001b68:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001b6a:	f7ff fa8f 	bl	800108c <HAL_GetTick>
 8001b6e:	6178      	str	r0, [r7, #20]
      while((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8001b70:	e018      	b.n	8001ba4 <HAL_I2C_IsDeviceReady+0xc0>
      {
      	if(Timeout != HAL_MAX_DELAY)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d014      	beq.n	8001ba4 <HAL_I2C_IsDeviceReady+0xc0>
      	{
          if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_I2C_IsDeviceReady+0xac>
 8001b80:	f7ff fa84 	bl	800108c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	1ad2      	subs	r2, r2, r3
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d909      	bls.n	8001ba4 <HAL_I2C_IsDeviceReady+0xc0>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e079      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
      while((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	2b20      	cmp	r3, #32
 8001bb0:	d00c      	beq.n	8001bcc <HAL_I2C_IsDeviceReady+0xe8>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	f003 0310 	and.w	r3, r3, #16
 8001bbc:	2b10      	cmp	r3, #16
 8001bbe:	d005      	beq.n	8001bcc <HAL_I2C_IsDeviceReady+0xe8>
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2ba0      	cmp	r3, #160	; 0xa0
 8001bca:	d1d2      	bne.n	8001b72 <HAL_I2C_IsDeviceReady+0x8e>
          }
        } 
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	f003 0310 	and.w	r3, r3, #16
 8001bd6:	2b10      	cmp	r3, #16
 8001bd8:	d01a      	beq.n	8001c10 <HAL_I2C_IsDeviceReady+0x12c>
      {
        /* Wait until STOPF flag is reset */ 
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	2120      	movs	r1, #32
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	f000 f87f 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <HAL_I2C_IsDeviceReady+0x110>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e051      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2220      	movs	r2, #32
 8001c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e043      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	2200      	movs	r2, #0
 8001c18:	2120      	movs	r1, #32
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f864 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_I2C_IsDeviceReady+0x146>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e036      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2210      	movs	r2, #16
 8001c30:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2220      	movs	r2, #32
 8001c38:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	613a      	str	r2, [r7, #16]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d118      	bne.n	8001c78 <HAL_I2C_IsDeviceReady+0x194>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	6812      	ldr	r2, [r2, #0]
 8001c4e:	6852      	ldr	r2, [r2, #4]
 8001c50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c54:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */ 
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2120      	movs	r1, #32
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 f841 	bl	8001ce8 <I2C_WaitOnFlagUntilTimeout>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_I2C_IsDeviceReady+0x18c>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e013      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2220      	movs	r2, #32
 8001c76:	61da      	str	r2, [r3, #28]
      }
    }while(I2C_Trials < Trials);
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	f4ff af60 	bcc.w	8001b42 <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2220      	movs	r2, #32
 8001c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e000      	b.n	8001c98 <HAL_I2C_IsDeviceReady+0x1b4>
  }
  else
  {
    return HAL_BUSY;
 8001c96:	2302      	movs	r3, #2
  }
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d103      	bne.n	8001cbe <I2C_Flush_TXDR+0x1e>
  {
     hi2c->Instance->TXDR = 0x00U;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d007      	beq.n	8001cdc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	6812      	ldr	r2, [r2, #0]
 8001cd4:	6992      	ldr	r2, [r2, #24]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	619a      	str	r2, [r3, #24]
  }
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	603b      	str	r3, [r7, #0]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	71fb      	strb	r3, [r7, #7]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cf8:	e01c      	b.n	8001d34 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d018      	beq.n	8001d34 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d007      	beq.n	8001d18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d08:	f7ff f9c0 	bl	800108c <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	1ad2      	subs	r2, r2, r3
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d90d      	bls.n	8001d34 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e00f      	b.n	8001d54 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	699a      	ldr	r2, [r3, #24]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	401a      	ands	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	bf0c      	ite	eq
 8001d44:	2301      	moveq	r3, #1
 8001d46:	2300      	movne	r3, #0
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d0d3      	beq.n	8001cfa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d68:	e02c      	b.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	68b9      	ldr	r1, [r7, #8]
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 f8ce 	bl	8001f10 <I2C_IsAcknowledgeFailed>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e02a      	b.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d84:	d01e      	beq.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d007      	beq.n	8001d9c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001d8c:	f7ff f97e 	bl	800108c <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	1ad2      	subs	r2, r2, r3
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d913      	bls.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da0:	f043 0220 	orr.w	r2, r3, #32
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2220      	movs	r2, #32
 8001dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e007      	b.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d1cb      	bne.n	8001d6a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001de8:	e028      	b.n	8001e3c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f000 f88e 	bl	8001f10 <I2C_IsAcknowledgeFailed>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e026      	b.n	8001e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d007      	beq.n	8001e14 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001e04:	f7ff f942 	bl	800108c <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	1ad2      	subs	r2, r2, r3
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d913      	bls.n	8001e3c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e18:	f043 0220 	orr.w	r2, r3, #32
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2220      	movs	r2, #32
 8001e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e007      	b.n	8001e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	d1cf      	bne.n	8001dea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e60:	e048      	b.n	8001ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f000 f852 	bl	8001f10 <I2C_IsAcknowledgeFailed>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e046      	b.n	8001f04 <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0320 	and.w	r3, r3, #32
 8001e80:	2b20      	cmp	r3, #32
 8001e82:	d11c      	bne.n	8001ebe <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	61da      	str	r2, [r3, #28]

      /* Clear Configuration Register 2 */
      I2C_RESET_CR2(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6859      	ldr	r1, [r3, #4]
 8001e96:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>)
 8001e98:	400b      	ands	r3, r1
 8001e9a:	6053      	str	r3, [r2, #4]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e022      	b.n	8001f04 <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d007      	beq.n	8001ed4 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 8001ec4:	f7ff f8e2 	bl	800108c <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	1ad2      	subs	r2, r2, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d90f      	bls.n	8001ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed8:	f043 0220 	orr.w	r2, r3, #32
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e007      	b.n	8001f04 <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	f003 0304 	and.w	r3, r3, #4
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d1af      	bne.n	8001e62 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	fe00e800 	.word	0xfe00e800

08001f10 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b10      	cmp	r3, #16
 8001f28:	d148      	bne.n	8001fbc <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f2a:	e01c      	b.n	8001f66 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f32:	d018      	beq.n	8001f66 <I2C_IsAcknowledgeFailed+0x56>
      {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <I2C_IsAcknowledgeFailed+0x3a>
 8001f3a:	f7ff f8a7 	bl	800108c <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	1ad2      	subs	r2, r2, r3
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d90d      	bls.n	8001f66 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e02b      	b.n	8001fbe <I2C_IsAcknowledgeFailed+0xae>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	f003 0320 	and.w	r3, r3, #32
 8001f70:	2b20      	cmp	r3, #32
 8001f72:	d1db      	bne.n	8001f2c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2210      	movs	r2, #16
 8001f7a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2220      	movs	r2, #32
 8001f82:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f7ff fe8b 	bl	8001ca0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6859      	ldr	r1, [r3, #4]
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <I2C_IsAcknowledgeFailed+0xb8>)
 8001f96:	400b      	ands	r3, r1
 8001f98:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2204      	movs	r2, #4
 8001f9e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e000      	b.n	8001fbe <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	fe00e800 	.word	0xfe00e800

08001fcc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	607b      	str	r3, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	817b      	strh	r3, [r7, #10]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	727b      	strb	r3, [r7, #9]
  uint32_t tmpreg = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	617b      	str	r3, [r7, #20]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <I2C_TransferConfig+0x58>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8001ff2:	897b      	ldrh	r3, [r7, #10]
 8001ff4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ff8:	7a7b      	ldrb	r3, [r7, #9]
 8001ffa:	041b      	lsls	r3, r3, #16
 8001ffc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002000:	431a      	orrs	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	431a      	orrs	r2, r3
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	4313      	orrs	r3, r2
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	4313      	orrs	r3, r2
 800200e:	617b      	str	r3, [r7, #20]
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	605a      	str	r2, [r3, #4]
}
 8002018:	bf00      	nop
 800201a:	371c      	adds	r7, #28
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	fc009800 	.word	0xfc009800

08002028 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.                
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);    
 800202c:	4a05      	ldr	r2, [pc, #20]	; (8002044 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800202e:	4b05      	ldr	r3, [pc, #20]	; (8002044 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002036:	6013      	str	r3, [r2, #0]
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	40007000 	.word	0x40007000

08002048 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <HAL_PWREx_GetVoltageRange+0x18>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002054:	4618      	mov	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40007000 	.word	0x40007000

08002064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002076:	d12f      	bne.n	80020d8 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002078:	4b22      	ldr	r3, [pc, #136]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002084:	d037      	beq.n	80020f6 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002086:	4a1f      	ldr	r2, [pc, #124]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002088:	4b1e      	ldr	r3, [pc, #120]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002090:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002094:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8002096:	4b1c      	ldr	r3, [pc, #112]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a1c      	ldr	r2, [pc, #112]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800209c:	fba2 2303 	umull	r2, r3, r2, r3
 80020a0:	0c9b      	lsrs	r3, r3, #18
 80020a2:	2232      	movs	r2, #50	; 0x32
 80020a4:	fb02 f303 	mul.w	r3, r2, r3
 80020a8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80020aa:	e002      	b.n	80020b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d006      	beq.n	80020c6 <HAL_PWREx_ControlVoltageScaling+0x62>
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c4:	d0f2      	beq.n	80020ac <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020c6:	4b0f      	ldr	r3, [pc, #60]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d2:	d110      	bne.n	80020f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e00f      	b.n	80020f8 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020d8:	4b0a      	ldr	r3, [pc, #40]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e4:	d007      	beq.n	80020f6 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020e6:	4a07      	ldr	r2, [pc, #28]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}  
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	40007000 	.word	0x40007000
 8002108:	20000004 	.word	0x20000004
 800210c:	431bde83 	.word	0x431bde83

08002110 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08c      	sub	sp, #48	; 0x30
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0310 	and.w	r3, r3, #16
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 80db 	beq.w	80022e0 <HAL_RCC_OscConfig+0x1d0>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 800212a:	4ba2      	ldr	r3, [pc, #648]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b00      	cmp	r3, #0
 8002134:	f040 8084 	bne.w	8002240 <HAL_RCC_OscConfig+0x130>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002138:	4b9e      	ldr	r3, [pc, #632]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_OscConfig+0x40>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_RCC_OscConfig+0x40>
      {
        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e39b      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	4b97      	ldr	r3, [pc, #604]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b00      	cmp	r3, #0
 800215e:	d004      	beq.n	800216a <HAL_RCC_OscConfig+0x5a>
 8002160:	4b94      	ldr	r3, [pc, #592]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002168:	e005      	b.n	8002176 <HAL_RCC_OscConfig+0x66>
 800216a:	4b92      	ldr	r3, [pc, #584]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800216c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002170:	091b      	lsrs	r3, r3, #4
 8002172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002176:	429a      	cmp	r2, r3
 8002178:	d923      	bls.n	80021c2 <HAL_RCC_OscConfig+0xb2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fda4 	bl	8002ccc <RCC_SetFlashLatencyFromMSIRange>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e37c      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800218e:	4a89      	ldr	r2, [pc, #548]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002190:	4b88      	ldr	r3, [pc, #544]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4986      	ldr	r1, [pc, #536]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800219c:	4b85      	ldr	r3, [pc, #532]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ac:	4981      	ldr	r1, [pc, #516]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021ae:	4b81      	ldr	r3, [pc, #516]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	4313      	orrs	r3, r2
 80021be:	604b      	str	r3, [r1, #4]
 80021c0:	e022      	b.n	8002208 <HAL_RCC_OscConfig+0xf8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021c2:	4a7c      	ldr	r2, [pc, #496]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021c4:	4b7b      	ldr	r3, [pc, #492]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	4979      	ldr	r1, [pc, #484]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021d0:	4b78      	ldr	r3, [pc, #480]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e0:	4974      	ldr	r1, [pc, #464]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021e2:	4b74      	ldr	r3, [pc, #464]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f000 fd67 	bl	8002ccc <RCC_SetFlashLatencyFromMSIRange>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e33f      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002208:	f000 fc66 	bl	8002ad8 <HAL_RCC_GetSysClockFreq>
 800220c:	4601      	mov	r1, r0
 800220e:	4b69      	ldr	r3, [pc, #420]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002216:	23f0      	movs	r3, #240	; 0xf0
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	fa93 f3a3 	rbit	r3, r3
 8002220:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	fab3 f383 	clz	r3, r3
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
 800222c:	4a62      	ldr	r2, [pc, #392]	; (80023b8 <HAL_RCC_OscConfig+0x2a8>)
 800222e:	5cd3      	ldrb	r3, [r2, r3]
 8002230:	fa21 f303 	lsr.w	r3, r1, r3
 8002234:	4a61      	ldr	r2, [pc, #388]	; (80023bc <HAL_RCC_OscConfig+0x2ac>)
 8002236:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8002238:	2000      	movs	r0, #0
 800223a:	f7fe fefd 	bl	8001038 <HAL_InitTick>
 800223e:	e04f      	b.n	80022e0 <HAL_RCC_OscConfig+0x1d0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d032      	beq.n	80022ae <HAL_RCC_OscConfig+0x19e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002248:	4a5a      	ldr	r2, [pc, #360]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800224a:	4b5a      	ldr	r3, [pc, #360]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002254:	f7fe ff1a 	bl	800108c <HAL_GetTick>
 8002258:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800225c:	f7fe ff16 	bl	800108c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e30c      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800226e:	4b51      	ldr	r3, [pc, #324]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0f0      	beq.n	800225c <HAL_RCC_OscConfig+0x14c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800227a:	4a4e      	ldr	r2, [pc, #312]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800227c:	4b4d      	ldr	r3, [pc, #308]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f043 0308 	orr.w	r3, r3, #8
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	494b      	ldr	r1, [pc, #300]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002288:	4b4a      	ldr	r3, [pc, #296]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	4313      	orrs	r3, r2
 8002296:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002298:	4946      	ldr	r1, [pc, #280]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800229a:	4b46      	ldr	r3, [pc, #280]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	021b      	lsls	r3, r3, #8
 80022a8:	4313      	orrs	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]
 80022ac:	e018      	b.n	80022e0 <HAL_RCC_OscConfig+0x1d0>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022ae:	4a41      	ldr	r2, [pc, #260]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80022b0:	4b40      	ldr	r3, [pc, #256]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 0301 	bic.w	r3, r3, #1
 80022b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022ba:	f7fe fee7 	bl	800108c <HAL_GetTick>
 80022be:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022c2:	f7fe fee3 	bl	800108c <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e2d9      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80022d4:	4b37      	ldr	r3, [pc, #220]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f0      	bne.n	80022c2 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d07a      	beq.n	80023e2 <HAL_RCC_OscConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 80022ec:	4b31      	ldr	r3, [pc, #196]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 030c 	and.w	r3, r3, #12
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d00b      	beq.n	8002310 <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022f8:	4b2e      	ldr	r3, [pc, #184]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8002300:	2b0c      	cmp	r3, #12
 8002302:	d111      	bne.n	8002328 <HAL_RCC_OscConfig+0x218>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002304:	4b2b      	ldr	r3, [pc, #172]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b03      	cmp	r3, #3
 800230e:	d10b      	bne.n	8002328 <HAL_RCC_OscConfig+0x218>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002310:	4b28      	ldr	r3, [pc, #160]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d061      	beq.n	80023e0 <HAL_RCC_OscConfig+0x2d0>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d15d      	bne.n	80023e0 <HAL_RCC_OscConfig+0x2d0>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e2af      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002330:	d106      	bne.n	8002340 <HAL_RCC_OscConfig+0x230>
 8002332:	4a20      	ldr	r2, [pc, #128]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002334:	4b1f      	ldr	r3, [pc, #124]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	e01d      	b.n	800237c <HAL_RCC_OscConfig+0x26c>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002348:	d10c      	bne.n	8002364 <HAL_RCC_OscConfig+0x254>
 800234a:	4a1a      	ldr	r2, [pc, #104]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800234c:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002354:	6013      	str	r3, [r2, #0]
 8002356:	4a17      	ldr	r2, [pc, #92]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002358:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	e00b      	b.n	800237c <HAL_RCC_OscConfig+0x26c>
 8002364:	4a13      	ldr	r2, [pc, #76]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4a10      	ldr	r2, [pc, #64]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800237a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d013      	beq.n	80023ac <HAL_RCC_OscConfig+0x29c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7fe fe82 	bl	800108c <HAL_GetTick>
 8002388:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x28e>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800238c:	f7fe fe7e 	bl	800108c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b64      	cmp	r3, #100	; 0x64
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x28e>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e274      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_RCC_OscConfig+0x2a4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0f0      	beq.n	800238c <HAL_RCC_OscConfig+0x27c>
 80023aa:	e01a      	b.n	80023e2 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ac:	f7fe fe6e 	bl	800108c <HAL_GetTick>
 80023b0:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80023b2:	e00e      	b.n	80023d2 <HAL_RCC_OscConfig+0x2c2>
 80023b4:	40021000 	.word	0x40021000
 80023b8:	08005108 	.word	0x08005108
 80023bc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023c0:	f7fe fe64 	bl	800108c <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b64      	cmp	r3, #100	; 0x64
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x2c2>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e25a      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80023d2:	4bb0      	ldr	r3, [pc, #704]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x2b0>
 80023de:	e000      	b.n	80023e2 <HAL_RCC_OscConfig+0x2d2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d07f      	beq.n	80024ee <HAL_RCC_OscConfig+0x3de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80023ee:	4ba9      	ldr	r3, [pc, #676]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 030c 	and.w	r3, r3, #12
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d00b      	beq.n	8002412 <HAL_RCC_OscConfig+0x302>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023fa:	4ba6      	ldr	r3, [pc, #664]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002402:	2b0c      	cmp	r3, #12
 8002404:	d127      	bne.n	8002456 <HAL_RCC_OscConfig+0x346>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002406:	4ba3      	ldr	r3, [pc, #652]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d121      	bne.n	8002456 <HAL_RCC_OscConfig+0x346>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002412:	4ba0      	ldr	r3, [pc, #640]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800241a:	2b00      	cmp	r3, #0
 800241c:	d005      	beq.n	800242a <HAL_RCC_OscConfig+0x31a>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e22e      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242a:	489a      	ldr	r0, [pc, #616]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800242c:	4b99      	ldr	r3, [pc, #612]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6919      	ldr	r1, [r3, #16]
 8002438:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 800243c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa93 f3a3 	rbit	r3, r3
 8002444:	61bb      	str	r3, [r7, #24]
  return(result);
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	fab3 f383 	clz	r3, r3
 800244c:	fa01 f303 	lsl.w	r3, r1, r3
 8002450:	4313      	orrs	r3, r2
 8002452:	6043      	str	r3, [r0, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002454:	e04b      	b.n	80024ee <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d02e      	beq.n	80024bc <HAL_RCC_OscConfig+0x3ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800245e:	4a8d      	ldr	r2, [pc, #564]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002460:	4b8c      	ldr	r3, [pc, #560]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7fe fe0f 	bl	800108c <HAL_GetTick>
 800246e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x374>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002472:	f7fe fe0b 	bl	800108c <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x374>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e201      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002484:	4b83      	ldr	r3, [pc, #524]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f0      	beq.n	8002472 <HAL_RCC_OscConfig+0x362>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002490:	4880      	ldr	r0, [pc, #512]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002492:	4b80      	ldr	r3, [pc, #512]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6919      	ldr	r1, [r3, #16]
 800249e:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 80024a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	613b      	str	r3, [r7, #16]
  return(result);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	fab3 f383 	clz	r3, r3
 80024b2:	fa01 f303 	lsl.w	r3, r1, r3
 80024b6:	4313      	orrs	r3, r2
 80024b8:	6043      	str	r3, [r0, #4]
 80024ba:	e018      	b.n	80024ee <HAL_RCC_OscConfig+0x3de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024bc:	4a75      	ldr	r2, [pc, #468]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80024be:	4b75      	ldr	r3, [pc, #468]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe fde0 	bl	800108c <HAL_GetTick>
 80024cc:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d0:	f7fe fddc 	bl	800108c <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e1d2      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80024e2:	4b6c      	ldr	r3, [pc, #432]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1f0      	bne.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d03c      	beq.n	8002574 <HAL_RCC_OscConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d01c      	beq.n	800253c <HAL_RCC_OscConfig+0x42c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002502:	4a64      	ldr	r2, [pc, #400]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002504:	4b63      	ldr	r3, [pc, #396]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002506:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002512:	f7fe fdbb 	bl	800108c <HAL_GetTick>
 8002516:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x41c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800251a:	f7fe fdb7 	bl	800108c <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x41c>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e1ad      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800252c:	4b59      	ldr	r3, [pc, #356]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800252e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0ef      	beq.n	800251a <HAL_RCC_OscConfig+0x40a>
 800253a:	e01b      	b.n	8002574 <HAL_RCC_OscConfig+0x464>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800253c:	4a55      	ldr	r2, [pc, #340]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800253e:	4b55      	ldr	r3, [pc, #340]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002540:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254c:	f7fe fd9e 	bl	800108c <HAL_GetTick>
 8002550:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002554:	f7fe fd9a 	bl	800108c <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e190      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002566:	4b4b      	ldr	r3, [pc, #300]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002568:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ef      	bne.n	8002554 <HAL_RCC_OscConfig+0x444>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b00      	cmp	r3, #0
 800257e:	f000 80a9 	beq.w	80026d4 <HAL_RCC_OscConfig+0x5c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002582:	2300      	movs	r3, #0
 8002584:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002588:	4b42      	ldr	r3, [pc, #264]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800258a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10e      	bne.n	80025b2 <HAL_RCC_OscConfig+0x4a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002594:	4a3f      	ldr	r2, [pc, #252]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002596:	4b3f      	ldr	r3, [pc, #252]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800259a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259e:	6593      	str	r3, [r2, #88]	; 0x58
 80025a0:	4b3c      	ldr	r3, [pc, #240]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80025a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80025ac:	2301      	movs	r3, #1
 80025ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b2:	4b39      	ldr	r3, [pc, #228]	; (8002698 <HAL_RCC_OscConfig+0x588>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d118      	bne.n	80025f0 <HAL_RCC_OscConfig+0x4e0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025be:	4a36      	ldr	r2, [pc, #216]	; (8002698 <HAL_RCC_OscConfig+0x588>)
 80025c0:	4b35      	ldr	r3, [pc, #212]	; (8002698 <HAL_RCC_OscConfig+0x588>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ca:	f7fe fd5f 	bl	800108c <HAL_GetTick>
 80025ce:	62b8      	str	r0, [r7, #40]	; 0x28

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025d2:	f7fe fd5b 	bl	800108c <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e151      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025e4:	4b2c      	ldr	r3, [pc, #176]	; (8002698 <HAL_RCC_OscConfig+0x588>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0x4c2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d108      	bne.n	800260a <HAL_RCC_OscConfig+0x4fa>
 80025f8:	4a26      	ldr	r2, [pc, #152]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80025fa:	4b26      	ldr	r3, [pc, #152]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 80025fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002608:	e024      	b.n	8002654 <HAL_RCC_OscConfig+0x544>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	2b05      	cmp	r3, #5
 8002610:	d110      	bne.n	8002634 <HAL_RCC_OscConfig+0x524>
 8002612:	4a20      	ldr	r2, [pc, #128]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002614:	4b1f      	ldr	r3, [pc, #124]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261a:	f043 0304 	orr.w	r3, r3, #4
 800261e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002622:	4a1c      	ldr	r2, [pc, #112]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002624:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002632:	e00f      	b.n	8002654 <HAL_RCC_OscConfig+0x544>
 8002634:	4a17      	ldr	r2, [pc, #92]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002636:	4b17      	ldr	r3, [pc, #92]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002644:	4a13      	ldr	r2, [pc, #76]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002646:	4b13      	ldr	r3, [pc, #76]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 8002648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264c:	f023 0304 	bic.w	r3, r3, #4
 8002650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d016      	beq.n	800268a <HAL_RCC_OscConfig+0x57a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265c:	f7fe fd16 	bl	800108c <HAL_GetTick>
 8002660:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002662:	e00a      	b.n	800267a <HAL_RCC_OscConfig+0x56a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002664:	f7fe fd12 	bl	800108c <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002672:	4293      	cmp	r3, r2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x56a>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e106      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800267a:	4b06      	ldr	r3, [pc, #24]	; (8002694 <HAL_RCC_OscConfig+0x584>)
 800267c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0ed      	beq.n	8002664 <HAL_RCC_OscConfig+0x554>
 8002688:	e01a      	b.n	80026c0 <HAL_RCC_OscConfig+0x5b0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268a:	f7fe fcff 	bl	800108c <HAL_GetTick>
 800268e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002690:	e00f      	b.n	80026b2 <HAL_RCC_OscConfig+0x5a2>
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000
 8002698:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800269c:	f7fe fcf6 	bl	800108c <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x5a2>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e0ea      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 80026b2:	4b77      	ldr	r3, [pc, #476]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80026b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1ed      	bne.n	800269c <HAL_RCC_OscConfig+0x58c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d105      	bne.n	80026d4 <HAL_RCC_OscConfig+0x5c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026c8:	4a71      	ldr	r2, [pc, #452]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80026ca:	4b71      	ldr	r3, [pc, #452]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80026cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026d2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0320 	and.w	r3, r3, #32
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d03c      	beq.n	800275a <HAL_RCC_OscConfig+0x64a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01c      	beq.n	8002722 <HAL_RCC_OscConfig+0x612>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026e8:	4a69      	ldr	r2, [pc, #420]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80026ea:	4b69      	ldr	r3, [pc, #420]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80026ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7fe fcc8 	bl	800108c <HAL_GetTick>
 80026fc:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x602>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002700:	f7fe fcc4 	bl	800108c <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x602>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e0ba      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 8002712:	4b5f      	ldr	r3, [pc, #380]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002714:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0ef      	beq.n	8002700 <HAL_RCC_OscConfig+0x5f0>
 8002720:	e01b      	b.n	800275a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002722:	4a5b      	ldr	r2, [pc, #364]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002724:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002726:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800272a:	f023 0301 	bic.w	r3, r3, #1
 800272e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002732:	f7fe fcab 	bl	800108c <HAL_GetTick>
 8002736:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x63c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800273a:	f7fe fca7 	bl	800108c <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x63c>
        {
          return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e09d      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 800274c:	4b50      	ldr	r3, [pc, #320]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800274e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1ef      	bne.n	800273a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 8091 	beq.w	8002886 <HAL_RCC_OscConfig+0x776>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002764:	4b4a      	ldr	r3, [pc, #296]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 030c 	and.w	r3, r3, #12
 800276c:	2b0c      	cmp	r3, #12
 800276e:	f000 8088 	beq.w	8002882 <HAL_RCC_OscConfig+0x772>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	2b02      	cmp	r3, #2
 8002778:	d155      	bne.n	8002826 <HAL_RCC_OscConfig+0x716>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800277a:	4a45      	ldr	r2, [pc, #276]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800277c:	4b44      	ldr	r3, [pc, #272]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7fe fc81 	bl	800108c <HAL_GetTick>
 800278a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fc7d 	bl	800108c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e073      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80027a0:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x67e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ac:	4938      	ldr	r1, [pc, #224]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	3b01      	subs	r3, #1
 80027b4:	011a      	lsls	r2, r3, #4
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ba:	021b      	lsls	r3, r3, #8
 80027bc:	431a      	orrs	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027c8:	085b      	lsrs	r3, r3, #1
 80027ca:	3b01      	subs	r3, #1
 80027cc:	055b      	lsls	r3, r3, #21
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	085b      	lsrs	r3, r3, #1
 80027d6:	3b01      	subs	r3, #1
 80027d8:	065b      	lsls	r3, r3, #25
 80027da:	431a      	orrs	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e0:	06db      	lsls	r3, r3, #27
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e6:	4a2a      	ldr	r2, [pc, #168]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027e8:	4b29      	ldr	r3, [pc, #164]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027f2:	4a27      	ldr	r2, [pc, #156]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027f4:	4b26      	ldr	r3, [pc, #152]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027fc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fe:	f7fe fc45 	bl	800108c <HAL_GetTick>
 8002802:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x708>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002806:	f7fe fc41 	bl	800108c <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x708>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e037      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002818:	4b1d      	ldr	r3, [pc, #116]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f0      	beq.n	8002806 <HAL_RCC_OscConfig+0x6f6>
 8002824:	e02f      	b.n	8002886 <HAL_RCC_OscConfig+0x776>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002826:	4a1a      	ldr	r2, [pc, #104]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002828:	4b19      	ldr	r3, [pc, #100]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002830:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002832:	4b17      	ldr	r3, [pc, #92]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d105      	bne.n	800284a <HAL_RCC_OscConfig+0x73a>
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800283e:	4a14      	ldr	r2, [pc, #80]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002840:	4b13      	ldr	r3, [pc, #76]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f023 0303 	bic.w	r3, r3, #3
 8002848:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800284a:	4a11      	ldr	r2, [pc, #68]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800284c:	4b10      	ldr	r3, [pc, #64]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002858:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285a:	f7fe fc17 	bl	800108c <HAL_GetTick>
 800285e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x764>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002862:	f7fe fc13 	bl	800108c <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x764>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e009      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_RCC_OscConfig+0x780>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f0      	bne.n	8002862 <HAL_RCC_OscConfig+0x752>
 8002880:	e001      	b.n	8002886 <HAL_RCC_OscConfig+0x776>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_RCC_OscConfig+0x778>
    }
  }
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3730      	adds	r7, #48	; 0x30
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000

08002894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80028a2:	4b89      	ldr	r3, [pc, #548]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0207 	and.w	r2, r3, #7
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d210      	bcs.n	80028d2 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b0:	4985      	ldr	r1, [pc, #532]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 80028b2:	4b85      	ldr	r3, [pc, #532]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f023 0207 	bic.w	r2, r3, #7
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	4313      	orrs	r3, r2
 80028be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028c0:	4b81      	ldr	r3, [pc, #516]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0207 	and.w	r2, r3, #7
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d001      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e0f6      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d008      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028de:	497b      	ldr	r1, [pc, #492]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 80028e0:	4b7a      	ldr	r3, [pc, #488]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 808e 	beq.w	8002a1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002906:	4b71      	ldr	r3, [pc, #452]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d121      	bne.n	8002956 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e0d4      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d107      	bne.n	800292e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800291e:	4b6b      	ldr	r3, [pc, #428]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d115      	bne.n	8002956 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0c8      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002936:	4b65      	ldr	r3, [pc, #404]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0bc      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002946:	4b61      	ldr	r3, [pc, #388]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e0b4      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002956:	495d      	ldr	r1, [pc, #372]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002958:	4b5c      	ldr	r3, [pc, #368]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f023 0203 	bic.w	r2, r3, #3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002968:	f7fe fb90 	bl	800108c <HAL_GetTick>
 800296c:	6178      	str	r0, [r7, #20]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d112      	bne.n	800299c <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002976:	e00a      	b.n	800298e <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002978:	f7fe fb88 	bl	800108c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	f241 3288 	movw	r2, #5000	; 0x1388
 8002986:	4293      	cmp	r3, r2
 8002988:	d901      	bls.n	800298e <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e098      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800298e:	4b4f      	ldr	r3, [pc, #316]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b08      	cmp	r3, #8
 8002998:	d1ee      	bne.n	8002978 <HAL_RCC_ClockConfig+0xe4>
 800299a:	e03e      	b.n	8002a1a <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	d112      	bne.n	80029ca <HAL_RCC_ClockConfig+0x136>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_ClockConfig+0x128>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a6:	f7fe fb71 	bl	800108c <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_ClockConfig+0x128>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e081      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029bc:	4b43      	ldr	r3, [pc, #268]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b0c      	cmp	r3, #12
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_ClockConfig+0x112>
 80029c8:	e027      	b.n	8002a1a <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d11d      	bne.n	8002a0e <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80029d2:	e00a      	b.n	80029ea <HAL_RCC_ClockConfig+0x156>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d4:	f7fe fb5a 	bl	800108c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_ClockConfig+0x156>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e06a      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80029ea:	4b38      	ldr	r3, [pc, #224]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ee      	bne.n	80029d4 <HAL_RCC_ClockConfig+0x140>
 80029f6:	e010      	b.n	8002a1a <HAL_RCC_ClockConfig+0x186>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f8:	f7fe fb48 	bl	800108c <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e058      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002a0e:	4b2f      	ldr	r3, [pc, #188]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
 8002a16:	2b04      	cmp	r3, #4
 8002a18:	d1ee      	bne.n	80029f8 <HAL_RCC_ClockConfig+0x164>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a1a:	4b2b      	ldr	r3, [pc, #172]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0207 	and.w	r2, r3, #7
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d910      	bls.n	8002a4a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a28:	4927      	ldr	r1, [pc, #156]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 8002a2a:	4b27      	ldr	r3, [pc, #156]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 0207 	bic.w	r2, r3, #7
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a38:	4b23      	ldr	r3, [pc, #140]	; (8002ac8 <HAL_RCC_ClockConfig+0x234>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0207 	and.w	r2, r3, #7
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d001      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e03a      	b.n	8002ac0 <HAL_RCC_ClockConfig+0x22c>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a56:	491d      	ldr	r1, [pc, #116]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a58:	4b1c      	ldr	r3, [pc, #112]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d009      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a74:	4915      	ldr	r1, [pc, #84]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a76:	4b15      	ldr	r3, [pc, #84]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4313      	orrs	r3, r2
 8002a86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002a88:	f000 f826 	bl	8002ad8 <HAL_RCC_GetSysClockFreq>
 8002a8c:	4601      	mov	r1, r0
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_RCC_ClockConfig+0x238>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a96:	23f0      	movs	r3, #240	; 0xf0
 8002a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	fa93 f3a3 	rbit	r3, r3
 8002aa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	fab3 f383 	clz	r3, r3
 8002aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8002aac:	4a08      	ldr	r2, [pc, #32]	; (8002ad0 <HAL_RCC_ClockConfig+0x23c>)
 8002aae:	5cd3      	ldrb	r3, [r2, r3]
 8002ab0:	fa21 f303 	lsr.w	r3, r1, r3
 8002ab4:	4a07      	ldr	r2, [pc, #28]	; (8002ad4 <HAL_RCC_ClockConfig+0x240>)
 8002ab6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ab8:	2000      	movs	r0, #0
 8002aba:	f7fe fabd 	bl	8001038 <HAL_InitTick>

  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40022000 	.word	0x40022000
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	08005108 	.word	0x08005108
 8002ad4:	20000004 	.word	0x20000004

08002ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b095      	sub	sp, #84	; 0x54
 8002adc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	643b      	str	r3, [r7, #64]	; 0x40
 8002aea:	2302      	movs	r3, #2
 8002aec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aee:	2302      	movs	r3, #2
 8002af0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t sysclockfreq = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	647b      	str	r3, [r7, #68]	; 0x44

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8002af6:	4b71      	ldr	r3, [pc, #452]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00b      	beq.n	8002b1a <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8002b02:	4b6e      	ldr	r3, [pc, #440]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8002b0a:	2b0c      	cmp	r3, #12
 8002b0c:	d13c      	bne.n	8002b88 <HAL_RCC_GetSysClockFreq+0xb0>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8002b0e:	4b6b      	ldr	r3, [pc, #428]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d136      	bne.n	8002b88 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8002b1a:	4b68      	ldr	r3, [pc, #416]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d112      	bne.n	8002b4c <HAL_RCC_GetSysClockFreq+0x74>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 8002b26:	4b65      	ldr	r3, [pc, #404]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b2c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8002b30:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002b34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b38:	fa93 f3a3 	rbit	r3, r3
 8002b3c:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b40:	fab3 f383 	clz	r3, r3
 8002b44:	fa22 f303 	lsr.w	r3, r2, r3
 8002b48:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b4a:	e00f      	b.n	8002b6c <HAL_RCC_GetSysClockFreq+0x94>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8002b4c:	4b5b      	ldr	r3, [pc, #364]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b54:	23f0      	movs	r3, #240	; 0xf0
 8002b56:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b5a:	fa93 f3a3 	rbit	r3, r3
 8002b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b62:	fab3 f383 	clz	r3, r3
 8002b66:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b6c:	4a54      	ldr	r2, [pc, #336]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8002b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b74:	64fb      	str	r3, [r7, #76]	; 0x4c

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8002b76:	4b51      	ldr	r3, [pc, #324]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d113      	bne.n	8002baa <HAL_RCC_GetSysClockFreq+0xd2>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b84:	647b      	str	r3, [r7, #68]	; 0x44
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8002b86:	e010      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0xd2>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b88:	4b4c      	ldr	r3, [pc, #304]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 030c 	and.w	r3, r3, #12
 8002b90:	2b04      	cmp	r3, #4
 8002b92:	d102      	bne.n	8002b9a <HAL_RCC_GetSysClockFreq+0xc2>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b94:	4b4b      	ldr	r3, [pc, #300]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>)
 8002b96:	647b      	str	r3, [r7, #68]	; 0x44
 8002b98:	e007      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0xd2>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b9a:	4b48      	ldr	r3, [pc, #288]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d101      	bne.n	8002baa <HAL_RCC_GetSysClockFreq+0xd2>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ba6:	4b48      	ldr	r3, [pc, #288]	; (8002cc8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002ba8:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002baa:	4b44      	ldr	r3, [pc, #272]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f003 030c 	and.w	r3, r3, #12
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d17b      	bne.n	8002cae <HAL_RCC_GetSysClockFreq+0x1d6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002bb6:	4b41      	ldr	r3, [pc, #260]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	643b      	str	r3, [r7, #64]	; 0x40
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8002bc0:	4b3e      	ldr	r3, [pc, #248]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002bc8:	2370      	movs	r3, #112	; 0x70
 8002bca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bce:	fa93 f3a3 	rbit	r3, r3
 8002bd2:	623b      	str	r3, [r7, #32]
  return(result);
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	fab3 f383 	clz	r3, r3
 8002bda:	fa22 f303 	lsr.w	r3, r2, r3
 8002bde:	3301      	adds	r3, #1
 8002be0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (pllsource)
 8002be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d002      	beq.n	8002bee <HAL_RCC_GetSysClockFreq+0x116>
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d018      	beq.n	8002c1e <HAL_RCC_GetSysClockFreq+0x146>
 8002bec:	e02f      	b.n	8002c4e <HAL_RCC_GetSysClockFreq+0x176>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8002bee:	4a35      	ldr	r2, [pc, #212]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>)
 8002bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf6:	4a31      	ldr	r2, [pc, #196]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002bf8:	68d2      	ldr	r2, [r2, #12]
 8002bfa:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 8002bfe:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8002c02:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c04:	69fa      	ldr	r2, [r7, #28]
 8002c06:	fa92 f2a2 	rbit	r2, r2
 8002c0a:	61ba      	str	r2, [r7, #24]
  return(result);
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	fab2 f282 	clz	r2, r2
 8002c12:	fa21 f202 	lsr.w	r2, r1, r2
 8002c16:	fb02 f303 	mul.w	r3, r2, r3
 8002c1a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c1c:	e02f      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x1a6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8002c1e:	4a2a      	ldr	r2, [pc, #168]	; (8002cc8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c26:	4a25      	ldr	r2, [pc, #148]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002c28:	68d2      	ldr	r2, [r2, #12]
 8002c2a:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 8002c2e:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8002c32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	fa92 f2a2 	rbit	r2, r2
 8002c3a:	613a      	str	r2, [r7, #16]
  return(result);
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	fab2 f282 	clz	r2, r2
 8002c42:	fa21 f202 	lsr.w	r2, r1, r2
 8002c46:	fb02 f303 	mul.w	r3, r2, r3
 8002c4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c4c:	e017      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x1a6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8002c4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	4a19      	ldr	r2, [pc, #100]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002c58:	68d2      	ldr	r2, [r2, #12]
 8002c5a:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 8002c5e:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8002c62:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	fa92 f2a2 	rbit	r2, r2
 8002c6a:	60ba      	str	r2, [r7, #8]
  return(result);
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	fab2 f282 	clz	r2, r2
 8002c72:	fa21 f202 	lsr.w	r2, r1, r2
 8002c76:	fb02 f303 	mul.w	r3, r2, r3
 8002c7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c7c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 8002c7e:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c86:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8002c8a:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	fa93 f3a3 	rbit	r3, r3
 8002c92:	603b      	str	r3, [r7, #0]
  return(result);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	fab3 f383 	clz	r3, r3
 8002c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
    sysclockfreq = pllvco/pllr;
 8002ca4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cac:	647b      	str	r3, [r7, #68]	; 0x44
  }

  return sysclockfreq;
 8002cae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3754      	adds	r7, #84	; 0x54
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	08005118 	.word	0x08005118
 8002cc4:	00f42400 	.word	0x00f42400
 8002cc8:	007a1200 	.word	0x007a1200

08002ccc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cd8:	2300      	movs	r3, #0
 8002cda:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cdc:	4b2a      	ldr	r3, [pc, #168]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ce8:	f7ff f9ae 	bl	8002048 <HAL_PWREx_GetVoltageRange>
 8002cec:	6178      	str	r0, [r7, #20]
 8002cee:	e014      	b.n	8002d1a <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cf0:	4a25      	ldr	r2, [pc, #148]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cf2:	4b25      	ldr	r3, [pc, #148]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cfa:	6593      	str	r3, [r2, #88]	; 0x58
 8002cfc:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d08:	f7ff f99e 	bl	8002048 <HAL_PWREx_GetVoltageRange>
 8002d0c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d0e:	4a1e      	ldr	r2, [pc, #120]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d10:	4b1d      	ldr	r3, [pc, #116]	; (8002d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d18:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d20:	d10b      	bne.n	8002d3a <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b80      	cmp	r3, #128	; 0x80
 8002d26:	d919      	bls.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2ba0      	cmp	r3, #160	; 0xa0
 8002d2c:	d902      	bls.n	8002d34 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d2e:	2302      	movs	r3, #2
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	e013      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d34:	2301      	movs	r3, #1
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	e010      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b80      	cmp	r3, #128	; 0x80
 8002d3e:	d902      	bls.n	8002d46 <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d40:	2303      	movs	r3, #3
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	e00a      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b80      	cmp	r3, #128	; 0x80
 8002d4a:	d102      	bne.n	8002d52 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	e004      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b70      	cmp	r3, #112	; 0x70
 8002d56:	d101      	bne.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d58:	2301      	movs	r3, #1
 8002d5a:	613b      	str	r3, [r7, #16]
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8002d5c:	490b      	ldr	r1, [pc, #44]	; (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002d5e:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 0207 	bic.w	r2, r3, #7
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0207 	and.w	r2, r3, #7
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d001      	beq.n	8002d7e <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40022000 	.word	0x40022000

08002d90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002da0:	2300      	movs	r3, #0
 8002da2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002da4:	2300      	movs	r3, #0
 8002da6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d02f      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002dbc:	d005      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8002dbe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dc2:	d015      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8002dc8:	e00f      	b.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x5a>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002dca:	4a5a      	ldr	r2, [pc, #360]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dcc:	4b59      	ldr	r3, [pc, #356]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002dd6:	e00c      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x62>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	2100      	movs	r1, #0
 8002dde:	4618      	mov	r0, r3
 8002de0:	f000 fa2c 	bl	800323c <RCCEx_PLLSAI1_Config>
 8002de4:	4603      	mov	r3, r0
 8002de6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002de8:	e003      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	74fb      	strb	r3, [r7, #19]
      break;
 8002dee:	e000      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      break;
 8002df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002df2:	7cfb      	ldrb	r3, [r7, #19]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10b      	bne.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002df8:	494e      	ldr	r1, [pc, #312]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dfa:	4b4e      	ldr	r3, [pc, #312]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e00:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e0e:	e001      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e10:	7cfb      	ldrb	r3, [r7, #19]
 8002e12:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8098 	beq.w	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	2300      	movs	r3, #0
 8002e24:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e26:	4b43      	ldr	r3, [pc, #268]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10d      	bne.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e32:	4a40      	ldr	r2, [pc, #256]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e34:	4b3f      	ldr	r3, [pc, #252]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e3c:	6593      	str	r3, [r2, #88]	; 0x58
 8002e3e:	4b3d      	ldr	r3, [pc, #244]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e4e:	4a3a      	ldr	r2, [pc, #232]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e50:	4b39      	ldr	r3, [pc, #228]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e5a:	f7fe f917 	bl	800108c <HAL_GetTick>
 8002e5e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002e60:	e009      	b.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e62:	f7fe f913 	bl	800108c <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d902      	bls.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      {
        ret = HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	74fb      	strb	r3, [r7, #19]
        break;
 8002e74:	e005      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002e76:	4b30      	ldr	r3, [pc, #192]	; (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0ef      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }

    if(ret == HAL_OK)
 8002e82:	7cfb      	ldrb	r3, [r7, #19]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d159      	bne.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e88:	4b2a      	ldr	r3, [pc, #168]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e92:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d01e      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d019      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x148>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ea4:	4b23      	ldr	r3, [pc, #140]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002eb0:	4a20      	ldr	r2, [pc, #128]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002eb2:	4b20      	ldr	r3, [pc, #128]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec0:	4a1c      	ldr	r2, [pc, #112]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ec2:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ed0:	4a18      	ldr	r2, [pc, #96]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d016      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x180>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee2:	f7fe f8d3 	bl	800108c <HAL_GetTick>
 8002ee6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002ee8:	e00b      	b.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eea:	f7fe f8cf 	bl	800108c <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d902      	bls.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x172>
          {
            ret = HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	74fb      	strb	r3, [r7, #19]
            break;
 8002f00:	e006      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x180>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002f02:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0ec      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x15a>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10b      	bne.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f16:	4907      	ldr	r1, [pc, #28]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f2c:	e008      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f2e:	7cfb      	ldrb	r3, [r7, #19]
 8002f30:	74bb      	strb	r3, [r7, #18]
 8002f32:	e005      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 8002f34:	40021000 	.word	0x40021000
 8002f38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f3c:	7cfb      	ldrb	r3, [r7, #19]
 8002f3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f40:	7c7b      	ldrb	r3, [r7, #17]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d105      	bne.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f46:	4a8d      	ldr	r2, [pc, #564]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f48:	4b8c      	ldr	r3, [pc, #560]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f50:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f5e:	4987      	ldr	r1, [pc, #540]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f60:	4b86      	ldr	r3, [pc, #536]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	f023 0203 	bic.w	r2, r3, #3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00a      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f80:	497e      	ldr	r1, [pc, #504]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f82:	4b7e      	ldr	r3, [pc, #504]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f023 020c 	bic.w	r2, r3, #12
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0304 	and.w	r3, r3, #4
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00a      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fa2:	4976      	ldr	r1, [pc, #472]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fa4:	4b75      	ldr	r3, [pc, #468]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002faa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0320 	and.w	r3, r3, #32
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fc4:	496d      	ldr	r1, [pc, #436]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fc6:	4b6d      	ldr	r3, [pc, #436]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fe6:	4965      	ldr	r1, [pc, #404]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fe8:	4b64      	ldr	r3, [pc, #400]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fee:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00a      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003008:	495c      	ldr	r1, [pc, #368]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800300a:	4b5c      	ldr	r3, [pc, #368]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	4313      	orrs	r3, r2
 800301a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800302a:	4954      	ldr	r1, [pc, #336]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800302c:	4b53      	ldr	r3, [pc, #332]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003032:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	4313      	orrs	r3, r2
 800303c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800304c:	494b      	ldr	r1, [pc, #300]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800304e:	4b4b      	ldr	r3, [pc, #300]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00a      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800306e:	4943      	ldr	r1, [pc, #268]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003070:	4b42      	ldr	r3, [pc, #264]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003076:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d028      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003090:	493a      	ldr	r1, [pc, #232]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003092:	4b3a      	ldr	r3, [pc, #232]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003098:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030ae:	d106      	bne.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x32e>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030b0:	4a32      	ldr	r2, [pc, #200]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80030b2:	4b32      	ldr	r3, [pc, #200]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030ba:	60d3      	str	r3, [r2, #12]
 80030bc:	e011      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
    }
    else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030c6:	d10c      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3304      	adds	r3, #4
 80030cc:	2101      	movs	r1, #1
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 f8b4 	bl	800323c <RCCEx_PLLSAI1_Config>
 80030d4:	4603      	mov	r3, r0
 80030d6:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 80030d8:	7cfb      	ldrb	r3, [r7, #19]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
      {
        /* set overall return value */
        status = ret;
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d028      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80030ee:	4923      	ldr	r1, [pc, #140]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80030f0:	4b22      	ldr	r3, [pc, #136]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003108:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800310c:	d106      	bne.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800310e:	4a1b      	ldr	r2, [pc, #108]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003110:	4b1a      	ldr	r3, [pc, #104]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003118:	60d3      	str	r3, [r2, #12]
 800311a:	e011      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003120:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003124:	d10c      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	3304      	adds	r3, #4
 800312a:	2101      	movs	r1, #1
 800312c:	4618      	mov	r0, r3
 800312e:	f000 f885 	bl	800323c <RCCEx_PLLSAI1_Config>
 8003132:	4603      	mov	r3, r0
 8003134:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003136:	7cfb      	ldrb	r3, [r7, #19]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      {
        /* set overall return value */
        status = ret;
 800313c:	7cfb      	ldrb	r3, [r7, #19]
 800313e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d02b      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x414>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800314c:	490b      	ldr	r1, [pc, #44]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800314e:	4b0b      	ldr	r3, [pc, #44]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003166:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800316a:	d109      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800316c:	4a03      	ldr	r2, [pc, #12]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800316e:	4b03      	ldr	r3, [pc, #12]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003176:	60d3      	str	r3, [r2, #12]
 8003178:	e014      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800317a:	bf00      	nop
 800317c:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003184:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003188:	d10c      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	3304      	adds	r3, #4
 800318e:	2101      	movs	r1, #1
 8003190:	4618      	mov	r0, r3
 8003192:	f000 f853 	bl	800323c <RCCEx_PLLSAI1_Config>
 8003196:	4603      	mov	r3, r0
 8003198:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 800319a:	7cfb      	ldrb	r3, [r7, #19]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x414>
      {
        /* set overall return value */
        status = ret;
 80031a0:	7cfb      	ldrb	r3, [r7, #19]
 80031a2:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01c      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031b0:	4919      	ldr	r1, [pc, #100]	; (8003218 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031b2:	4b19      	ldr	r3, [pc, #100]	; (8003218 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031ce:	d10c      	bne.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x45a>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3304      	adds	r3, #4
 80031d4:	2102      	movs	r1, #2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 f830 	bl	800323c <RCCEx_PLLSAI1_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031e0:	7cfb      	ldrb	r3, [r7, #19]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x45a>
      {
        /* set overall return value */
        status = ret;
 80031e6:	7cfb      	ldrb	r3, [r7, #19]
 80031e8:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80031f6:	4908      	ldr	r1, [pc, #32]	; (8003218 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f8:	4b07      	ldr	r3, [pc, #28]	; (8003218 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
  }

#endif /* DFSDM1_Filter0 */

  return status;
 800320c:	7cbb      	ldrb	r3, [r7, #18]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40021000 	.word	0x40021000

0800321c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003220:	4a05      	ldr	r2, [pc, #20]	; (8003238 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003222:	4b05      	ldr	r3, [pc, #20]	; (8003238 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f043 0304 	orr.w	r3, r3, #4
 800322a:	6013      	str	r3, [r2, #0]
}
 800322c:	bf00      	nop
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000

0800323c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800323c:	b590      	push	{r4, r7, lr}
 800323e:	b095      	sub	sp, #84	; 0x54
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	64bb      	str	r3, [r7, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003250:	4ba3      	ldr	r3, [pc, #652]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d023      	beq.n	80032a4 <RCCEx_PLLSAI1_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800325c:	4ba0      	ldr	r3, [pc, #640]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d117      	bne.n	800329c <RCCEx_PLLSAI1_Config+0x60>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
       || 
 8003270:	2b00      	cmp	r3, #0
 8003272:	d013      	beq.n	800329c <RCCEx_PLLSAI1_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 8003274:	4b9a      	ldr	r3, [pc, #616]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800327c:	2370      	movs	r3, #112	; 0x70
 800327e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003282:	fa93 f3a3 	rbit	r3, r3
 8003286:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8003288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800328a:	fab3 f383 	clz	r3, r3
 800328e:	fa22 f303 	lsr.w	r3, r2, r3
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
       || 
 8003298:	429a      	cmp	r2, r3
 800329a:	d054      	beq.n	8003346 <RCCEx_PLLSAI1_Config+0x10a>
      )
    {
      status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80032a2:	e050      	b.n	8003346 <RCCEx_PLLSAI1_Config+0x10a>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d00d      	beq.n	80032c8 <RCCEx_PLLSAI1_Config+0x8c>
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d015      	beq.n	80032dc <RCCEx_PLLSAI1_Config+0xa0>
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d123      	bne.n	80032fc <RCCEx_PLLSAI1_Config+0xc0>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032b4:	4b8a      	ldr	r3, [pc, #552]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d121      	bne.n	8003304 <RCCEx_PLLSAI1_Config+0xc8>
      {
        status = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 80032c6:	e01d      	b.n	8003304 <RCCEx_PLLSAI1_Config+0xc8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032c8:	4b85      	ldr	r3, [pc, #532]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d119      	bne.n	8003308 <RCCEx_PLLSAI1_Config+0xcc>
      {
        status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 80032da:	e015      	b.n	8003308 <RCCEx_PLLSAI1_Config+0xcc>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032dc:	4b80      	ldr	r3, [pc, #512]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d111      	bne.n	800330c <RCCEx_PLLSAI1_Config+0xd0>
 80032e8:	4b7d      	ldr	r3, [pc, #500]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10b      	bne.n	800330c <RCCEx_PLLSAI1_Config+0xd0>
      {
        status = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 80032fa:	e007      	b.n	800330c <RCCEx_PLLSAI1_Config+0xd0>
    default:
      status = HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      break;
 8003302:	e004      	b.n	800330e <RCCEx_PLLSAI1_Config+0xd2>
      break;
 8003304:	bf00      	nop
 8003306:	e002      	b.n	800330e <RCCEx_PLLSAI1_Config+0xd2>
      break;
 8003308:	bf00      	nop
 800330a:	e000      	b.n	800330e <RCCEx_PLLSAI1_Config+0xd2>
      break;
 800330c:	bf00      	nop
    }
    
    if(status == HAL_OK)
 800330e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003312:	2b00      	cmp	r3, #0
 8003314:	d117      	bne.n	8003346 <RCCEx_PLLSAI1_Config+0x10a>
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8003316:	4c72      	ldr	r4, [pc, #456]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003318:	4b71      	ldr	r3, [pc, #452]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6819      	ldr	r1, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	1e58      	subs	r0, r3, #1
 800332a:	2370      	movs	r3, #112	; 0x70
 800332c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8003336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	fa00 f303 	lsl.w	r3, r0, r3
 8003340:	430b      	orrs	r3, r1
 8003342:	4313      	orrs	r3, r2
 8003344:	60e3      	str	r3, [r4, #12]
    }
  }
  
  if(status == HAL_OK)
 8003346:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800334a:	2b00      	cmp	r3, #0
 800334c:	f040 80c1 	bne.w	80034d2 <RCCEx_PLLSAI1_Config+0x296>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003350:	4a63      	ldr	r2, [pc, #396]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003352:	4b63      	ldr	r3, [pc, #396]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800335a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335c:	f7fd fe96 	bl	800108c <HAL_GetTick>
 8003360:	64b8      	str	r0, [r7, #72]	; 0x48

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8003362:	e00a      	b.n	800337a <RCCEx_PLLSAI1_Config+0x13e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003364:	f7fd fe92 	bl	800108c <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d903      	bls.n	800337a <RCCEx_PLLSAI1_Config+0x13e>
      {
        status = HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
        break;
 8003378:	e005      	b.n	8003386 <RCCEx_PLLSAI1_Config+0x14a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800337a:	4b59      	ldr	r3, [pc, #356]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1ee      	bne.n	8003364 <RCCEx_PLLSAI1_Config+0x128>
      }
    }

    if(status == HAL_OK)    
 8003386:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 80a1 	bne.w	80034d2 <RCCEx_PLLSAI1_Config+0x296>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d125      	bne.n	80033e2 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003396:	4c52      	ldr	r4, [pc, #328]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003398:	4b51      	ldr	r3, [pc, #324]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80033a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6891      	ldr	r1, [r2, #8]
 80033a8:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 80033ac:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033b0:	fa92 f2a2 	rbit	r2, r2
 80033b4:	62ba      	str	r2, [r7, #40]	; 0x28
  return(result);
 80033b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033b8:	fab2 f282 	clz	r2, r2
 80033bc:	4091      	lsls	r1, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	68d0      	ldr	r0, [r2, #12]
 80033c2:	f04f 4278 	mov.w	r2, #4160749568	; 0xf8000000
 80033c6:	637a      	str	r2, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033ca:	fa92 f2a2 	rbit	r2, r2
 80033ce:	633a      	str	r2, [r7, #48]	; 0x30
  return(result);
 80033d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033d2:	fab2 f282 	clz	r2, r2
 80033d6:	fa00 f202 	lsl.w	r2, r0, r2
 80033da:	430a      	orrs	r2, r1
 80033dc:	4313      	orrs	r3, r2
 80033de:	6123      	str	r3, [r4, #16]
 80033e0:	e051      	b.n	8003486 <RCCEx_PLLSAI1_Config+0x24a>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d127      	bne.n	8003438 <RCCEx_PLLSAI1_Config+0x1fc>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 80033e8:	4c3d      	ldr	r4, [pc, #244]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80033ea:	4b3d      	ldr	r3, [pc, #244]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80033f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6891      	ldr	r1, [r2, #8]
 80033fa:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 80033fe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003400:	69fa      	ldr	r2, [r7, #28]
 8003402:	fa92 f2a2 	rbit	r2, r2
 8003406:	61ba      	str	r2, [r7, #24]
  return(result);
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	fab2 f282 	clz	r2, r2
 800340e:	4091      	lsls	r1, r2
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6912      	ldr	r2, [r2, #16]
 8003414:	0852      	lsrs	r2, r2, #1
 8003416:	1e50      	subs	r0, r2, #1
 8003418:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800341c:	627a      	str	r2, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003420:	fa92 f2a2 	rbit	r2, r2
 8003424:	623a      	str	r2, [r7, #32]
  return(result);
 8003426:	6a3a      	ldr	r2, [r7, #32]
 8003428:	fab2 f282 	clz	r2, r2
 800342c:	fa00 f202 	lsl.w	r2, r0, r2
 8003430:	430a      	orrs	r2, r1
 8003432:	4313      	orrs	r3, r2
 8003434:	6123      	str	r3, [r4, #16]
 8003436:	e026      	b.n	8003486 <RCCEx_PLLSAI1_Config+0x24a>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003438:	4c29      	ldr	r4, [pc, #164]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800343a:	4b29      	ldr	r3, [pc, #164]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003442:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6891      	ldr	r1, [r2, #8]
 800344a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800344e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	fa92 f2a2 	rbit	r2, r2
 8003456:	60ba      	str	r2, [r7, #8]
  return(result);
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	fab2 f282 	clz	r2, r2
 800345e:	4091      	lsls	r1, r2
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6952      	ldr	r2, [r2, #20]
 8003464:	0852      	lsrs	r2, r2, #1
 8003466:	1e50      	subs	r0, r2, #1
 8003468:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800346c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	fa92 f2a2 	rbit	r2, r2
 8003474:	613a      	str	r2, [r7, #16]
  return(result);
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	fab2 f282 	clz	r2, r2
 800347c:	fa00 f202 	lsl.w	r2, r0, r2
 8003480:	430a      	orrs	r2, r1
 8003482:	4313      	orrs	r3, r2
 8003484:	6123      	str	r3, [r4, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003486:	4a16      	ldr	r2, [pc, #88]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 8003488:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003490:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003492:	f7fd fdfb 	bl	800108c <HAL_GetTick>
 8003496:	64b8      	str	r0, [r7, #72]	; 0x48

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003498:	e00a      	b.n	80034b0 <RCCEx_PLLSAI1_Config+0x274>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800349a:	f7fd fdf7 	bl	800108c <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d903      	bls.n	80034b0 <RCCEx_PLLSAI1_Config+0x274>
        {
          status = HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 80034ae:	e005      	b.n	80034bc <RCCEx_PLLSAI1_Config+0x280>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80034b0:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ee      	beq.n	800349a <RCCEx_PLLSAI1_Config+0x25e>
        }
      }

      if(status == HAL_OK)    
 80034bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <RCCEx_PLLSAI1_Config+0x296>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034c4:	4906      	ldr	r1, [pc, #24]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <RCCEx_PLLSAI1_Config+0x2a4>)
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 80034d2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3754      	adds	r7, #84	; 0x54
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd90      	pop	{r4, r7, pc}
 80034de:	bf00      	nop
 80034e0:	40021000 	.word	0x40021000

080034e4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e07a      	b.n	80035ec <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003502:	b2db      	uxtb	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	d106      	bne.n	8003516 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f001 f9fd 	bl	8004910 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2202      	movs	r2, #2
 800351a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800352c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003536:	d902      	bls.n	800353e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
 800353c:	e002      	b.n	8003544 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800353e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003542:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800354c:	d007      	beq.n	800355e <HAL_SPI_Init+0x7a>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003556:	d002      	beq.n	800355e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10b      	bne.n	800357e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800356e:	d903      	bls.n	8003578 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2202      	movs	r2, #2
 8003574:	631a      	str	r2, [r3, #48]	; 0x30
 8003576:	e002      	b.n	800357e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6851      	ldr	r1, [r2, #4]
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6892      	ldr	r2, [r2, #8]
 800358a:	4311      	orrs	r1, r2
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6912      	ldr	r2, [r2, #16]
 8003590:	4311      	orrs	r1, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6952      	ldr	r2, [r2, #20]
 8003596:	4311      	orrs	r1, r2
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6992      	ldr	r2, [r2, #24]
 800359c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80035a0:	4311      	orrs	r1, r2
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	69d2      	ldr	r2, [r2, #28]
 80035a6:	4311      	orrs	r1, r2
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6a12      	ldr	r2, [r2, #32]
 80035ac:	4311      	orrs	r1, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80035b2:	430a      	orrs	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6992      	ldr	r2, [r2, #24]
 80035be:	0c12      	lsrs	r2, r2, #16
 80035c0:	f002 0104 	and.w	r1, r2, #4
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035c8:	4311      	orrs	r1, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035ce:	4311      	orrs	r1, r2
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	68d2      	ldr	r2, [r2, #12]
 80035d4:	4311      	orrs	r1, r2
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	430a      	orrs	r2, r1
 80035da:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b088      	sub	sp, #32
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	4613      	mov	r3, r2
 8003602:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003612:	2b01      	cmp	r3, #1
 8003614:	d101      	bne.n	800361a <HAL_SPI_Transmit+0x26>
 8003616:	2302      	movs	r3, #2
 8003618:	e13e      	b.n	8003898 <HAL_SPI_Transmit+0x2a4>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003622:	f7fd fd33 	bl	800108c <HAL_GetTick>
 8003626:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b01      	cmp	r3, #1
 8003632:	d002      	beq.n	800363a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003634:	2302      	movs	r3, #2
 8003636:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003638:	e125      	b.n	8003886 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <HAL_SPI_Transmit+0x52>
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d102      	bne.n	800364c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	77fb      	strb	r3, [r7, #31]
    goto error;
 800364a:	e11c      	b.n	8003886 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2203      	movs	r2, #3
 8003650:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	88fa      	ldrh	r2, [r7, #6]
 8003664:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	88fa      	ldrh	r2, [r7, #6]
 800366a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003696:	d107      	bne.n	80036a8 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b2:	2b40      	cmp	r3, #64	; 0x40
 80036b4:	d007      	beq.n	80036c6 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	6812      	ldr	r2, [r2, #0]
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036ce:	d947      	bls.n	8003760 <HAL_SPI_Transmit+0x16c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d004      	beq.n	80036e2 <HAL_SPI_Transmit+0xee>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d138      	bne.n	8003754 <HAL_SPI_Transmit+0x160>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	8812      	ldrh	r2, [r2, #0]
 80036ea:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	3302      	adds	r3, #2
 80036f0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003700:	e028      	b.n	8003754 <HAL_SPI_Transmit+0x160>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b02      	cmp	r3, #2
 800370e:	d10f      	bne.n	8003730 <HAL_SPI_Transmit+0x13c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	8812      	ldrh	r2, [r2, #0]
 8003718:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	3302      	adds	r3, #2
 800371e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800372e:	e011      	b.n	8003754 <HAL_SPI_Transmit+0x160>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00b      	beq.n	800374e <HAL_SPI_Transmit+0x15a>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373c:	d00a      	beq.n	8003754 <HAL_SPI_Transmit+0x160>
 800373e:	f7fd fca5 	bl	800108c <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	1ad2      	subs	r2, r2, r3
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d302      	bcc.n	8003754 <HAL_SPI_Transmit+0x160>
        {
          errorcode = HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003752:	e098      	b.n	8003886 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1d1      	bne.n	8003702 <HAL_SPI_Transmit+0x10e>
 800375e:	e072      	b.n	8003846 <HAL_SPI_Transmit+0x252>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <HAL_SPI_Transmit+0x17e>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b01      	cmp	r3, #1
 8003770:	d164      	bne.n	800383c <HAL_SPI_Transmit+0x248>
    {
      if (hspi->TxXferCount > 1U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b01      	cmp	r3, #1
 800377a:	d90f      	bls.n	800379c <HAL_SPI_Transmit+0x1a8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	8812      	ldrh	r2, [r2, #0]
 8003784:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	3302      	adds	r3, #2
 800378a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b02      	subs	r3, #2
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	87da      	strh	r2, [r3, #62]	; 0x3e
 800379a:	e04f      	b.n	800383c <HAL_SPI_Transmit+0x248>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f103 020c 	add.w	r2, r3, #12
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	1c59      	adds	r1, r3, #1
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80037bc:	e03e      	b.n	800383c <HAL_SPI_Transmit+0x248>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d125      	bne.n	8003818 <HAL_SPI_Transmit+0x224>
      {
        if (hspi->TxXferCount > 1U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d90f      	bls.n	80037f6 <HAL_SPI_Transmit+0x202>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	8812      	ldrh	r2, [r2, #0]
 80037de:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	3302      	adds	r3, #2
 80037e4:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b02      	subs	r3, #2
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037f4:	e022      	b.n	800383c <HAL_SPI_Transmit+0x248>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f103 020c 	add.w	r2, r3, #12
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	1c59      	adds	r1, r3, #1
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003816:	e011      	b.n	800383c <HAL_SPI_Transmit+0x248>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00b      	beq.n	8003836 <HAL_SPI_Transmit+0x242>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003824:	d00a      	beq.n	800383c <HAL_SPI_Transmit+0x248>
 8003826:	f7fd fc31 	bl	800108c <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	1ad2      	subs	r2, r2, r3
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	429a      	cmp	r2, r3
 8003834:	d302      	bcc.n	800383c <HAL_SPI_Transmit+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	77fb      	strb	r3, [r7, #31]
          goto error;
 800383a:	e024      	b.n	8003886 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1bb      	bne.n	80037be <HAL_SPI_Transmit+0x1ca>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	6839      	ldr	r1, [r7, #0]
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f902 	bl	8003a54 <SPI_EndRxTxTransaction>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_SPI_Transmit+0x268>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10a      	bne.n	800387a <HAL_SPI_Transmit+0x286>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003864:	2300      	movs	r3, #0
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	617b      	str	r3, [r7, #20]
 8003878:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <HAL_SPI_Transmit+0x292>
  {
    errorcode = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003896:	7ffb      	ldrb	r3, [r7, #31]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3720      	adds	r7, #32
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ae:	e04d      	b.n	800394c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b6:	d049      	beq.n	800394c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d007      	beq.n	80038ce <SPI_WaitFlagStateUntilTimeout+0x2e>
 80038be:	f7fd fbe5 	bl	800108c <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	1ad2      	subs	r2, r2, r3
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d33e      	bcc.n	800394c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	6852      	ldr	r2, [r2, #4]
 80038d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038e6:	d111      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0x6c>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f0:	d004      	beq.n	80038fc <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038fa:	d107      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	6812      	ldr	r2, [r2, #0]
 8003906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800390a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003914:	d110      	bne.n	8003938 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6819      	ldr	r1, [r3, #0]
 8003920:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003924:	400b      	ands	r3, r1
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	6812      	ldr	r2, [r2, #0]
 8003932:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003936:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e00e      	b.n	800396a <SPI_WaitFlagStateUntilTimeout+0xca>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689a      	ldr	r2, [r3, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	401a      	ands	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	429a      	cmp	r2, r3
 800395a:	d101      	bne.n	8003960 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800395c:	2201      	movs	r2, #1
 800395e:	e000      	b.n	8003962 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8003960:	2200      	movs	r2, #0
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	429a      	cmp	r2, r3
 8003966:	d1a3      	bne.n	80038b0 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b086      	sub	sp, #24
 8003976:	af00      	add	r7, sp, #0
 8003978:	60f8      	str	r0, [r7, #12]
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	607a      	str	r2, [r7, #4]
 800397e:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8003980:	e05b      	b.n	8003a3a <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003988:	d109      	bne.n	800399e <SPI_WaitFifoStateUntilTimeout+0x2c>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d106      	bne.n	800399e <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	330c      	adds	r3, #12
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800399c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a4:	d049      	beq.n	8003a3a <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d007      	beq.n	80039bc <SPI_WaitFifoStateUntilTimeout+0x4a>
 80039ac:	f7fd fb6e 	bl	800108c <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	1ad2      	subs	r2, r2, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d33e      	bcc.n	8003a3a <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	6852      	ldr	r2, [r2, #4]
 80039c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039d4:	d111      	bne.n	80039fa <SPI_WaitFifoStateUntilTimeout+0x88>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039de:	d004      	beq.n	80039ea <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e8:	d107      	bne.n	80039fa <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	6812      	ldr	r2, [r2, #0]
 80039f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a02:	d110      	bne.n	8003a26 <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6819      	ldr	r1, [r3, #0]
 8003a0e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003a12:	400b      	ands	r3, r1
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e008      	b.n	8003a4c <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	401a      	ands	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d19b      	bne.n	8003982 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <SPI_EndRxTxTransaction>:
  * @param hspi: SPI handle
  * @param Timeout: Timeout duration
  * @param  Tickstart: tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af02      	add	r7, sp, #8
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f7ff ff80 	bl	8003972 <SPI_WaitFifoStateUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a7c:	f043 0220 	orr.w	r2, r3, #32
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e013      	b.n	8003ab0 <SPI_EndRxTxTransaction+0x5c>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff ff04 	bl	80038a0 <SPI_WaitFlagStateUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e000      	b.n	8003ab0 <SPI_EndRxTxTransaction+0x5c>
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003abc:	f000 fbb4 	bl	8004228 <xTaskGetSchedulerState>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d001      	beq.n	8003aca <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8003ac6:	f000 f923 	bl	8003d10 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003aca:	bf00      	nop
 8003acc:	bd80      	pop	{r7, pc}

08003ace <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b085      	sub	sp, #20
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
 8003ad6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	601a      	str	r2, [r3, #0]
}
 8003b0a:	bf00      	nop
 8003b0c:	3714      	adds	r7, #20
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b16:	b480      	push	{r7}
 8003b18:	b085      	sub	sp, #20
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d103      	bne.n	8003b36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	e00c      	b.n	8003b50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3308      	adds	r3, #8
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	e002      	b.n	8003b44 <vListInsert+0x2e>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d9f6      	bls.n	8003b3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	601a      	str	r2, [r3, #0]
}
 8003b7c:	bf00      	nop
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6892      	ldr	r2, [r2, #8]
 8003b9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6852      	ldr	r2, [r2, #4]
 8003ba8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d103      	bne.n	8003bbc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	1e5a      	subs	r2, r3, #1
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003bdc:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <pxCurrentTCBConst2>)
 8003bde:	6819      	ldr	r1, [r3, #0]
 8003be0:	6808      	ldr	r0, [r1, #0]
 8003be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003be6:	f380 8809 	msr	PSP, r0
 8003bea:	f3bf 8f6f 	isb	sy
 8003bee:	f04f 0000 	mov.w	r0, #0
 8003bf2:	f380 8811 	msr	BASEPRI, r0
 8003bf6:	4770      	bx	lr

08003bf8 <pxCurrentTCBConst2>:
 8003bf8:	20000024 	.word	0x20000024
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop

08003c00 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003c18:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <vPortEnterCritical+0x54>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	4a0d      	ldr	r2, [pc, #52]	; (8003c54 <vPortEnterCritical+0x54>)
 8003c20:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <vPortEnterCritical+0x54>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d10e      	bne.n	8003c48 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <vPortEnterCritical+0x58>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d009      	beq.n	8003c48 <vPortEnterCritical+0x48>
 8003c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	603b      	str	r3, [r7, #0]
 8003c46:	e7fe      	b.n	8003c46 <vPortEnterCritical+0x46>
	}
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	20000000 	.word	0x20000000
 8003c58:	e000ed04 	.word	0xe000ed04

08003c5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003c62:	4b11      	ldr	r3, [pc, #68]	; (8003ca8 <vPortExitCritical+0x4c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <vPortExitCritical+0x22>
 8003c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6e:	f383 8811 	msr	BASEPRI, r3
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	607b      	str	r3, [r7, #4]
 8003c7c:	e7fe      	b.n	8003c7c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <vPortExitCritical+0x4c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	4a08      	ldr	r2, [pc, #32]	; (8003ca8 <vPortExitCritical+0x4c>)
 8003c86:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c88:	4b07      	ldr	r3, [pc, #28]	; (8003ca8 <vPortExitCritical+0x4c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d104      	bne.n	8003c9a <vPortExitCritical+0x3e>
 8003c90:	2300      	movs	r3, #0
 8003c92:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20000000 	.word	0x20000000

08003cac <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003cac:	f3ef 8009 	mrs	r0, PSP
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	4b14      	ldr	r3, [pc, #80]	; (8003d08 <pxCurrentTCBConst>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	f01e 0f10 	tst.w	lr, #16
 8003cbc:	bf08      	it	eq
 8003cbe:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003cc2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc6:	6010      	str	r0, [r2, #0]
 8003cc8:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8003ccc:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003cd0:	f380 8811 	msr	BASEPRI, r0
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	f3bf 8f6f 	isb	sy
 8003cdc:	f000 f9ee 	bl	80040bc <vTaskSwitchContext>
 8003ce0:	f04f 0000 	mov.w	r0, #0
 8003ce4:	f380 8811 	msr	BASEPRI, r0
 8003ce8:	bc08      	pop	{r3}
 8003cea:	6819      	ldr	r1, [r3, #0]
 8003cec:	6808      	ldr	r0, [r1, #0]
 8003cee:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf2:	f01e 0f10 	tst.w	lr, #16
 8003cf6:	bf08      	it	eq
 8003cf8:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003cfc:	f380 8809 	msr	PSP, r0
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop

08003d08 <pxCurrentTCBConst>:
 8003d08:	20000024 	.word	0x20000024
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003d0c:	bf00      	nop
 8003d0e:	bf00      	nop

08003d10 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
	__asm volatile
 8003d16:	f3ef 8211 	mrs	r2, BASEPRI
 8003d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1e:	f383 8811 	msr	BASEPRI, r3
 8003d22:	f3bf 8f6f 	isb	sy
 8003d26:	f3bf 8f4f 	dsb	sy
 8003d2a:	60fa      	str	r2, [r7, #12]
 8003d2c:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003d2e:	f000 f907 	bl	8003f40 <xTaskIncrementTick>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d38:	4b06      	ldr	r3, [pc, #24]	; (8003d54 <xPortSysTickHandler+0x44>)
 8003d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	2300      	movs	r3, #0
 8003d42:	607b      	str	r3, [r7, #4]
	__asm volatile
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	e000ed04 	.word	0xe000ed04

08003d58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d02f      	beq.n	8003dca <vTaskDelay+0x72>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d6a:	4b1f      	ldr	r3, [pc, #124]	; (8003de8 <vTaskDelay+0x90>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d009      	beq.n	8003d86 <vTaskDelay+0x2e>
	__asm volatile
 8003d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d76:	f383 8811 	msr	BASEPRI, r3
 8003d7a:	f3bf 8f6f 	isb	sy
 8003d7e:	f3bf 8f4f 	dsb	sy
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	e7fe      	b.n	8003d84 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003d86:	f000 f839 	bl	8003dfc <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8003d8a:	4b18      	ldr	r3, [pc, #96]	; (8003dec <vTaskDelay+0x94>)
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4413      	add	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003d94:	4b16      	ldr	r3, [pc, #88]	; (8003df0 <vTaskDelay+0x98>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3304      	adds	r3, #4
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff fef4 	bl	8003b88 <uxListRemove>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10b      	bne.n	8003dbe <vTaskDelay+0x66>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003da6:	4b12      	ldr	r3, [pc, #72]	; (8003df0 <vTaskDelay+0x98>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	2201      	movs	r2, #1
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	43da      	mvns	r2, r3
 8003db4:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <vTaskDelay+0x9c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4013      	ands	r3, r2
 8003dba:	4a0e      	ldr	r2, [pc, #56]	; (8003df4 <vTaskDelay+0x9c>)
 8003dbc:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003dbe:	6938      	ldr	r0, [r7, #16]
 8003dc0:	f000 f9d6 	bl	8004170 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003dc4:	f000 f828 	bl	8003e18 <xTaskResumeAll>
 8003dc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d107      	bne.n	8003de0 <vTaskDelay+0x88>
		{
			portYIELD_WITHIN_API();
 8003dd0:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <vTaskDelay+0xa0>)
 8003dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003de0:	bf00      	nop
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	200000f0 	.word	0x200000f0
 8003dec:	200000d4 	.word	0x200000d4
 8003df0:	20000024 	.word	0x20000024
 8003df4:	200000d8 	.word	0x200000d8
 8003df8:	e000ed04 	.word	0xe000ed04

08003dfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003e00:	4b04      	ldr	r3, [pc, #16]	; (8003e14 <vTaskSuspendAll+0x18>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3301      	adds	r3, #1
 8003e06:	4a03      	ldr	r2, [pc, #12]	; (8003e14 <vTaskSuspendAll+0x18>)
 8003e08:	6013      	str	r3, [r2, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	200000f0 	.word	0x200000f0

08003e18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003e22:	4b3e      	ldr	r3, [pc, #248]	; (8003f1c <xTaskResumeAll+0x104>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d109      	bne.n	8003e3e <xTaskResumeAll+0x26>
 8003e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	607b      	str	r3, [r7, #4]
 8003e3c:	e7fe      	b.n	8003e3c <xTaskResumeAll+0x24>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003e3e:	f7ff fedf 	bl	8003c00 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003e42:	4b36      	ldr	r3, [pc, #216]	; (8003f1c <xTaskResumeAll+0x104>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	4a34      	ldr	r2, [pc, #208]	; (8003f1c <xTaskResumeAll+0x104>)
 8003e4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e4c:	4b33      	ldr	r3, [pc, #204]	; (8003f1c <xTaskResumeAll+0x104>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d15b      	bne.n	8003f0c <xTaskResumeAll+0xf4>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e54:	4b32      	ldr	r3, [pc, #200]	; (8003f20 <xTaskResumeAll+0x108>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d057      	beq.n	8003f0c <xTaskResumeAll+0xf4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e5c:	e02e      	b.n	8003ebc <xTaskResumeAll+0xa4>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003e5e:	4b31      	ldr	r3, [pc, #196]	; (8003f24 <xTaskResumeAll+0x10c>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	60bb      	str	r3, [r7, #8]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	3318      	adds	r3, #24
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7ff fe8c 	bl	8003b88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff fe87 	bl	8003b88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7e:	2201      	movs	r2, #1
 8003e80:	409a      	lsls	r2, r3
 8003e82:	4b29      	ldr	r3, [pc, #164]	; (8003f28 <xTaskResumeAll+0x110>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	4a27      	ldr	r2, [pc, #156]	; (8003f28 <xTaskResumeAll+0x110>)
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	4a24      	ldr	r2, [pc, #144]	; (8003f2c <xTaskResumeAll+0x114>)
 8003e9a:	441a      	add	r2, r3
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	f7ff fe13 	bl	8003ace <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eac:	4b20      	ldr	r3, [pc, #128]	; (8003f30 <xTaskResumeAll+0x118>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d302      	bcc.n	8003ebc <xTaskResumeAll+0xa4>
					{
						xYieldPending = pdTRUE;
 8003eb6:	4b1f      	ldr	r3, [pc, #124]	; (8003f34 <xTaskResumeAll+0x11c>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ebc:	4b19      	ldr	r3, [pc, #100]	; (8003f24 <xTaskResumeAll+0x10c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1cc      	bne.n	8003e5e <xTaskResumeAll+0x46>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8003ec4:	4b1c      	ldr	r3, [pc, #112]	; (8003f38 <xTaskResumeAll+0x120>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d011      	beq.n	8003ef0 <xTaskResumeAll+0xd8>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8003ecc:	e00c      	b.n	8003ee8 <xTaskResumeAll+0xd0>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8003ece:	f000 f837 	bl	8003f40 <xTaskIncrementTick>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <xTaskResumeAll+0xc6>
						{
							xYieldPending = pdTRUE;
 8003ed8:	4b16      	ldr	r3, [pc, #88]	; (8003f34 <xTaskResumeAll+0x11c>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8003ede:	4b16      	ldr	r3, [pc, #88]	; (8003f38 <xTaskResumeAll+0x120>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	4a14      	ldr	r2, [pc, #80]	; (8003f38 <xTaskResumeAll+0x120>)
 8003ee6:	6013      	str	r3, [r2, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8003ee8:	4b13      	ldr	r3, [pc, #76]	; (8003f38 <xTaskResumeAll+0x120>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ee      	bne.n	8003ece <xTaskResumeAll+0xb6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8003ef0:	4b10      	ldr	r3, [pc, #64]	; (8003f34 <xTaskResumeAll+0x11c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d109      	bne.n	8003f0c <xTaskResumeAll+0xf4>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	60fb      	str	r3, [r7, #12]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003efc:	4b0f      	ldr	r3, [pc, #60]	; (8003f3c <xTaskResumeAll+0x124>)
 8003efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	f3bf 8f4f 	dsb	sy
 8003f08:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f0c:	f7ff fea6 	bl	8003c5c <vPortExitCritical>

	return xAlreadyYielded;
 8003f10:	68fb      	ldr	r3, [r7, #12]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	200000f0 	.word	0x200000f0
 8003f20:	200000d0 	.word	0x200000d0
 8003f24:	200000bc 	.word	0x200000bc
 8003f28:	200000d8 	.word	0x200000d8
 8003f2c:	20000028 	.word	0x20000028
 8003f30:	20000024 	.word	0x20000024
 8003f34:	200000e4 	.word	0x200000e4
 8003f38:	200000e0 	.word	0x200000e0
 8003f3c:	e000ed04 	.word	0xe000ed04

08003f40 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f4a:	4b51      	ldr	r3, [pc, #324]	; (8004090 <xTaskIncrementTick+0x150>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f040 808d 	bne.w	800406e <xTaskIncrementTick+0x12e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8003f54:	4b4f      	ldr	r3, [pc, #316]	; (8004094 <xTaskIncrementTick+0x154>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	3301      	adds	r3, #1
 8003f5a:	4a4e      	ldr	r2, [pc, #312]	; (8004094 <xTaskIncrementTick+0x154>)
 8003f5c:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003f5e:	4b4d      	ldr	r3, [pc, #308]	; (8004094 <xTaskIncrementTick+0x154>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d11f      	bne.n	8003faa <xTaskIncrementTick+0x6a>
			{
				taskSWITCH_DELAYED_LISTS();
 8003f6a:	4b4b      	ldr	r3, [pc, #300]	; (8004098 <xTaskIncrementTick+0x158>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d009      	beq.n	8003f88 <xTaskIncrementTick+0x48>
 8003f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	603b      	str	r3, [r7, #0]
 8003f86:	e7fe      	b.n	8003f86 <xTaskIncrementTick+0x46>
 8003f88:	4b43      	ldr	r3, [pc, #268]	; (8004098 <xTaskIncrementTick+0x158>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	4b43      	ldr	r3, [pc, #268]	; (800409c <xTaskIncrementTick+0x15c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a41      	ldr	r2, [pc, #260]	; (8004098 <xTaskIncrementTick+0x158>)
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	4a41      	ldr	r2, [pc, #260]	; (800409c <xTaskIncrementTick+0x15c>)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6013      	str	r3, [r2, #0]
 8003f9c:	4b40      	ldr	r3, [pc, #256]	; (80040a0 <xTaskIncrementTick+0x160>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	4a3f      	ldr	r2, [pc, #252]	; (80040a0 <xTaskIncrementTick+0x160>)
 8003fa4:	6013      	str	r3, [r2, #0]
 8003fa6:	f000 f919 	bl	80041dc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8003faa:	4b3e      	ldr	r3, [pc, #248]	; (80040a4 <xTaskIncrementTick+0x164>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d34d      	bcc.n	8004050 <xTaskIncrementTick+0x110>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fb4:	4b38      	ldr	r3, [pc, #224]	; (8004098 <xTaskIncrementTick+0x158>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <xTaskIncrementTick+0x82>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <xTaskIncrementTick+0x84>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d004      	beq.n	8003fd2 <xTaskIncrementTick+0x92>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8003fc8:	4b36      	ldr	r3, [pc, #216]	; (80040a4 <xTaskIncrementTick+0x164>)
 8003fca:	f04f 32ff 	mov.w	r2, #4294967295
 8003fce:	601a      	str	r2, [r3, #0]
						break;
 8003fd0:	e03e      	b.n	8004050 <xTaskIncrementTick+0x110>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003fd2:	4b31      	ldr	r3, [pc, #196]	; (8004098 <xTaskIncrementTick+0x158>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d203      	bcs.n	8003ff2 <xTaskIncrementTick+0xb2>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8003fea:	4a2e      	ldr	r2, [pc, #184]	; (80040a4 <xTaskIncrementTick+0x164>)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6013      	str	r3, [r2, #0]
							break;
 8003ff0:	e02e      	b.n	8004050 <xTaskIncrementTick+0x110>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff fdc6 	bl	8003b88 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d004      	beq.n	800400e <xTaskIncrementTick+0xce>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	3318      	adds	r3, #24
 8004008:	4618      	mov	r0, r3
 800400a:	f7ff fdbd 	bl	8003b88 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004012:	2201      	movs	r2, #1
 8004014:	409a      	lsls	r2, r3
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <xTaskIncrementTick+0x168>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4313      	orrs	r3, r2
 800401c:	4a22      	ldr	r2, [pc, #136]	; (80040a8 <xTaskIncrementTick+0x168>)
 800401e:	6013      	str	r3, [r2, #0]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4a1f      	ldr	r2, [pc, #124]	; (80040ac <xTaskIncrementTick+0x16c>)
 800402e:	441a      	add	r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	3304      	adds	r3, #4
 8004034:	4619      	mov	r1, r3
 8004036:	4610      	mov	r0, r2
 8004038:	f7ff fd49 	bl	8003ace <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004040:	4b1b      	ldr	r3, [pc, #108]	; (80040b0 <xTaskIncrementTick+0x170>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004046:	429a      	cmp	r2, r3
 8004048:	d3b4      	bcc.n	8003fb4 <xTaskIncrementTick+0x74>
							{
								xSwitchRequired = pdTRUE;
 800404a:	2301      	movs	r3, #1
 800404c:	617b      	str	r3, [r7, #20]
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800404e:	e7b1      	b.n	8003fb4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004050:	4b17      	ldr	r3, [pc, #92]	; (80040b0 <xTaskIncrementTick+0x170>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004056:	4915      	ldr	r1, [pc, #84]	; (80040ac <xTaskIncrementTick+0x16c>)
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d907      	bls.n	8004078 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004068:	2301      	movs	r3, #1
 800406a:	617b      	str	r3, [r7, #20]
 800406c:	e004      	b.n	8004078 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800406e:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <xTaskIncrementTick+0x174>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3301      	adds	r3, #1
 8004074:	4a0f      	ldr	r2, [pc, #60]	; (80040b4 <xTaskIncrementTick+0x174>)
 8004076:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004078:	4b0f      	ldr	r3, [pc, #60]	; (80040b8 <xTaskIncrementTick+0x178>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004080:	2301      	movs	r3, #1
 8004082:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004084:	697b      	ldr	r3, [r7, #20]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3718      	adds	r7, #24
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	200000f0 	.word	0x200000f0
 8004094:	200000d4 	.word	0x200000d4
 8004098:	200000b4 	.word	0x200000b4
 800409c:	200000b8 	.word	0x200000b8
 80040a0:	200000e8 	.word	0x200000e8
 80040a4:	200000ec 	.word	0x200000ec
 80040a8:	200000d8 	.word	0x200000d8
 80040ac:	20000028 	.word	0x20000028
 80040b0:	20000024 	.word	0x20000024
 80040b4:	200000e0 	.word	0x200000e0
 80040b8:	200000e4 	.word	0x200000e4

080040bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040c2:	4b26      	ldr	r3, [pc, #152]	; (800415c <vTaskSwitchContext+0xa0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040ca:	4b25      	ldr	r3, [pc, #148]	; (8004160 <vTaskSwitchContext+0xa4>)
 80040cc:	2201      	movs	r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80040d0:	e03e      	b.n	8004150 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80040d2:	4b23      	ldr	r3, [pc, #140]	; (8004160 <vTaskSwitchContext+0xa4>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80040d8:	4b22      	ldr	r3, [pc, #136]	; (8004164 <vTaskSwitchContext+0xa8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	fab3 f383 	clz	r3, r3
 80040e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80040e6:	7afb      	ldrb	r3, [r7, #11]
 80040e8:	f1c3 031f 	rsb	r3, r3, #31
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	491e      	ldr	r1, [pc, #120]	; (8004168 <vTaskSwitchContext+0xac>)
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <vTaskSwitchContext+0x5a>
	__asm volatile
 8004102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004106:	f383 8811 	msr	BASEPRI, r3
 800410a:	f3bf 8f6f 	isb	sy
 800410e:	f3bf 8f4f 	dsb	sy
 8004112:	607b      	str	r3, [r7, #4]
 8004114:	e7fe      	b.n	8004114 <vTaskSwitchContext+0x58>
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4613      	mov	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4a11      	ldr	r2, [pc, #68]	; (8004168 <vTaskSwitchContext+0xac>)
 8004122:	4413      	add	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	605a      	str	r2, [r3, #4]
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	3308      	adds	r3, #8
 8004138:	429a      	cmp	r2, r3
 800413a:	d104      	bne.n	8004146 <vTaskSwitchContext+0x8a>
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	605a      	str	r2, [r3, #4]
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4a07      	ldr	r2, [pc, #28]	; (800416c <vTaskSwitchContext+0xb0>)
 800414e:	6013      	str	r3, [r2, #0]
}
 8004150:	bf00      	nop
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	200000f0 	.word	0x200000f0
 8004160:	200000e4 	.word	0x200000e4
 8004164:	200000d8 	.word	0x200000d8
 8004168:	20000028 	.word	0x20000028
 800416c:	20000024 	.word	0x20000024

08004170 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8004178:	4b13      	ldr	r3, [pc, #76]	; (80041c8 <prvAddCurrentTaskToDelayedList+0x58>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8004180:	4b12      	ldr	r3, [pc, #72]	; (80041cc <prvAddCurrentTaskToDelayedList+0x5c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	429a      	cmp	r2, r3
 8004188:	d209      	bcs.n	800419e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800418a:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <prvAddCurrentTaskToDelayedList+0x60>)
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4b0e      	ldr	r3, [pc, #56]	; (80041c8 <prvAddCurrentTaskToDelayedList+0x58>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	3304      	adds	r3, #4
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f7ff fcbd 	bl	8003b16 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800419c:	e010      	b.n	80041c0 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800419e:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <prvAddCurrentTaskToDelayedList+0x64>)
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <prvAddCurrentTaskToDelayedList+0x58>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3304      	adds	r3, #4
 80041a8:	4619      	mov	r1, r3
 80041aa:	4610      	mov	r0, r2
 80041ac:	f7ff fcb3 	bl	8003b16 <vListInsert>
		if( xTimeToWake < xNextTaskUnblockTime )
 80041b0:	4b09      	ldr	r3, [pc, #36]	; (80041d8 <prvAddCurrentTaskToDelayedList+0x68>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d202      	bcs.n	80041c0 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
 80041ba:	4a07      	ldr	r2, [pc, #28]	; (80041d8 <prvAddCurrentTaskToDelayedList+0x68>)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6013      	str	r3, [r2, #0]
}
 80041c0:	bf00      	nop
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20000024 	.word	0x20000024
 80041cc:	200000d4 	.word	0x200000d4
 80041d0:	200000b8 	.word	0x200000b8
 80041d4:	200000b4 	.word	0x200000b4
 80041d8:	200000ec 	.word	0x200000ec

080041dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041e2:	4b0f      	ldr	r3, [pc, #60]	; (8004220 <prvResetNextTaskUnblockTime+0x44>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <prvResetNextTaskUnblockTime+0x14>
 80041ec:	2301      	movs	r3, #1
 80041ee:	e000      	b.n	80041f2 <prvResetNextTaskUnblockTime+0x16>
 80041f0:	2300      	movs	r3, #0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d004      	beq.n	8004200 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041f6:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <prvResetNextTaskUnblockTime+0x48>)
 80041f8:	f04f 32ff 	mov.w	r2, #4294967295
 80041fc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
 80041fe:	e008      	b.n	8004212 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004200:	4b07      	ldr	r3, [pc, #28]	; (8004220 <prvResetNextTaskUnblockTime+0x44>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	4a05      	ldr	r2, [pc, #20]	; (8004224 <prvResetNextTaskUnblockTime+0x48>)
 8004210:	6013      	str	r3, [r2, #0]
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	200000b4 	.word	0x200000b4
 8004224:	200000ec 	.word	0x200000ec

08004228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800422e:	4b0b      	ldr	r3, [pc, #44]	; (800425c <xTaskGetSchedulerState+0x34>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d102      	bne.n	800423c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004236:	2301      	movs	r3, #1
 8004238:	607b      	str	r3, [r7, #4]
 800423a:	e008      	b.n	800424e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <xTaskGetSchedulerState+0x38>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d102      	bne.n	800424a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004244:	2302      	movs	r3, #2
 8004246:	607b      	str	r3, [r7, #4]
 8004248:	e001      	b.n	800424e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800424a:	2300      	movs	r3, #0
 800424c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800424e:	687b      	ldr	r3, [r7, #4]
	}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	200000dc 	.word	0x200000dc
 8004260:	200000f0 	.word	0x200000f0

08004264 <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */


	hi2c1.Instance = I2C1;
 8004268:	4b15      	ldr	r3, [pc, #84]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 800426a:	4a16      	ldr	r2, [pc, #88]	; (80042c4 <MX_I2C1_SMBUS_Init+0x60>)
 800426c:	601a      	str	r2, [r3, #0]
	hi2c1.Mode = HAL_I2C_MODE_MASTER;
 800426e:	4b14      	ldr	r3, [pc, #80]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 8004270:	2210      	movs	r2, #16
 8004272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	hi2c1.Init.Timing = 0xA0120227;
 8004276:	4b12      	ldr	r3, [pc, #72]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 8004278:	4a13      	ldr	r2, [pc, #76]	; (80042c8 <MX_I2C1_SMBUS_Init+0x64>)
 800427a:	605a      	str	r2, [r3, #4]

	//hi2c1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
	hi2c1.Init.OwnAddress1 = 0;
 800427c:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 800427e:	2200      	movs	r2, #0
 8004280:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8004282:	4b0f      	ldr	r3, [pc, #60]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 8004284:	2201      	movs	r2, #1
 8004286:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8004288:	4b0d      	ldr	r3, [pc, #52]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 800428a:	2200      	movs	r2, #0
 800428c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800428e:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 8004290:	2200      	movs	r2, #0
 8004292:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8004294:	4b0a      	ldr	r3, [pc, #40]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 8004296:	2200      	movs	r2, #0
 8004298:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 800429a:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 800429c:	2200      	movs	r2, #0
 800429e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 80042a0:	4b07      	ldr	r3, [pc, #28]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	621a      	str	r2, [r3, #32]
	//hi2c1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
	//hi2c1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
	//hi2c1.Init.SMBusTimeout = 0x0000836E;
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042a6:	4806      	ldr	r0, [pc, #24]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 80042a8:	f7fd f98c 	bl	80015c4 <HAL_I2C_Init>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <MX_I2C1_SMBUS_Init+0x52>
	{
	Error_Handler();
 80042b2:	f000 fa8f 	bl	80047d4 <Error_Handler>
	}

	HAL_I2C_MspInit(&hi2c1);
 80042b6:	4802      	ldr	r0, [pc, #8]	; (80042c0 <MX_I2C1_SMBUS_Init+0x5c>)
 80042b8:	f000 fae6 	bl	8004888 <HAL_I2C_MspInit>

  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80042bc:	bf00      	nop
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	2000015c 	.word	0x2000015c
 80042c4:	40005400 	.word	0x40005400
 80042c8:	a0120227 	.word	0xa0120227

080042cc <initLEDs>:
    return 0;
}



void initLEDs(){
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d2:	1d3b      	adds	r3, r7, #4
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	605a      	str	r2, [r3, #4]
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	60da      	str	r2, [r3, #12]
 80042de:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 ;
 80042e0:	23f0      	movs	r3, #240	; 0xf0
 80042e2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042e4:	2301      	movs	r3, #1
 80042e6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e8:	2300      	movs	r3, #0
 80042ea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042f0:	1d3b      	adds	r3, r7, #4
 80042f2:	4619      	mov	r1, r3
 80042f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042f8:	f7fc ffce 	bl	8001298 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80042fc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004300:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004302:	2301      	movs	r3, #1
 8004304:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800430e:	1d3b      	adds	r3, r7, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4803      	ldr	r0, [pc, #12]	; (8004320 <initLEDs+0x54>)
 8004314:	f7fc ffc0 	bl	8001298 <HAL_GPIO_Init>

}
 8004318:	bf00      	nop
 800431a:	3718      	adds	r7, #24
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	48000400 	.word	0x48000400

08004324 <initButtons>:


void initButtons(){
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432a:	1d3b      	adds	r3, r7, #4
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	605a      	str	r2, [r3, #4]
 8004332:	609a      	str	r2, [r3, #8]
 8004334:	60da      	str	r2, [r3, #12]
 8004336:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_2 | GPIO_PIN_1 | GPIO_PIN_0 ;
 8004338:	230f      	movs	r3, #15
 800433a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800433c:	2300      	movs	r3, #0
 800433e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004340:	2300      	movs	r3, #0
 8004342:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004344:	2300      	movs	r3, #0
 8004346:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004348:	1d3b      	adds	r3, r7, #4
 800434a:	4619      	mov	r1, r3
 800434c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004350:	f7fc ffa2 	bl	8001298 <HAL_GPIO_Init>


}
 8004354:	bf00      	nop
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <Si7006_port_init>:





Si7006_error_t Si7006_port_init(void){
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
	graphic_lcd_write(3, 0, "FUCK OFF CUNT");
 8004360:	4a03      	ldr	r2, [pc, #12]	; (8004370 <Si7006_port_init+0x14>)
 8004362:	2100      	movs	r1, #0
 8004364:	2003      	movs	r0, #3
 8004366:	f7fc fc97 	bl	8000c98 <graphic_lcd_write>
}
 800436a:	bf00      	nop
 800436c:	4618      	mov	r0, r3
 800436e:	bd80      	pop	{r7, pc}
 8004370:	08004ecc 	.word	0x08004ecc

08004374 <Si7006_port_i2c_init>:
Si7006_error_t Si7006_port_i2c_init(void){
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0

}
 8004378:	bf00      	nop
 800437a:	4618      	mov	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <Si7006_port_i2c_transmit>:
Si7006_error_t Si7006_port_i2c_transmit(uint8_t *data, unsigned int size){
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af02      	add	r7, sp, #8
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1,(0x40<<1) ,data,size, 1000);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	b29a      	uxth	r2, r3
 8004392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	4613      	mov	r3, r2
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	2180      	movs	r1, #128	; 0x80
 800439e:	4807      	ldr	r0, [pc, #28]	; (80043bc <Si7006_port_i2c_transmit+0x38>)
 80043a0:	f7fd f99e 	bl	80016e0 <HAL_I2C_Master_Transmit>
 80043a4:	4603      	mov	r3, r0
 80043a6:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <Si7006_port_i2c_transmit+0x2e>
 80043ae:	2300      	movs	r3, #0
 80043b0:	e000      	b.n	80043b4 <Si7006_port_i2c_transmit+0x30>
	else return SI7006_ERROR;
 80043b2:	2301      	movs	r3, #1
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	2000015c 	.word	0x2000015c

080043c0 <Si7006_port_i2c_receive>:
Si7006_error_t Si7006_port_i2c_receive(uint8_t *data, unsigned int size){
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(&hi2c1,(0x40<<1) ,data,size, 1000);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	2180      	movs	r1, #128	; 0x80
 80043da:	4807      	ldr	r0, [pc, #28]	; (80043f8 <Si7006_port_i2c_receive+0x38>)
 80043dc:	f7fd fa80 	bl	80018e0 <HAL_I2C_Master_Receive>
 80043e0:	4603      	mov	r3, r0
 80043e2:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <Si7006_port_i2c_receive+0x2e>
 80043ea:	2300      	movs	r3, #0
 80043ec:	e000      	b.n	80043f0 <Si7006_port_i2c_receive+0x30>
	else return SI7006_ERROR;
 80043ee:	2301      	movs	r3, #1
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	2000015c 	.word	0x2000015c

080043fc <Si7006_port_check_hardware>:
Si7006_error_t Si7006_port_check_hardware(){
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1,(0x40<<1), 1000, 1000);
 8004402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004406:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800440a:	2180      	movs	r1, #128	; 0x80
 800440c:	4807      	ldr	r0, [pc, #28]	; (800442c <Si7006_port_check_hardware+0x30>)
 800440e:	f7fd fb69 	bl	8001ae4 <HAL_I2C_IsDeviceReady>
 8004412:	4603      	mov	r3, r0
 8004414:	71fb      	strb	r3, [r7, #7]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <Si7006_port_check_hardware+0x24>
 800441c:	2300      	movs	r3, #0
 800441e:	e000      	b.n	8004422 <Si7006_port_check_hardware+0x26>
	else return SI7006_ERROR;
 8004420:	2301      	movs	r3, #1
}
 8004422:	4618      	mov	r0, r3
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	2000015c 	.word	0x2000015c

08004430 <Si7006_port_delay>:
Si7006_error_t Si7006_port_delay(unsigned int ms){
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]

	HAL_Delay(ms);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7fc fe33 	bl	80010a4 <HAL_Delay>
}
 800443e:	bf00      	nop
 8004440:	4618      	mov	r0, r3
 8004442:	3708      	adds	r7, #8
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b09c      	sub	sp, #112	; 0x70
 800444c:	af00      	add	r7, sp, #0

	HAL_Init();
 800444e:	f7fc fde5 	bl	800101c <HAL_Init>
	SystemClock_Config();
 8004452:	f000 f923 	bl	800469c <SystemClock_Config>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004456:	4a82      	ldr	r2, [pc, #520]	; (8004660 <main+0x218>)
 8004458:	4b81      	ldr	r3, [pc, #516]	; (8004660 <main+0x218>)
 800445a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445c:	f043 0304 	orr.w	r3, r3, #4
 8004460:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004462:	4b7f      	ldr	r3, [pc, #508]	; (8004660 <main+0x218>)
 8004464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800446c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	//__HAL_RCC_GPIOH_CLK_ENABLE();
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800446e:	4a7c      	ldr	r2, [pc, #496]	; (8004660 <main+0x218>)
 8004470:	4b7b      	ldr	r3, [pc, #492]	; (8004660 <main+0x218>)
 8004472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	64d3      	str	r3, [r2, #76]	; 0x4c
 800447a:	4b79      	ldr	r3, [pc, #484]	; (8004660 <main+0x218>)
 800447c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	62bb      	str	r3, [r7, #40]	; 0x28
 8004484:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004486:	4a76      	ldr	r2, [pc, #472]	; (8004660 <main+0x218>)
 8004488:	4b75      	ldr	r3, [pc, #468]	; (8004660 <main+0x218>)
 800448a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448c:	f043 0302 	orr.w	r3, r3, #2
 8004490:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004492:	4b73      	ldr	r3, [pc, #460]	; (8004660 <main+0x218>)
 8004494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	627b      	str	r3, [r7, #36]	; 0x24
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800449e:	4a70      	ldr	r2, [pc, #448]	; (8004660 <main+0x218>)
 80044a0:	4b6f      	ldr	r3, [pc, #444]	; (8004660 <main+0x218>)
 80044a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a4:	f043 0308 	orr.w	r3, r3, #8
 80044a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044aa:	4b6d      	ldr	r3, [pc, #436]	; (8004660 <main+0x218>)
 80044ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	623b      	str	r3, [r7, #32]
 80044b4:	6a3b      	ldr	r3, [r7, #32]

	c12832_hal_spi_init();
 80044b6:	f7fc faad 	bl	8000a14 <c12832_hal_spi_init>
	c12832_hal_gpio_init();
 80044ba:	f7fc fb21 	bl	8000b00 <c12832_hal_gpio_init>


	MX_I2C1_SMBUS_Init();
 80044be:	f7ff fed1 	bl	8004264 <MX_I2C1_SMBUS_Init>



	initLEDs();
 80044c2:	f7ff ff03 	bl	80042cc <initLEDs>
	initButtons();
 80044c6:	f7ff ff2d 	bl	8004324 <initButtons>


	//testLedAndButtones();


	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80044ca:	2201      	movs	r2, #1
 80044cc:	2110      	movs	r1, #16
 80044ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044d2:	f7fd f85f 	bl	8001594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80044d6:	2201      	movs	r2, #1
 80044d8:	2120      	movs	r1, #32
 80044da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044de:	f7fd f859 	bl	8001594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80044e2:	2201      	movs	r2, #1
 80044e4:	2140      	movs	r1, #64	; 0x40
 80044e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044ea:	f7fd f853 	bl	8001594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80044ee:	2201      	movs	r2, #1
 80044f0:	2180      	movs	r1, #128	; 0x80
 80044f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044f6:	f7fd f84d 	bl	8001594 <HAL_GPIO_WritePin>



	HAL_GPIO_WritePin(DISPLAY_BACKLIGHT_GPIO_Port, DISPLAY_BACKLIGHT_Pin, GPIO_PIN_RESET);
 80044fa:	2200      	movs	r2, #0
 80044fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004500:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004504:	f7fd f846 	bl	8001594 <HAL_GPIO_WritePin>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004508:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	609a      	str	r2, [r3, #8]
 8004514:	60da      	str	r2, [r3, #12]
 8004516:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = DISPLAY_BACKLIGHT_Pin;
 8004518:	f44f 7380 	mov.w	r3, #256	; 0x100
 800451c:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800451e:	2301      	movs	r3, #1
 8004520:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	2300      	movs	r3, #0
 8004524:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004526:	2300      	movs	r3, #0
 8004528:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(DISPLAY_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 800452a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800452e:	4619      	mov	r1, r3
 8004530:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004534:	f7fc feb0 	bl	8001298 <HAL_GPIO_Init>

	DISPLAY_BACKLIGHT_OFF;
 8004538:	2200      	movs	r2, #0
 800453a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800453e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004542:	f7fd f827 	bl	8001594 <HAL_GPIO_WritePin>

	HAL_Delay(2000);
 8004546:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800454a:	f7fc fdab 	bl	80010a4 <HAL_Delay>

	graphic_lcd_initialize ();
 800454e:	f7fc fbe5 	bl	8000d1c <graphic_lcd_initialize>
	graphic_lcd_clear_screen ();
 8004552:	f7fc fb79 	bl	8000c48 <graphic_lcd_clear_screen>
	DISPLAY_BACKLIGHT_ON;
 8004556:	2201      	movs	r2, #1
 8004558:	f44f 7180 	mov.w	r1, #256	; 0x100
 800455c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004560:	f7fd f818 	bl	8001594 <HAL_GPIO_WritePin>
	graphic_lcd_write(0, 0, "HELLO");
 8004564:	4a3f      	ldr	r2, [pc, #252]	; (8004664 <main+0x21c>)
 8004566:	2100      	movs	r1, #0
 8004568:	2000      	movs	r0, #0
 800456a:	f7fc fb95 	bl	8000c98 <graphic_lcd_write>
	HAL_Delay(1000);
 800456e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004572:	f7fc fd97 	bl	80010a4 <HAL_Delay>


	uint8_t Si7006DevAddr = 0x40<<1;
 8004576:	2380      	movs	r3, #128	; 0x80
 8004578:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t Si1133DevAddr = 0x55<<1;
 800457c:	23aa      	movs	r3, #170	; 0xaa
 800457e:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e


	Si7006_t sensor;
	sensor.init = Si7006_port_init;
 8004582:	4b39      	ldr	r3, [pc, #228]	; (8004668 <main+0x220>)
 8004584:	633b      	str	r3, [r7, #48]	; 0x30
	sensor.i2c_init = Si7006_port_i2c_init;
 8004586:	4b39      	ldr	r3, [pc, #228]	; (800466c <main+0x224>)
 8004588:	637b      	str	r3, [r7, #52]	; 0x34
	sensor.i2c_transmit = Si7006_port_i2c_transmit;
 800458a:	4b39      	ldr	r3, [pc, #228]	; (8004670 <main+0x228>)
 800458c:	63bb      	str	r3, [r7, #56]	; 0x38
	sensor.i2c_receive = Si7006_port_i2c_receive;
 800458e:	4b39      	ldr	r3, [pc, #228]	; (8004674 <main+0x22c>)
 8004590:	63fb      	str	r3, [r7, #60]	; 0x3c
	sensor.check_hardware = Si7006_port_check_hardware;
 8004592:	4b39      	ldr	r3, [pc, #228]	; (8004678 <main+0x230>)
 8004594:	643b      	str	r3, [r7, #64]	; 0x40
	sensor.delay = Si7006_port_delay;
 8004596:	4b39      	ldr	r3, [pc, #228]	; (800467c <main+0x234>)
 8004598:	647b      	str	r3, [r7, #68]	; 0x44



	if(sensor.check_hardware() == SI7006_ERROR){
 800459a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800459c:	4798      	blx	r3
 800459e:	4603      	mov	r3, r0
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d105      	bne.n	80045b0 <main+0x168>
		graphic_lcd_write(0, 0, "Si7006 NOT READY");
 80045a4:	4a36      	ldr	r2, [pc, #216]	; (8004680 <main+0x238>)
 80045a6:	2100      	movs	r1, #0
 80045a8:	2000      	movs	r0, #0
 80045aa:	f7fc fb75 	bl	8000c98 <graphic_lcd_write>
 80045ae:	e004      	b.n	80045ba <main+0x172>
	}else{
		graphic_lcd_write(0, 0, "Si7006 READY");
 80045b0:	4a34      	ldr	r2, [pc, #208]	; (8004684 <main+0x23c>)
 80045b2:	2100      	movs	r1, #0
 80045b4:	2000      	movs	r0, #0
 80045b6:	f7fc fb6f 	bl	8000c98 <graphic_lcd_write>
	}


	int x = HAL_I2C_IsDeviceReady(&hi2c1,Si1133DevAddr, 1000, 1000);
 80045ba:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80045be:	b299      	uxth	r1, r3
 80045c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045c8:	482f      	ldr	r0, [pc, #188]	; (8004688 <main+0x240>)
 80045ca:	f7fd fa8b 	bl	8001ae4 <HAL_I2C_IsDeviceReady>
 80045ce:	4603      	mov	r3, r0
 80045d0:	66bb      	str	r3, [r7, #104]	; 0x68
	if(x == HAL_OK) graphic_lcd_write(1, 0, "Si1133 READY");
 80045d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d105      	bne.n	80045e4 <main+0x19c>
 80045d8:	4a2c      	ldr	r2, [pc, #176]	; (800468c <main+0x244>)
 80045da:	2100      	movs	r1, #0
 80045dc:	2001      	movs	r0, #1
 80045de:	f7fc fb5b 	bl	8000c98 <graphic_lcd_write>
 80045e2:	e004      	b.n	80045ee <main+0x1a6>
	else graphic_lcd_write(1, 0, "Si1133 NOT READY");
 80045e4:	4a2a      	ldr	r2, [pc, #168]	; (8004690 <main+0x248>)
 80045e6:	2100      	movs	r1, #0
 80045e8:	2001      	movs	r0, #1
 80045ea:	f7fc fb55 	bl	8000c98 <graphic_lcd_write>



	sensor.init();
 80045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f0:	4798      	blx	r3
	Si7006_read_firmware_revision(&sensor);
 80045f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fc fd02 	bl	8001000 <Si7006_read_firmware_revision>




	while(1){
		float temperature = Si7006_temperature(&sensor);
 80045fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004600:	4618      	mov	r0, r3
 8004602:	f7fc fc99 	bl	8000f38 <Si7006_temperature>
 8004606:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64

		int tempInteger = (int)temperature;
 800460a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800460e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004612:	ee17 3a90 	vmov	r3, s15
 8004616:	663b      	str	r3, [r7, #96]	; 0x60
		int tempDecimel = ((float)temperature - (int)temperature)*100;
 8004618:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800461c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004624:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8004628:	ee77 7a67 	vsub.f32	s15, s14, s15
 800462c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004694 <main+0x24c>
 8004630:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004638:	ee17 3a90 	vmov	r3, s15
 800463c:	65fb      	str	r3, [r7, #92]	; 0x5c

		char tempString[30];

		sprintf(tempString, "temp: %d.%d 'C", tempInteger,tempDecimel );
 800463e:	4638      	mov	r0, r7
 8004640:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004642:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004644:	4914      	ldr	r1, [pc, #80]	; (8004698 <main+0x250>)
 8004646:	f000 fb07 	bl	8004c58 <siprintf>
		graphic_lcd_write(2, 0,tempString);
 800464a:	463b      	mov	r3, r7
 800464c:	461a      	mov	r2, r3
 800464e:	2100      	movs	r1, #0
 8004650:	2002      	movs	r0, #2
 8004652:	f7fc fb21 	bl	8000c98 <graphic_lcd_write>

		HAL_Delay(500);
 8004656:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800465a:	f7fc fd23 	bl	80010a4 <HAL_Delay>
	while(1){
 800465e:	e7cd      	b.n	80045fc <main+0x1b4>
 8004660:	40021000 	.word	0x40021000
 8004664:	08004edc 	.word	0x08004edc
 8004668:	0800435d 	.word	0x0800435d
 800466c:	08004375 	.word	0x08004375
 8004670:	08004385 	.word	0x08004385
 8004674:	080043c1 	.word	0x080043c1
 8004678:	080043fd 	.word	0x080043fd
 800467c:	08004431 	.word	0x08004431
 8004680:	08004ee4 	.word	0x08004ee4
 8004684:	08004ef8 	.word	0x08004ef8
 8004688:	2000015c 	.word	0x2000015c
 800468c:	08004f08 	.word	0x08004f08
 8004690:	08004f18 	.word	0x08004f18
 8004694:	42c80000 	.word	0x42c80000
 8004698:	08004f2c 	.word	0x08004f2c

0800469c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b0ae      	sub	sp, #184	; 0xb8
 80046a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80046a6:	2244      	movs	r2, #68	; 0x44
 80046a8:	2100      	movs	r1, #0
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fb3a 	bl	8004d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046b0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	605a      	str	r2, [r3, #4]
 80046ba:	609a      	str	r2, [r3, #8]
 80046bc:	60da      	str	r2, [r3, #12]
 80046be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046c0:	463b      	mov	r3, r7
 80046c2:	2260      	movs	r2, #96	; 0x60
 80046c4:	2100      	movs	r1, #0
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fb2c 	bl	8004d24 <memset>

  /**Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80046cc:	f7fd fcac 	bl	8002028 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80046d0:	4a3e      	ldr	r2, [pc, #248]	; (80047cc <SystemClock_Config+0x130>)
 80046d2:	4b3e      	ldr	r3, [pc, #248]	; (80047cc <SystemClock_Config+0x130>)
 80046d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d8:	f023 0318 	bic.w	r3, r3, #24
 80046dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80046e0:	2314      	movs	r3, #20
 80046e2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80046e4:	2301      	movs	r3, #1
 80046e6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80046f4:	2370      	movs	r3, #112	; 0x70
 80046f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046fa:	2302      	movs	r3, #2
 80046fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004700:	2301      	movs	r3, #1
 8004702:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004706:	2301      	movs	r3, #1
 8004708:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 36;
 800470c:	2324      	movs	r3, #36	; 0x24
 800470e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004712:	2307      	movs	r3, #7
 8004714:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8004718:	2306      	movs	r3, #6
 800471a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800471e:	2302      	movs	r3, #2
 8004720:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004724:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004728:	4618      	mov	r0, r3
 800472a:	f7fd fcf1 	bl	8002110 <HAL_RCC_OscConfig>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004734:	f000 f84e 	bl	80047d4 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004738:	230f      	movs	r3, #15
 800473a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800473c:	2303      	movs	r3, #3
 800473e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004740:	2300      	movs	r3, #0
 8004742:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004744:	2300      	movs	r3, #0
 8004746:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004748:	2300      	movs	r3, #0
 800474a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800474c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004750:	2104      	movs	r1, #4
 8004752:	4618      	mov	r0, r3
 8004754:	f7fe f89e 	bl	8002894 <HAL_RCC_ClockConfig>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800475e:	f000 f839 	bl	80047d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8004762:	4b1b      	ldr	r3, [pc, #108]	; (80047d0 <SystemClock_Config+0x134>)
 8004764:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004766:	2300      	movs	r3, #0
 8004768:	623b      	str	r3, [r7, #32]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800476a:	2300      	movs	r3, #0
 800476c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800476e:	2300      	movs	r3, #0
 8004770:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004776:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8004778:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800477c:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800477e:	2301      	movs	r3, #1
 8004780:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004782:	2301      	movs	r3, #1
 8004784:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 26;
 8004786:	231a      	movs	r3, #26
 8004788:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800478a:	2311      	movs	r3, #17
 800478c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800478e:	2302      	movs	r3, #2
 8004790:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004792:	2302      	movs	r3, #2
 8004794:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800479a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800479c:	463b      	mov	r3, r7
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe faf6 	bl	8002d90 <HAL_RCCEx_PeriphCLKConfig>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <SystemClock_Config+0x112>
  {
    Error_Handler();
 80047aa:	f000 f813 	bl	80047d4 <Error_Handler>
  }
  /**Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80047ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80047b2:	f7fd fc57 	bl	8002064 <HAL_PWREx_ControlVoltageScaling>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <SystemClock_Config+0x124>
  {
    Error_Handler();
 80047bc:	f000 f80a 	bl	80047d4 <Error_Handler>
  }
  /**Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80047c0:	f7fe fd2c 	bl	800321c <HAL_RCCEx_EnableMSIPLLMode>


}
 80047c4:	bf00      	nop
 80047c6:	37b8      	adds	r7, #184	; 0xb8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40021000 	.word	0x40021000
 80047d0:	00022841 	.word	0x00022841

080047d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80047d8:	bf00      	nop
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
	...

080047e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80047e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800481c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80047e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80047ea:	e003      	b.n	80047f4 <LoopCopyDataInit>

080047ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80047ec:	4b0c      	ldr	r3, [pc, #48]	; (8004820 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80047ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80047f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80047f2:	3104      	adds	r1, #4

080047f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80047f4:	480b      	ldr	r0, [pc, #44]	; (8004824 <LoopForever+0xa>)
	ldr	r3, =_edata
 80047f6:	4b0c      	ldr	r3, [pc, #48]	; (8004828 <LoopForever+0xe>)
	adds	r2, r0, r1
 80047f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80047fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80047fc:	d3f6      	bcc.n	80047ec <CopyDataInit>
	ldr	r2, =_sbss
 80047fe:	4a0b      	ldr	r2, [pc, #44]	; (800482c <LoopForever+0x12>)
	b	LoopFillZerobss
 8004800:	e002      	b.n	8004808 <LoopFillZerobss>

08004802 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004802:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004804:	f842 3b04 	str.w	r3, [r2], #4

08004808 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004808:	4b09      	ldr	r3, [pc, #36]	; (8004830 <LoopForever+0x16>)
	cmp	r2, r3
 800480a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800480c:	d3f9      	bcc.n	8004802 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800480e:	f000 f90d 	bl	8004a2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004812:	f000 fa63 	bl	8004cdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004816:	f7ff fe17 	bl	8004448 <main>

0800481a <LoopForever>:

LoopForever:
    b LoopForever
 800481a:	e7fe      	b.n	800481a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800481c:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8004820:	08005158 	.word	0x08005158
	ldr	r0, =_sdata
 8004824:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004828:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 800482c:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8004830:	200001a8 	.word	0x200001a8

08004834 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004834:	e7fe      	b.n	8004834 <ADC1_IRQHandler>
	...

08004838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800483e:	4a11      	ldr	r2, [pc, #68]	; (8004884 <HAL_MspInit+0x4c>)
 8004840:	4b10      	ldr	r3, [pc, #64]	; (8004884 <HAL_MspInit+0x4c>)
 8004842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004844:	f043 0301 	orr.w	r3, r3, #1
 8004848:	6613      	str	r3, [r2, #96]	; 0x60
 800484a:	4b0e      	ldr	r3, [pc, #56]	; (8004884 <HAL_MspInit+0x4c>)
 800484c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	607b      	str	r3, [r7, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004856:	4a0b      	ldr	r2, [pc, #44]	; (8004884 <HAL_MspInit+0x4c>)
 8004858:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <HAL_MspInit+0x4c>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004860:	6593      	str	r3, [r2, #88]	; 0x58
 8004862:	4b08      	ldr	r3, [pc, #32]	; (8004884 <HAL_MspInit+0x4c>)
 8004864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800486e:	2200      	movs	r2, #0
 8004870:	210f      	movs	r1, #15
 8004872:	f06f 0001 	mvn.w	r0, #1
 8004876:	f7fc fce6 	bl	8001246 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800487a:	bf00      	nop
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40021000 	.word	0x40021000

08004888 <HAL_I2C_MspInit>:
  }

}


void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c){
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	; 0x28
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	605a      	str	r2, [r3, #4]
 800489a:	609a      	str	r2, [r3, #8]
 800489c:	60da      	str	r2, [r3, #12]
 800489e:	611a      	str	r2, [r3, #16]
	  if(hi2c->Instance==I2C1)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a18      	ldr	r2, [pc, #96]	; (8004908 <HAL_I2C_MspInit+0x80>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d129      	bne.n	80048fe <HAL_I2C_MspInit+0x76>
	  {
	  /* USER CODE BEGIN I2C1_MspInit 0 */

	  /* USER CODE END I2C1_MspInit 0 */

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048aa:	4a18      	ldr	r2, [pc, #96]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048ac:	4b17      	ldr	r3, [pc, #92]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048b6:	4b15      	ldr	r3, [pc, #84]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	613b      	str	r3, [r7, #16]
 80048c0:	693b      	ldr	r3, [r7, #16]
	    /**I2C1 GPIO Configuration
	    PA9     ------> I2C1_SCL
	    PA10     ------> I2C1_SDA
	    */
	    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80048c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80048c6:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048c8:	2312      	movs	r3, #18
 80048ca:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048cc:	2301      	movs	r3, #1
 80048ce:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048d0:	2303      	movs	r3, #3
 80048d2:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048d4:	2304      	movs	r3, #4
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048d8:	f107 0314 	add.w	r3, r7, #20
 80048dc:	4619      	mov	r1, r3
 80048de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048e2:	f7fc fcd9 	bl	8001298 <HAL_GPIO_Init>

	    /* Peripheral clock enable */
	    __HAL_RCC_I2C1_CLK_ENABLE();
 80048e6:	4a09      	ldr	r2, [pc, #36]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048e8:	4b08      	ldr	r3, [pc, #32]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80048f0:	6593      	str	r3, [r2, #88]	; 0x58
 80048f2:	4b06      	ldr	r3, [pc, #24]	; (800490c <HAL_I2C_MspInit+0x84>)
 80048f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
	  /* USER CODE BEGIN I2C1_MspInit 1 */

	  /* USER CODE END I2C1_MspInit 1 */
	  }
}
 80048fe:	bf00      	nop
 8004900:	3728      	adds	r7, #40	; 0x28
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40005400 	.word	0x40005400
 800490c:	40021000 	.word	0x40021000

08004910 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]



}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004932:	b480      	push	{r7}
 8004934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004936:	e7fe      	b.n	8004936 <HardFault_Handler+0x4>

08004938 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800493c:	e7fe      	b.n	800493c <MemManage_Handler+0x4>

0800493e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800493e:	b480      	push	{r7}
 8004940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004942:	e7fe      	b.n	8004942 <BusFault_Handler+0x4>

08004944 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004948:	e7fe      	b.n	8004948 <UsageFault_Handler+0x4>

0800494a <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800494a:	b480      	push	{r7}
 800494c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800494e:	bf00      	nop
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800495c:	f7ff f8ac 	bl	8003ab8 <osSystickHandler>
  HAL_IncTick();
 8004960:	f7fc fb86 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004964:	bf00      	nop
 8004966:	bd80      	pop	{r7, pc}

08004968 <TIM1_UP_TIM16_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
*/
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800496c:	bf00      	nop
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8004976:	b480      	push	{r7}
 8004978:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800497a:	bf00      	nop
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <DMA2_Channel2_IRQHandler>:

/**
* @brief This function handles DMA2 channel2 global interrupt.
*/
void DMA2_Channel2_IRQHandler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8004988:	bf00      	nop
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <USB_IRQHandler>:

/**
* @brief This function handles USB event interrupt through EXTI line 17.
*/
void USB_IRQHandler(void)
{
 8004992:	b480      	push	{r7}
 8004994:	af00      	add	r7, sp, #0
  /* USER CODE END USB_IRQn 0 */

  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80049a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80049ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d013      	beq.n	80049e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80049b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80049bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80049c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00b      	beq.n	80049e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80049c8:	e000      	b.n	80049cc <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 80049ca:	bf00      	nop
 80049cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f9      	beq.n	80049ca <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80049d6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	b2d2      	uxtb	r2, r2
 80049de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80049e0:	687b      	ldr	r3, [r7, #4]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <_write>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b086      	sub	sp, #24
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i=0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
	for(i=0 ; i<len ; i++)
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	e009      	b.n	8004a18 <_write+0x2a>
	ITM_SendChar((*ptr++));
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	60ba      	str	r2, [r7, #8]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7ff ffc7 	bl	80049a0 <ITM_SendChar>
	for(i=0 ; i<len ; i++)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	3301      	adds	r3, #1
 8004a16:	617b      	str	r3, [r7, #20]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	dbf1      	blt.n	8004a04 <_write+0x16>
	return len;
 8004a20:	687b      	ldr	r3, [r7, #4]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a30:	4a17      	ldr	r2, [pc, #92]	; (8004a90 <SystemInit+0x64>)
 8004a32:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <SystemInit+0x64>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004a40:	4a14      	ldr	r2, [pc, #80]	; (8004a94 <SystemInit+0x68>)
 8004a42:	4b14      	ldr	r3, [pc, #80]	; (8004a94 <SystemInit+0x68>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f043 0301 	orr.w	r3, r3, #1
 8004a4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004a4c:	4b11      	ldr	r3, [pc, #68]	; (8004a94 <SystemInit+0x68>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004a52:	4a10      	ldr	r2, [pc, #64]	; (8004a94 <SystemInit+0x68>)
 8004a54:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <SystemInit+0x68>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004a5c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004a60:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004a62:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <SystemInit+0x68>)
 8004a64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a68:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004a6a:	4a0a      	ldr	r2, [pc, #40]	; (8004a94 <SystemInit+0x68>)
 8004a6c:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <SystemInit+0x68>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a74:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004a76:	4b07      	ldr	r3, [pc, #28]	; (8004a94 <SystemInit+0x68>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004a7c:	4b04      	ldr	r3, [pc, #16]	; (8004a90 <SystemInit+0x64>)
 8004a7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a82:	609a      	str	r2, [r3, #8]
#endif
}
 8004a84:	bf00      	nop
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000ed00 	.word	0xe000ed00
 8004a94:	40021000 	.word	0x40021000

08004a98 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004aa8:	e004      	b.n	8004ab4 <ts_itoa+0x1c>
		div *= base;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	fb02 f303 	mul.w	r3, r2, r3
 8004ab2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d2f3      	bcs.n	8004aaa <ts_itoa+0x12>

	while (div != 0)
 8004ac2:	e029      	b.n	8004b18 <ts_itoa+0x80>
	{
		int num = d/div;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004acc:	613b      	str	r3, [r7, #16]
		d = d%div;
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ad6:	fb02 f201 	mul.w	r2, r2, r1
 8004ada:	1a9b      	subs	r3, r3, r2
 8004adc:	60bb      	str	r3, [r7, #8]
		div /= base;
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	fb92 f3f3 	sdiv	r3, r2, r3
 8004ae6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b09      	cmp	r3, #9
 8004aec:	dd0a      	ble.n	8004b04 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	1c59      	adds	r1, r3, #1
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	6011      	str	r1, [r2, #0]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	3237      	adds	r2, #55	; 0x37
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	701a      	strb	r2, [r3, #0]
 8004b02:	e009      	b.n	8004b18 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	1c59      	adds	r1, r3, #1
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	6011      	str	r1, [r2, #0]
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	3230      	adds	r2, #48	; 0x30
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1d2      	bne.n	8004ac4 <ts_itoa+0x2c>
	}
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b088      	sub	sp, #32
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	60f8      	str	r0, [r7, #12]
 8004b32:	60b9      	str	r1, [r7, #8]
 8004b34:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8004b3a:	e07d      	b.n	8004c38 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	2b25      	cmp	r3, #37	; 0x25
 8004b42:	d171      	bne.n	8004c28 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	3301      	adds	r3, #1
 8004b48:	60bb      	str	r3, [r7, #8]
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	2b64      	cmp	r3, #100	; 0x64
 8004b50:	d01e      	beq.n	8004b90 <ts_formatstring+0x66>
 8004b52:	2b64      	cmp	r3, #100	; 0x64
 8004b54:	dc06      	bgt.n	8004b64 <ts_formatstring+0x3a>
 8004b56:	2b58      	cmp	r3, #88	; 0x58
 8004b58:	d050      	beq.n	8004bfc <ts_formatstring+0xd2>
 8004b5a:	2b63      	cmp	r3, #99	; 0x63
 8004b5c:	d00e      	beq.n	8004b7c <ts_formatstring+0x52>
 8004b5e:	2b25      	cmp	r3, #37	; 0x25
 8004b60:	d058      	beq.n	8004c14 <ts_formatstring+0xea>
 8004b62:	e05d      	b.n	8004c20 <ts_formatstring+0xf6>
 8004b64:	2b73      	cmp	r3, #115	; 0x73
 8004b66:	d02b      	beq.n	8004bc0 <ts_formatstring+0x96>
 8004b68:	2b73      	cmp	r3, #115	; 0x73
 8004b6a:	dc02      	bgt.n	8004b72 <ts_formatstring+0x48>
 8004b6c:	2b69      	cmp	r3, #105	; 0x69
 8004b6e:	d00f      	beq.n	8004b90 <ts_formatstring+0x66>
 8004b70:	e056      	b.n	8004c20 <ts_formatstring+0xf6>
 8004b72:	2b75      	cmp	r3, #117	; 0x75
 8004b74:	d037      	beq.n	8004be6 <ts_formatstring+0xbc>
 8004b76:	2b78      	cmp	r3, #120	; 0x78
 8004b78:	d040      	beq.n	8004bfc <ts_formatstring+0xd2>
 8004b7a:	e051      	b.n	8004c20 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	1c5a      	adds	r2, r3, #1
 8004b80:	60fa      	str	r2, [r7, #12]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	1d11      	adds	r1, r2, #4
 8004b86:	6079      	str	r1, [r7, #4]
 8004b88:	6812      	ldr	r2, [r2, #0]
 8004b8a:	b2d2      	uxtb	r2, r2
 8004b8c:	701a      	strb	r2, [r3, #0]
				break;
 8004b8e:	e047      	b.n	8004c20 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	1d1a      	adds	r2, r3, #4
 8004b94:	607a      	str	r2, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	da07      	bge.n	8004bb0 <ts_formatstring+0x86>
					{
						val *= -1;
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	425b      	negs	r3, r3
 8004ba4:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	60fa      	str	r2, [r7, #12]
 8004bac:	222d      	movs	r2, #45	; 0x2d
 8004bae:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8004bb0:	69f9      	ldr	r1, [r7, #28]
 8004bb2:	f107 030c 	add.w	r3, r7, #12
 8004bb6:	220a      	movs	r2, #10
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7ff ff6d 	bl	8004a98 <ts_itoa>
				}
				break;
 8004bbe:	e02f      	b.n	8004c20 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	1d1a      	adds	r2, r3, #4
 8004bc4:	607a      	str	r2, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8004bca:	e007      	b.n	8004bdc <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	60fa      	str	r2, [r7, #12]
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	1c51      	adds	r1, r2, #1
 8004bd6:	61b9      	str	r1, [r7, #24]
 8004bd8:	7812      	ldrb	r2, [r2, #0]
 8004bda:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1f3      	bne.n	8004bcc <ts_formatstring+0xa2>
					}
				}
				break;
 8004be4:	e01c      	b.n	8004c20 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	1d1a      	adds	r2, r3, #4
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	6819      	ldr	r1, [r3, #0]
 8004bee:	f107 030c 	add.w	r3, r7, #12
 8004bf2:	220a      	movs	r2, #10
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7ff ff4f 	bl	8004a98 <ts_itoa>
				break;
 8004bfa:	e011      	b.n	8004c20 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	1d1a      	adds	r2, r3, #4
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4619      	mov	r1, r3
 8004c06:	f107 030c 	add.w	r3, r7, #12
 8004c0a:	2210      	movs	r2, #16
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff ff43 	bl	8004a98 <ts_itoa>
				break;
 8004c12:	e005      	b.n	8004c20 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	60fa      	str	r2, [r7, #12]
 8004c1a:	2225      	movs	r2, #37	; 0x25
 8004c1c:	701a      	strb	r2, [r3, #0]
				  break;
 8004c1e:	bf00      	nop
			}
			fmt++;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	3301      	adds	r3, #1
 8004c24:	60bb      	str	r3, [r7, #8]
 8004c26:	e007      	b.n	8004c38 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	60fa      	str	r2, [r7, #12]
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	1c51      	adds	r1, r2, #1
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	7812      	ldrb	r2, [r2, #0]
 8004c36:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f47f af7d 	bne.w	8004b3c <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	1ad3      	subs	r3, r2, r3
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3720      	adds	r7, #32
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8004c58:	b40e      	push	{r1, r2, r3}
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8004c62:	f107 0320 	add.w	r3, r7, #32
 8004c66:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	69f9      	ldr	r1, [r7, #28]
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff ff5c 	bl	8004b2a <ts_formatstring>
 8004c72:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8004c74:	68fb      	ldr	r3, [r7, #12]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c80:	b003      	add	sp, #12
 8004c82:	4770      	bx	lr

08004c84 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7fb fa9f 	bl	80001d0 <strlen>
 8004c92:	4603      	mov	r3, r0
 8004c94:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8004c96:	2300      	movs	r3, #0
 8004c98:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	2001      	movs	r0, #1
 8004ca0:	f7ff fea5 	bl	80049ee <_write>
 8004ca4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	490b      	ldr	r1, [pc, #44]	; (8004cd8 <puts+0x54>)
 8004caa:	2001      	movs	r0, #1
 8004cac:	f7ff fe9f 	bl	80049ee <_write>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d102      	bne.n	8004cc8 <puts+0x44>
	{
		res = 0;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e002      	b.n	8004cce <puts+0x4a>
	}
	else
	{
		res = EOF;
 8004cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ccc:	617b      	str	r3, [r7, #20]
	}

	return res;
 8004cce:	697b      	ldr	r3, [r7, #20]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	08004f3c 	.word	0x08004f3c

08004cdc <__libc_init_array>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4e0d      	ldr	r6, [pc, #52]	; (8004d14 <__libc_init_array+0x38>)
 8004ce0:	4c0d      	ldr	r4, [pc, #52]	; (8004d18 <__libc_init_array+0x3c>)
 8004ce2:	1ba4      	subs	r4, r4, r6
 8004ce4:	10a4      	asrs	r4, r4, #2
 8004ce6:	2500      	movs	r5, #0
 8004ce8:	42a5      	cmp	r5, r4
 8004cea:	d109      	bne.n	8004d00 <__libc_init_array+0x24>
 8004cec:	4e0b      	ldr	r6, [pc, #44]	; (8004d1c <__libc_init_array+0x40>)
 8004cee:	4c0c      	ldr	r4, [pc, #48]	; (8004d20 <__libc_init_array+0x44>)
 8004cf0:	f000 f820 	bl	8004d34 <_init>
 8004cf4:	1ba4      	subs	r4, r4, r6
 8004cf6:	10a4      	asrs	r4, r4, #2
 8004cf8:	2500      	movs	r5, #0
 8004cfa:	42a5      	cmp	r5, r4
 8004cfc:	d105      	bne.n	8004d0a <__libc_init_array+0x2e>
 8004cfe:	bd70      	pop	{r4, r5, r6, pc}
 8004d00:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d04:	4798      	blx	r3
 8004d06:	3501      	adds	r5, #1
 8004d08:	e7ee      	b.n	8004ce8 <__libc_init_array+0xc>
 8004d0a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d0e:	4798      	blx	r3
 8004d10:	3501      	adds	r5, #1
 8004d12:	e7f2      	b.n	8004cfa <__libc_init_array+0x1e>
 8004d14:	08005148 	.word	0x08005148
 8004d18:	08005148 	.word	0x08005148
 8004d1c:	08005148 	.word	0x08005148
 8004d20:	0800514c 	.word	0x0800514c

08004d24 <memset>:
 8004d24:	4402      	add	r2, r0
 8004d26:	4603      	mov	r3, r0
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d100      	bne.n	8004d2e <memset+0xa>
 8004d2c:	4770      	bx	lr
 8004d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d32:	e7f9      	b.n	8004d28 <memset+0x4>

08004d34 <_init>:
 8004d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d36:	bf00      	nop
 8004d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3a:	bc08      	pop	{r3}
 8004d3c:	469e      	mov	lr, r3
 8004d3e:	4770      	bx	lr

08004d40 <_fini>:
 8004d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d42:	bf00      	nop
 8004d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d46:	bc08      	pop	{r3}
 8004d48:	469e      	mov	lr, r3
 8004d4a:	4770      	bx	lr
 8004d4c:	0000      	movs	r0, r0
	...
