// Seed: 2986222535
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    output uwire id_6
    , id_15,
    output wire id_7,
    input tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  wire id_16;
  ;
  wire id_17;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2
    , id_10,
    output tri0  module_1,
    input  wand  id_4,
    input  uwire id_5,
    output uwire id_6,
    output logic id_7,
    input  tri   id_8
);
  logic id_11;
  ;
  always @(-1) id_7 = id_10;
  generate
    assign id_7 = 1 ? -1 : -1;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_1,
      id_1,
      id_0,
      id_5,
      id_6
  );
endmodule
