# MIPS Pipelined CPU
This project implements a MIPS pipelined processor with five stages: Instruction Fetch, Instruction Decode, Execute, Memory Access, and Write Back. 

