Running: E:\CPUISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CPU Project/P7_S/mips_tb_isim_beh.exe -prj E:/CPU Project/P7_S/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MUX5to1.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MUX4to1.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MUX2to1.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/LBit.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXT.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/ADD4.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/SR.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/RF.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/PRID.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/PC.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/NPC.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MUX3to1.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MD_EX.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/IM.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_W_Reg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_Reg_E_M.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_Reg_D.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_DT_MEM.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_DT_IF.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_DT_ID.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_DT_EX.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EPC.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/DM.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Delay_DT.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/DataExtend.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/CMP.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Cause.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/BitExtend.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/ALU.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/W_ctrlreg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/WB.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/W.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Stall_Detect.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Stall_Control.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Res_W_Reg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Res_M_Reg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Res_E_Reg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/M_ctrlreg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MEM.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/MainController.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/M.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/INT_EXC_CTRL.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/IF.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/ID.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Foward_Control.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/E_PopReg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/E_ctrlreg.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EXC_Detect.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/EX.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/D.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/CP0.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/AT_Decoder.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Datapath.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/Control_Layer.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/mips_CPU.v" into library work
Analyzing Verilog file "E:/CPU Project/P7_S/P7_S/mips_tb.v" into library work
Analyzing Verilog file "E:/CPUISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/CPU Project/P7_S/P7_S/mips_tb.v" Line 34: Port PrAddr is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module ADD4
Compiling module MUX3to1
Compiling module IF
Compiling module MUX2to1
Compiling module RF
Compiling module EXT
Compiling module LBit
Compiling module NPC
Compiling module CMP
Compiling module MUX5to1
Compiling module MUX3to1(WIDTH=5)
Compiling module ID
Compiling module ALU
Compiling module MD_EX
Compiling module MUX4to1
Compiling module EX
Compiling module BitExtend
Compiling module DM
Compiling module MEM
Compiling module MUX2to1(WIDTH=16)
Compiling module MUX4to1(WIDTH=8)
Compiling module DataExtend
Compiling module WB
Compiling module D_PipReg
Compiling module E_PipReg
Compiling module M_PipReg
Compiling module W_PipReg
Compiling module EXC_DT_IF
Compiling module EXC_DT_ID
Compiling module EXC_DT_EX
Compiling module EXC_DT_MEM
Compiling module Delay_DT
Compiling module EXC_Reg_D
Compiling module EXC_Reg_E_M
Compiling module EXC_Reg_W
Compiling module EXC_Detect
Compiling module INT_EXC_CTRL
Compiling module SR
Compiling module CAUSE
Compiling module EPC
Compiling module PRID
Compiling module CP0
Compiling module Datapath
Compiling module MainController
Compiling module AT_Decoder
Compiling module Stall_Detect
Compiling module Stall_Control
Compiling module Foward_Control
Compiling module E_ctrlreg
Compiling module M_ctrlreg
Compiling module W_ctrlreg
Compiling module Res_E_Reg
Compiling module Res_M_Reg
Compiling module Res_W_Reg
Compiling module Control_Layer
Compiling module mips_CPU
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 32 sub-compilation(s) to finish...
Compiled 60 Verilog Units
Built simulation executable E:/CPU Project/P7_S/mips_tb_isim_beh.exe
Fuse Memory Usage: 35240 KB
Fuse CPU Usage: 1342 ms
