
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/ljd4/GCRU/Release/_sds/p0/vivado/ipirun.tcl -notrace
INFO: [OCL_UTIL] internal step: creating sdx tcl hooks for implementation run
Creating Vivado project and starting FPGA synthesis.
INFO: [OCL_UTIL] internal step: source .local/dsa/prj/rebuild.tcl to create prj project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 323.957 ; gain = 71.559
INFO: Project created:prj
INFO: [OCL_UTIL] setting ip_repo_paths: D:/ljd4/GCRU/Release/_sds/iprepo/repo C:/Xilinx/SDx/2018.3/data/ip/xilinx C:/Xilinx/SDx/2018.3/data/cache/xilinx .local/dsa/ipcache C:/Xilinx/SDx/2018.3/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.004 ; gain = 176.047
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location D:/ljd4/ip_cache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files zcu102.bd]
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - ps_e
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Successfully read diagram <zcu102> from BD file <D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd>
INFO: [OCL_UTIL] internal step: source .local/top.bd.tcl
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_12. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_13. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_14. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_15. It is read-only.
create_bd_cell: Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 757.555 ; gain = 191.355
WARNING: [BD 41-1753] The name 'axi_ic_ps_e_M_AXI_HPM0_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_0/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_1/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_2/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_3/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_4/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_5/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_6/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_7/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_8/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_9/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_10/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_11/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_12/s2mm_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_13/s2mm_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_14/s2mm_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_15/s2mm_prmry_resetn_out_n'
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : <D:\ljd4\GCRU\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zcu102\zcu102.bd> 
save_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.188 ; gain = 230.488
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DEBUG: bus_sp_tags = 
--- DEBUG: bus_sp_indeces = 
--- DEBUG: vbnv = xilinx.com:zcu102:zcu102:1.0, version = 1.0, old DSA = false, 2018.2 DSA = false
--- DEBUG: Unable to find AXI-Lite interconnect.
--- DEBUG: Using default values: BUS_SP_TAGS {} BUS_SP_INDECES {} SLR_ASSIGNMENT SLR0 HOST_MASTERS {} DEDICATED_MASTER true AXIMM_MASTER regslice_data_periph_M_AXI MONITOR_CLOCK clkwiz_kernel_clk_out1 MONITOR_RESET memory_subsystem/aresetn AXILITE_INTERCONNECT interconnect_axilite_user_slr0 AXILITE_MASTER interconnect_axilite_user_slr0/M00_AXI TRACE_CLOCK dma_pcie_axi_aclk TRAC--- DEBUG: Using default values: BUS_SP_TAGS {} BUS_SP_INDECES {} SLR_AS
--- DEBUG: Inserting profiling cores...
--- DEBUG DSA-Specific Information used for debug/profiling:
--- DEBUG     host masters = 
--- DEBUG     AXI-lite master = 
--- DEBUG     AXI full master = regslice_data_periph_M_AXI (dedicated: true)
--- DEBUG     trace: clock = , reset = 
--- DEBUG     monitor: clock = , reset = 
--- DEBUG     new clocking structure = true
--- DEBUG: Adding profiling of host and kernel masters...
CRITICAL WARNING: Empty profile data. Ignoring profiling.
--- DEBUG: Inserting SystemILA debug cores...
--- DEBUG: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
--- DEBUG: Connecting BSCAN interfaces of compute unit(s)
INFO: [OCL_UTIL] internal step: assign_bd_address
</ps_e/SAXIGP2/HP0_DDR_HIGH> is being mapped into </dm_11/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP2/HP0_DDR_HIGH> is being mapped into </dm_15/Data_S2MM> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP2/HP0_DDR_HIGH> is being mapped into </dm_3/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP2/HP0_DDR_HIGH> is being mapped into </dm_7/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP3/HP1_DDR_HIGH> is being mapped into </dm_10/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP3/HP1_DDR_HIGH> is being mapped into </dm_14/Data_S2MM> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP3/HP1_DDR_HIGH> is being mapped into </dm_2/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP3/HP1_DDR_HIGH> is being mapped into </dm_6/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP4/HP2_DDR_HIGH> is being mapped into </dm_1/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP4/HP2_DDR_HIGH> is being mapped into </dm_13/Data_S2MM> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP4/HP2_DDR_HIGH> is being mapped into </dm_5/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP4/HP2_DDR_HIGH> is being mapped into </dm_9/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP5/HP3_DDR_HIGH> is being mapped into </dm_0/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP5/HP3_DDR_HIGH> is being mapped into </dm_12/Data_S2MM> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP5/HP3_DDR_HIGH> is being mapped into </dm_4/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP5/HP3_DDR_HIGH> is being mapped into </dm_8/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP2/HP0_DDR_LOW> is being mapped into </dm_11/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP2/HP0_DDR_LOW> is being mapped into </dm_15/Data_S2MM> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP2/HP0_DDR_LOW> is being mapped into </dm_3/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP2/HP0_DDR_LOW> is being mapped into </dm_7/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP3/HP1_DDR_LOW> is being mapped into </dm_10/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP3/HP1_DDR_LOW> is being mapped into </dm_14/Data_S2MM> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP3/HP1_DDR_LOW> is being mapped into </dm_2/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP3/HP1_DDR_LOW> is being mapped into </dm_6/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP4/HP2_DDR_LOW> is being mapped into </dm_1/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP4/HP2_DDR_LOW> is being mapped into </dm_13/Data_S2MM> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP4/HP2_DDR_LOW> is being mapped into </dm_5/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP4/HP2_DDR_LOW> is being mapped into </dm_9/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP5/HP3_DDR_LOW> is being mapped into </dm_0/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP5/HP3_DDR_LOW> is being mapped into </dm_12/Data_S2MM> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP5/HP3_DDR_LOW> is being mapped into </dm_4/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP5/HP3_DDR_LOW> is being mapped into </dm_8/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP2/HP0_PCIE_LOW> is being mapped into </dm_11/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP2/HP0_PCIE_LOW> is being mapped into </dm_15/Data_S2MM> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP2/HP0_PCIE_LOW> is being mapped into </dm_3/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP2/HP0_PCIE_LOW> is being mapped into </dm_7/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP3/HP1_PCIE_LOW> is being mapped into </dm_10/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP3/HP1_PCIE_LOW> is being mapped into </dm_14/Data_S2MM> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP3/HP1_PCIE_LOW> is being mapped into </dm_2/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP3/HP1_PCIE_LOW> is being mapped into </dm_6/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP4/HP2_PCIE_LOW> is being mapped into </dm_1/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP4/HP2_PCIE_LOW> is being mapped into </dm_13/Data_S2MM> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP4/HP2_PCIE_LOW> is being mapped into </dm_5/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP4/HP2_PCIE_LOW> is being mapped into </dm_9/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP5/HP3_PCIE_LOW> is being mapped into </dm_0/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP5/HP3_PCIE_LOW> is being mapped into </dm_12/Data_S2MM> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP5/HP3_PCIE_LOW> is being mapped into </dm_4/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP5/HP3_PCIE_LOW> is being mapped into </dm_8/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP2/HP0_QSPI> is being mapped into </dm_11/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP2/HP0_QSPI> is being mapped into </dm_15/Data_S2MM> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP2/HP0_QSPI> is being mapped into </dm_3/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP2/HP0_QSPI> is being mapped into </dm_7/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP3/HP1_QSPI> is being mapped into </dm_10/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP3/HP1_QSPI> is being mapped into </dm_14/Data_S2MM> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP3/HP1_QSPI> is being mapped into </dm_2/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP3/HP1_QSPI> is being mapped into </dm_6/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP4/HP2_QSPI> is being mapped into </dm_1/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP4/HP2_QSPI> is being mapped into </dm_13/Data_S2MM> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP4/HP2_QSPI> is being mapped into </dm_5/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP4/HP2_QSPI> is being mapped into </dm_9/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP5/HP3_QSPI> is being mapped into </dm_0/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP5/HP3_QSPI> is being mapped into </dm_12/Data_S2MM> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP5/HP3_QSPI> is being mapped into </dm_4/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP5/HP3_QSPI> is being mapped into </dm_8/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP2/HP0_LPS_OCM> is being mapped into </dm_11/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP2/HP0_LPS_OCM> does not match the usage <memory> of master </dm_11/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this periphINFO: [BD 41-1051] The usage <register> of periphExcluding </ps_e/SAXIGP2/HP0_LPS_OCM> from </dm_11/Data_MM2S>
</ps_e/SAXIGP2/HP0_LPS_OCM> is being mapped into </dm_15/Data_S2MM> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP2/HP0_LPS_OCM> does not match the usage <memory> of master </dm_15/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this perINFO: [BD 41-1051] The usage <register> of peripheraExcluding </ps_e/SAXIGP2/HP0_LPS_OCM> from </dm_15/Data_S2MM>
</ps_e/SAXIGP2/HP0_LPS_OCM> is being mapped into </dm_3/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP2/HP0_LPS_OCM> does not match the usage <memory> of master </dm_3/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this pINFO: [BD 41-1051] The usage <register> of peripheral Excluding </ps_e/SAXIGP2/HP0_LPS_OCM> from </dm_3/Data_MM2S>
</ps_e/SAXIGP2/HP0_LPS_OCM> is being mapped into </dm_7/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP2/HP0_LPS_OCM> does not match the usage <memory> of master </dm_7/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make thiINFO: [BD 41-1051] The usage <register> of peripheral </pExcluding </ps_e/SAXIGP2/HP0_LPS_OCM> from </dm_7/Data_MM2S>
</ps_e/SAXIGP3/HP1_LPS_OCM> is being mapped into </dm_10/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/HP1_LPS_OCM> does not match the usage <memory> of master </dm_10/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and makeINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/Excluding </ps_e/SAXIGP3/HP1_LPS_OCM> from </dm_10/Data_MM2S>
</ps_e/SAXIGP3/HP1_LPS_OCM> is being mapped into </dm_14/Data_S2MM> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/HP1_LPS_OCM> does not match the usage <memory> of master </dm_14/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and mINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXExcluding </ps_e/SAXIGP3/HP1_LPS_OCM> from </dm_14/Data_S2MM>
</ps_e/SAXIGP3/HP1_LPS_OCM> is being mapped into </dm_2/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/HP1_LPS_OCM> does not match the usage <memory> of master </dm_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution andINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGExcluding </ps_e/SAXIGP3/HP1_LPS_OCM> from </dm_2/Data_MM2S>
</ps_e/SAXIGP3/HP1_LPS_OCM> is being mapped into </dm_6/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/HP1_LPS_OCM> does not match the usage <memory> of master </dm_6/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/Excluding </ps_e/SAXIGP3/HP1_LPS_OCM> from </dm_6/Data_MM2S>
</ps_e/SAXIGP4/HP2_LPS_OCM> is being mapped into </dm_1/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precautiINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2Excluding </ps_e/SAXIGP4/HP2_LPS_OCM> from </dm_1/Data_MM2S>
</ps_e/SAXIGP4/HP2_LPS_OCM> is being mapped into </dm_13/Data_S2MM> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM> does not match the usage <memory> of master </dm_13/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPSExcluding </ps_e/SAXIGP4/HP2_LPS_OCM> from </dm_13/Data_S2MM>
</ps_e/SAXIGP4/HP2_LPS_OCM> is being mapped into </dm_5/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM> does not match the usage <memory> of master </dm_5/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this prINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OExcluding </ps_e/SAXIGP4/HP2_LPS_OCM> from </dm_5/Data_MM2S>
</ps_e/SAXIGP4/HP2_LPS_OCM> is being mapped into </dm_9/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM> does not match the usage <memory> of master </dm_9/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override thisINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM>Excluding </ps_e/SAXIGP4/HP2_LPS_OCM> from </dm_9/Data_MM2S>
</ps_e/SAXIGP5/HP3_LPS_OCM> is being mapped into </dm_0/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override tINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> doExcluding </ps_e/SAXIGP5/HP3_LPS_OCM> from </dm_0/Data_MM2S>
</ps_e/SAXIGP5/HP3_LPS_OCM> is being mapped into </dm_12/Data_S2MM> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does not match the usage <memory> of master </dm_12/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to overriINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does nExcluding </ps_e/SAXIGP5/HP3_LPS_OCM> from </dm_12/Data_S2MM>
</ps_e/SAXIGP5/HP3_LPS_OCM> is being mapped into </dm_4/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does not match the usage <memory> of master </dm_4/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to overINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does notExcluding </ps_e/SAXIGP5/HP3_LPS_OCM> from </dm_4/Data_MM2S>
</ps_e/SAXIGP5/HP3_LPS_OCM> is being mapped into </dm_8/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does not match the usage <memory> of master </dm_8/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to oINFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP5/HP3_LPS_OCM> does not maExcluding </ps_e/SAXIGP5/HP3_LPS_OCM> from </dm_8/Data_MM2S>
</conv2d_1_1_if/S_AXI/reg0> is being mapped into </ps_e/Data> at <0xA0000000 [ 64K ]>
</dm_0/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0010000 [ 4K ]>
</dm_1/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0011000 [ 4K ]>
</dm_10/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0012000 [ 4K ]>
</dm_11/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0013000 [ 4K ]>
</dm_12/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0014000 [ 4K ]>
</dm_13/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0015000 [ 4K ]>
</dm_14/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0016000 [ 4K ]>
</dm_15/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0017000 [ 4K ]>
</dm_2/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0018000 [ 4K ]>
</dm_3/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0019000 [ 4K ]>
</dm_4/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001A000 [ 4K ]>
</dm_5/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001B000 [ 4K ]>
</dm_6/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001C000 [ 4K ]>
</dm_7/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001D000 [ 4K ]>
</dm_8/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001E000 [ 4K ]>
</dm_9/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA001F000 [ 4K ]>
assign_bd_address: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.188 ; gain = 0.000
INFO: [OCL_UTIL] internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : <D:\ljd4\GCRU\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zcu102\zcu102.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: writing debug ip layout
INFO: [OCL_UTIL] internal step: generate_target all [get_files zcu102.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP2/HP0_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP3/HP1_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP4/HP2_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP5/HP3_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0/S00_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/xbar/M00_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1/S00_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/xbar/M01_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2/S00_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/S_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/S_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/M_AXI(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/xbar/S00_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP3_FPD(1) and /axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP3_FPD(1) and /axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP2_FPD(1) and /axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP2_FPD(1) and /axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP0_FPD(1) and /axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP0_FPD(1) and /axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP1_FPD(1) and /axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP1_FPD(1) and /axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /conv2d_1_1/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm thWARNING: [BD 41-927] Following properties on pin /conv2d_1_1/ap_clk have beeWrote  : <D:\ljd4\GCRU\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zcu102\zcu102.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be cWARNING: [BWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be WARNING: [BDWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will beWARNING: [BD WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will bWARNING: [BD 4WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will WARNING: [BD 41WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits willWARNING: [BD 41-WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits wilWARNING: [BD 41-2WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits wiWARNING: [BD 41-23WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp5_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP3_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp5_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP3_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp4_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP2_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp4_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP2_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp2_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp2_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp3_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp3_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower ordWARNING: [BD 41-235] Width mWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower orWARNING: [BD 41-235] Width miWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower oWARNING: [BD 41-235] Width misWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower WARNING: [BD 41-235] Width mismWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lowerWARNING: [BD 41-235] Width mismaWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only loweWARNING: [BD 41-235] Width mismatWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lowWARNING: [BD 41-235] Width mismatcWARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only loWARNING: [BD 41-235] Width mismatchWARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp5_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP3_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp5_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP3_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp4_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP2_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp4_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP2_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connected.WWARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp2_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connected.WAWARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp2_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connectedWARWARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp3_arid'(6) to net 'axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI_ARID'(2) - Only lower order bits will be connecteWARNWARNING: [BD 41-235] Width mismatch when connecting pin: '/ps_e/saxigp3_awid'(6) to net 'axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI_AWID'(2) - Only lower order bits will be connectWARNIVHDL Output written to : D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/sim/zcu102.v
VHDL Output written to : D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/hdl/zcu102_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu102_ps_e_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from VivadINFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu102_ps_e_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for yINFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
xit::source_ipfile: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1316.930 ; gain = 0.000
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_e .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2d_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2d_1_1_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP3_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP2_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP0_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP1_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_0_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_1_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_2_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_3_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_4_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_5_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_6_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_7_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_8_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_9_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_10_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_11_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_12_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_13_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_14_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_15_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sds_irq_const .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0 .ININFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1 INFINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2INFOINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplerINFO: [BD 41-1029]WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplINFO: [BD 41-1029] GeWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couINFO: [BD 41-1029WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/ReINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_cINFO: [BD 41-1029] INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m00_INFO: [BD 41-1029] GeneraINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m01INFO: [BD 41-1029] GeneratINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m0INFO: [BD 41-1029] GeneratiINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/mINFO: [BD 41-1029] GeneratioINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/INFO: [BD 41-1029] GenerationINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPDINFO: [BD 41-1029] Generation INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPINFO: [BD 41-1029] Generation cINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FINFO: [BD 41-1029] Generation coINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_INFO: [BD 41-1029] Generation comINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0INFO: [BD 41-1029] Generation compINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPMINFO: [BD 41-1029] Generation complINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPINFO: [BD 41-1029] Generation compleINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HINFO: [BD 41-1029] Generation completINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_INFO: [BD 41-1029] Generation completeINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXIINFO: [BD 41-1029] Generation completedINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXINFO: [BD 41-1029] Generation completed INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AINFO: [BD 41-1029] Generation completed fINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_INFO: [BD 41-1029] Generation completed fWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/RelWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/pINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_INFO: [BD 41-1029] Generation completed fINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_eINFO: [BD 41-1029] Generation completed for WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_psINFO: [BD 41-1029] Generation completed for INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_pINFO: [BD 41-1029] Generation completed for theWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_icINFO: [BD 41-1029] Generation completed for theINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iINFO: [BD 41-1029] Generation completed for the IPWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sINFO: [BD 41-1029] Generation completed for the IP Integrator block axiINFO: [BD 41-1029] Generation completed for the IPWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1INFO: [BD 41-1029] Generation completed for the IP Integrator block aINFO: [BD 41-1029] Generation completed for the IP InteINFO: [BD 41-1029] Generation completed for the IP Integrator block INFO: [BD 41-1029] Generation completed for the IP InteINFO: [BD 41-1029] Generation completed for the IP Integrator blockINFO: [BD 41-1029] Generation completed for the IP IntegWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'dWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sourcesINFO: [BD 41-1029] Generation completed for the IP Integrator bloINFO: [BD 41-1029] Generation completed for the IP IntegINFO: [BD 41-1029] Generation completed for the IP Integrator blINFO: [BD 41-1029] Generation completed for the IP IntegratWARNING: [IP_Flow 19-4994] Overwriting existing constraint fileWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/INFO: [BD 41-1029] Generation completed for the IP Integrator INFO: [BD 41-1029] Generation completed for the IP IntegratINFO: [BD 41-1029] Generation completed for the IP IntegratorINFO: [BD 41-1029] Generation completed for the IP Integrator WARNING: [IP_Flow 19-4994] Overwriting existing constraint fWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/INFO: [BD 41-1029] Generation completed for the IP IntegratINFO: [BD 41-1029] Generation completed for the IP Integrator INFO: [BD 41-1029] Generation completed for the IP IntegraINFO: [BD 41-1029] Generation completed for the IP Integrator bloWARNING: [IP_Flow 19-4994] Overwriting existing constrainWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcuINFO: [BD 41-1029] Generation completed for the IP IntegINFO: [BD 41-1029] Generation completed for the IP Integrator bloWARNING: [IP_Flow 19-4994] Overwriting existing constraWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zINFO: [BD 41-1029] Generation completed for the IP IntINFO: [BD 41-1029] Generation completed for the IP Integrator block axINFO: [BD 41-1029] Generation completed for the IP InINFO: [BD 41-1029] Generation completed for the IP Integrator block axINFO: [BD 41-1029] Generation completed for the IP IINFO: [BD 41-1029] Generation completed for the IP Integrator block axiWARNING: [IP_Flow 19-4994] Overwriting existing conWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipINFO: [BD 41-1029] Generation completed for the IPINFO: [BD 41-1029] Generation completed for the IP Integrator block axiINFO: [BD 41-1029] Generation completed for the IINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_icWARNING: [IP_Flow 19-4994] Overwriting existing WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcINFO: [BD 41-1029] Generation completed for theINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_icINFO: [BD 41-1029] Generation completed for thINFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_psINFO: [Common 17-14] Message 'BD 41-1029' appINFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command setWARNING: [IP_Flow 19-4994] Overwriting existWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_aWARNING: [IP_Flow 19-4994] Overwriting exisWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auWARNING: [IP_Flow 19-4994] Overwriting exiWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_datWARNING: [IP_Flow 19-4994] Overwriting exWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_autoWARNING: [IP_Flow 19-4994] Overwriting eWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_WARNING: [IP_Flow 19-4994] Overwriting WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_uWARNING: [IP_Flow 19-4994] OverwritingWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_usWARNING: [IP_Flow 19-4994] OverwritinWARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifExporting to file D:/ljd4/GCRU/ReleaExporting to file D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sourcesGenerated Block Design Tcl file D:/Generated Block Design Tcl file D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bGenerated Hardware Definition FileGenerated Hardware Definition File D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sourcegenerate_target: Time (s): cpu = generate_target: Time (s): cpu = 00:05:48 ; elapsed = 00:07:20 . Memory (MB): pINFO: [OCL_UTIL] internal step: INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -
INFO: [IP_Flow 19-4838] Using cINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_ds_0,INFO: [IP_Flow 19-4838] Using INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_4, INFO: [IP_Flow 19-4838] UsingINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_13_rx_0_0, cINFO: [IP_Flow 19-4838] UsinINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_8_tx_0_0, caINFO: [IP_Flow 19-4838] UsiINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_15_0, cacINFO: [IP_Flow 19-4838] UsINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_6_0, cachINFO: [IP_Flow 19-4838] UINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_regslice_1, cacheINFO: [IP_Flow 19-4838] INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m06_regslice_0, cache-INFO: [IP_Flow 19-4838]INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m15_regslice_0, cache-IINFO: [IP_Flow 19-4838INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_ps_e_0, cache-IDINFO: [IP_Flow 19-483INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s03_regslice_3, cache-ID INFO: [IP_Flow 19-48INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_pc_0, cache-ID =INFO: [IP_Flow 19-4INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_2, cache-ID = INFO: [IP_Flow 19-INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_11_tx_0_0, cache-ID = 8INFO: [IP_Flow 19INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_6_tx_0_0, cache-ID = 81INFO: [IP_Flow 1INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_13_0, cache-ID = ddaINFO: [IP_Flow INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_8_0, cache-ID = 7923INFO: [IP_FlowINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_regslice_3, cache-ID = d6625INFO: [IP_FloINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m08_regslice_0, cache-ID = d20395INFO: [IP_FlINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_0_0, cache-ID = d86cb82INFO: [IP_FINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s00_regslice_0, cache-ID = 2c5ed685INFO: [IP_INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s01_regslice_3, cache-ID = 022abf9d3INFO: [IPINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_tier2_xbar_0_0, cache-ID = c83d79c7a8INFO: [IINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_0, cache-ID = 037f463dff6INFO: [INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_5, cache-ID = 037f463dff6cINFO: INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_14_rx_0_0, cache-ID = 99d3b4e7d1dbaINFO:INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_9_tx_0_0, cache-ID = 81e72fc0f6beecINFOINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_1_0, cache-ID = 7923106610a3ecbINFINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_data_fifo_1, cache-ID = 247ea0f93fb29cdcININFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m01_regslice_0, cache-ID = d20395e5106d3238.IINFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m10_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_2_0, cache-ID = a0c7eff89a600241.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s00_regslice_2, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s02_regslice_1, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_tier2_xbar_2_0, cache-ID = 7821df493d9b9c9a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_1, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_8, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_4_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_11_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_9_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_regslice_4, cache-ID = d6625c20b8a7878b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m09_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_1_0, cache-ID = ecd19ebadbf798b2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s00_regslice_1, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s02_regslice_0, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_tier2_xbar_1_0, cache-ID = 595a176eae3cf029.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_10, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_3, cache-ID = ca48c40a8ea79ee9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_12_rx_0_0, cache-ID = 99d3b4e7d1dba955.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_7_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_14_0, cache-ID = dda28051c2aeb606.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_5_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_regslice_0, cache-ID = 4b66ae44c72cea01.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m05_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m14_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_6_0, cache-ID = 62cc592e25419a44.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s01_regslice_1, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s03_regslice_1, cache-ID = e81ba99dd37fca3d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_xbar_3, cache-ID = 31541ce1130154c6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_11, cache-ID = ca48c40a8ea79ee9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_7, cache-ID = ca48c40a8ea79ee9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_2_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_0_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_3_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_data_fifo_2, cache-ID = 247ea0f93fb29cdc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m03_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m12_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_4_0, cache-ID = 987a6db0b9edd712.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s00_regslice_4, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s02_regslice_3, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_xbar_1, cache-ID = 31541ce1130154c6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_12, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_0_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_3_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_10_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_4_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_data_fifo_3, cache-ID = 247ea0f93fb29cdc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m04_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m13_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_5_0, cache-ID = ccbfda3f6fe25bfa.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s01_regslice_0, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s03_regslice_0, cache-ID = e81ba99dd37fca3d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_xbar_2, cache-ID = 31541ce1130154c6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_13, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_6, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_15_rx_0_0, cache-ID = 99d3b4e7d1dba955.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_clk_wiz_0_0, cache-ID = 54b103b8c9c191df.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_dm_2_0, cache-ID = 7923106610a3ecb0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m00_data_fifo_0, cache-ID = 247ea0f93fb29cdc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m02_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_m11_regslice_0, cache-ID = d20395e5106d3238.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_proc_sys_reset_3_0, cache-ID = 5f17c14efa4425cd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s00_regslice_3, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_s02_regslice_2, cache-ID = 022abf9d3d93c305.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_xbar_0, cache-ID = d72b87614e3cffbf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_14, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_9, cache-ID = 037f463dff6c870a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_1_tx_0_0, cache-ID = 81e72fc0f6beec0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_conv2d_1_1_if_0, cache-ID = 7f95d139e96d583a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_auto_us_df_15, cache-ID = ca48c40a8ea79ee9.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
config_ip_cache: Time (s): cpu = 00:01:51 ; elapsed = 00:01:20 . Memory (MB): peak = 1485.551 ; gain = 93.102
INFO: [OCL_UTIL] internal step: write_hwdef -force -file output/system.hdf
INFO: [OCL_UTIL] internal step: add_files -norecurse [make_wrapper -top -files [get_files zcu102.bd]]
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/zcu102_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/zcu102_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context d:/ljd4/GCRU/Release/_sds/p0/vivado/output/zcu102_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early d:/ljd4/GCRU/Release/_sds/p0/vivado/output/zcu102_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1485.551 ; gain = 0.000
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 8  
[Mon Nov 25 19:44:33 2019] Launched zcu102_conv2d_1_1_0_synth_1...
Run output will be captured here: D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/zcu102_conv2d_1_1_0_synth_1/runme.log
[Mon Nov 25 19:44:33 2019] Launched synth_1...
Run output will be captured here: D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/runme.log
[Mon Nov 25 19:44:33 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zcu102_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 451.316 ; gain = 202.074
add_files: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 755.293 ; gain = 303.977
Command: synth_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 755.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_wrapper' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zcu102_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zcu102' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:10125]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:13197]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_1J0XF1H' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_1J0XF1H' (1#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_SX2O6S' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:158]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_SX2O6S' (2#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:158]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_IAOBNQ' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:304]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_IAOBNQ' (3#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:304]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1L5FO83' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:974]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_0' (4#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1L5FO83' (5#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:974]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RMJU2A' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2756]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m01_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m01_regslice_0' (6#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zcu102_m01_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2911]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RMJU2A' (7#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2756]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_KMOB28' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2951]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m02_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m02_regslice_0' (8#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m02_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zcu102_m02_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3106]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_KMOB28' (9#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2951]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1RBCT5D' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3146]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m03_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m03_regslice_0' (10#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zcu102_m03_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3301]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1RBCT5D' (11#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3146]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_75JNC4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3341]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m04_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m04_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m04_regslice_0' (12#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m04_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'zcu102_m04_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3496]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_75JNC4' (13#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3341]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1EY6ID1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3536]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m05_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m05_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m05_regslice_0' (14#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m05_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'zcu102_m05_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3691]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1EY6ID1' (15#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3536]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17YAXZB' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3731]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m06_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m06_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m06_regslice_0' (16#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'zcu102_m06_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3886]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17YAXZB' (17#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3731]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_DBGQHI' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3926]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m07_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m07_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m07_regslice_0' (18#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m07_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm07_regslice' of module 'zcu102_m07_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4081]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_DBGQHI' (19#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3926]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1GYZZ1O' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4121]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m08_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m08_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m08_regslice_0' (20#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm08_regslice' of module 'zcu102_m08_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4276]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1GYZZ1O' (21#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4121]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_4KXC59' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4316]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m09_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m09_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m09_regslice_0' (22#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m09_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'zcu102_m09_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4471]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_4KXC59' (23#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4316]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_KMVJFK' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4511]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m10_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m10_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m10_regslice_0' (24#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm10_regslice' of module 'zcu102_m10_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4666]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_KMVJFK' (25#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4511]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1RBLG35' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4706]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m11_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m11_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m11_regslice_0' (26#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m11_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm11_regslice' of module 'zcu102_m11_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4861]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1RBLG35' (27#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4706]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_1L5NARN' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4901]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m12_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m12_regslice_0' (28#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm12_regslice' of module 'zcu102_m12_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5056]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_1L5NARN' (29#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4901]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_RMSV6A' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5096]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m13_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m13_regslice_0' (30#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm13_regslice' of module 'zcu102_m13_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5251]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_RMSV6A' (31#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5096]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_17YIU1Z' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5291]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m14_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m14_regslice_0' (32#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m14_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm14_regslice' of module 'zcu102_m14_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5446]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_17YIU1Z' (33#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5291]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_DBQ14M' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5486]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m15_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m15_regslice_0' (34#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm15_regslice' of module 'zcu102_m15_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5641]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_DBQ14M' (35#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5486]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_75RUF8' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5681]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m16_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m16_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m16_regslice_0' (36#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m16_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm16_regslice' of module 'zcu102_m16_regslice_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5836]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_75RUF8' (37#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5681]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XHUIUQ' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6312]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_ds_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_ds_0' (38#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_pc_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_pc_0' (39#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_data_fifo_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_data_fifo_0' (40#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_0' (41#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'zcu102_s00_regslice_0' requires 84 connections, but only 82 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6831]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XHUIUQ' (42#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6312]
INFO: [Synth 8-6157] synthesizing module 'zcu102_tier2_xbar_0_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_tier2_xbar_0_0' (43#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_tier2_xbar_1_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_tier2_xbar_1_0' (44#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_tier2_xbar_2_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_tier2_xbar_2_0' (45#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_0' (46#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' (47#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:13197]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16033]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CB7DMH' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1708]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_data_fifo_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_data_fifo_2' (48#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_3' (49#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zcu102_m00_regslice_3' requires 80 connections, but only 78 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2151]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CB7DMH' (50#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1708]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7PU0X4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6916]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_8' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_8' (51#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_8_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_8' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7063]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_3' (52#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7PU0X4' (53#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6916]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1EF4ZP5' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7352]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_9' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_9' (54#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_9_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_9' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7499]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s01_regslice_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s01_regslice_2' (55#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1EF4ZP5' (56#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7352]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_17EMY4R' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8224]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_10' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_10' (57#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_10_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_10' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8371]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s02_regslice_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s02_regslice_2' (58#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_17EMY4R' (59#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8224]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_DWDLGA' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9610]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_11' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_11' (60#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_11_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_11' requires 40 connections, but only 39 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9784]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s03_regslice_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s03_regslice_2' (61#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_DWDLGA' (62#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9610]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_3' (63#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16807]
WARNING: [Synth 8-689] width (384) of port connection 's_axi_rdata' does not match port width (512) of module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16824]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16825]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16827]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zcu102_xbar_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16828]
WARNING: [Synth 8-350] instance 'xbar' of module 'zcu102_xbar_3' requires 78 connections, but only 76 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16757]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' (64#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16033]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16836]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1C4VKPQ' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:450]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_data_fifo_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_data_fifo_3' (65#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_4' (66#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zcu102_m00_regslice_4' requires 80 connections, but only 78 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:893]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1C4VKPQ' (67#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:450]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16ZUXHR' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5876]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_12' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_12' (68#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_12_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_12' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6023]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_4' (69#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16ZUXHR' (70#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:5876]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ELJYCE' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7788]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_13' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_13' (71#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_13_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_13' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7935]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s01_regslice_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s01_regslice_3' (72#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ELJYCE' (73#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7788]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_850SJ0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8660]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_14' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_14' (74#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_14_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_14' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8807]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s02_regslice_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s02_regslice_3' (75#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_850SJ0' (76#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8660]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1DQDDRX' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9096]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_15' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_15' (77#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_15_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_15' requires 40 connections, but only 39 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9270]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s03_regslice_3' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s03_regslice_3' (78#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1DQDDRX' (79#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9096]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_4' (80#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_4_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17610]
WARNING: [Synth 8-689] width (384) of port connection 's_axi_rdata' does not match port width (512) of module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17627]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17628]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17630]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zcu102_xbar_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17631]
WARNING: [Synth 8-350] instance 'xbar' of module 'zcu102_xbar_4' requires 78 connections, but only 76 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17560]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' (81#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:16836]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17639]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1W36IT2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1184]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_data_fifo_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_data_fifo_1' (82#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_2' (83#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zcu102_m00_regslice_2' requires 80 connections, but only 78 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1627]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1W36IT2' (84#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1184]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1I2ZTBB' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6094]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_4' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_4' (85#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_4' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6241]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_2' (86#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1I2ZTBB' (87#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:6094]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_U3X9DI' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8006]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_5' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_5' (88#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_5' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8153]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s01_regslice_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s01_regslice_1' (89#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_U3X9DI' (90#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8006]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_J860JO' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8878]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_6' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_6' (91#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_6' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9025]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s02_regslice_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s02_regslice_1' (92#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s02_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_J860JO' (93#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8878]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1T8R1SL' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9353]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_7' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_7' (94#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_auto_us_df_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_7' requires 40 connections, but only 39 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9527]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s03_regslice_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s03_regslice_1' (95#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_s03_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1T8R1SL' (96#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:9353]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_2_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_2' (97#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18413]
WARNING: [Synth 8-689] width (384) of port connection 's_axi_rdata' does not match port width (512) of module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18430]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18431]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18433]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zcu102_xbar_2' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18434]
WARNING: [Synth 8-350] instance 'xbar' of module 'zcu102_xbar_2' requires 78 connections, but only 76 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:18363]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' (98#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:17639]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_data_fifo_0' (99#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_1' (100#1) [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-32176-hp-PC/realtime/zcu102_m00_regslice_1_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zcu102_m00_regslice_1' requires 80 connections, but only 78 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2675]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_0' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7281]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_1' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:7717]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_2' requires 34 connections, but only 33 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:8589]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_3' requires 40 connections, but only 39 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:10041]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zcu102_xbar_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19216]
WARNING: [Synth 8-689] width (384) of port connection 's_axi_rdata' does not match port width (512) of module 'zcu102_xbar_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19233]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zcu102_xbar_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19234]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zcu102_xbar_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19236]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zcu102_xbar_1' [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19237]
WARNING: [Synth 8-350] instance 'xbar' of module 'zcu102_xbar_1' requires 78 connections, but only 76 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:19166]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_12_rx_0' of module 'zcu102_axis_dwc_dm_12_rx_0_0' requires 14 connections, but only 13 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:11857]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_13_rx_0' of module 'zcu102_axis_dwc_dm_13_rx_0_0' requires 14 connections, but only 13 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:11871]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_14_rx_0' of module 'zcu102_axis_dwc_dm_14_rx_0_0' requires 14 connections, but only 13 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:11885]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_15_rx_0' of module 'zcu102_axis_dwc_dm_15_rx_0_0' requires 14 connections, but only 13 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:11899]
WARNING: [Synth 8-350] instance 'conv2d_1_1_if' of module 'zcu102_conv2d_1_1_if_0' requires 208 connections, but only 206 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12097]
WARNING: [Synth 8-350] instance 'dm_0' of module 'zcu102_dm_0_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12304]
WARNING: [Synth 8-350] instance 'dm_1' of module 'zcu102_dm_1_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12342]
WARNING: [Synth 8-350] instance 'dm_10' of module 'zcu102_dm_10_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12380]
WARNING: [Synth 8-350] instance 'dm_11' of module 'zcu102_dm_11_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12418]
WARNING: [Synth 8-350] instance 'dm_12' of module 'zcu102_dm_12_0' requires 43 connections, but only 40 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12456]
WARNING: [Synth 8-350] instance 'dm_13' of module 'zcu102_dm_13_0' requires 43 connections, but only 40 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12497]
WARNING: [Synth 8-350] instance 'dm_14' of module 'zcu102_dm_14_0' requires 43 connections, but only 40 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12538]
WARNING: [Synth 8-350] instance 'dm_15' of module 'zcu102_dm_15_0' requires 43 connections, but only 40 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12579]
WARNING: [Synth 8-350] instance 'dm_2' of module 'zcu102_dm_2_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12620]
WARNING: [Synth 8-350] instance 'dm_3' of module 'zcu102_dm_3_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12658]
WARNING: [Synth 8-350] instance 'dm_4' of module 'zcu102_dm_4_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12696]
WARNING: [Synth 8-350] instance 'dm_5' of module 'zcu102_dm_5_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12734]
WARNING: [Synth 8-350] instance 'dm_6' of module 'zcu102_dm_6_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12772]
WARNING: [Synth 8-350] instance 'dm_7' of module 'zcu102_dm_7_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12810]
WARNING: [Synth 8-350] instance 'dm_8' of module 'zcu102_dm_8_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12848]
WARNING: [Synth 8-350] instance 'dm_9' of module 'zcu102_dm_9_0' requires 40 connections, but only 37 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12886]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12924]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zcu102_proc_sys_reset_0_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12924]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zcu102_proc_sys_reset_1_0' requires 10 connections, but only 7 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12930]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12938]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zcu102_proc_sys_reset_2_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12938]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12944]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zcu102_proc_sys_reset_3_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12944]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12950]
WARNING: [Synth 8-350] instance 'proc_sys_reset_4' of module 'zcu102_proc_sys_reset_4_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12950]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12956]
WARNING: [Synth 8-350] instance 'proc_sys_reset_5' of module 'zcu102_proc_sys_reset_5_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12962]
WARNING: [Synth 8-350] instance 'proc_sys_reset_6' of module 'zcu102_proc_sys_reset_6_0' requires 10 connections, but only 5 given [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12962]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s03_couplers_imp_TF250Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_TF250Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1II32HV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1II32HV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1TXTW9D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1TXTW9D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ITAHHC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ITAHHC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_W97FDD has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S03_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0 has unconnected port S03_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_1T8R1SL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_1T8R1SL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_J860JO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_J860JO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_U3X9DI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_U3X9DI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W36IT2 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S03_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port S03_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_1DQDDRX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_1DQDDRX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_850SJ0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_850SJ0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_ELJYCE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_ELJYCE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1C4VKPQ has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port S02_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 760.852 ; gain = 5.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 760.852 ; gain = 5.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 760.852 ; gain = 5.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_3'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_3'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_4'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_4'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_5'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_5'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_6'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_6'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_7'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_7'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_8'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_8'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_9'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_9'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_10'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_10'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_11'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0/zcu102_dm_0_0_in_context.xdc] for cell 'zcu102_i/dm_11'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_12'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_12'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_13'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_13'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_14'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_14'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_15'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_15'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_0/zcu102_conv2d_1_1_0/zcu102_conv2d_1_1_0_in_context.xdc] for cell 'zcu102_i/conv2d_1_1'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_0/zcu102_conv2d_1_1_0/zcu102_conv2d_1_1_0_in_context.xdc] for cell 'zcu102_i/conv2d_1_1'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_if_0/zcu102_conv2d_1_1_if_0/zcu102_conv2d_1_1_if_0_in_context.xdc] for cell 'zcu102_i/conv2d_1_1_if'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_if_0/zcu102_conv2d_1_1_if_0/zcu102_conv2d_1_1_if_0_in_context.xdc] for cell 'zcu102_i/conv2d_1_1_if'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_1/zcu102_xbar_1/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/xbar'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_1/zcu102_xbar_1/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/xbar'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_2/zcu102_xbar_2/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/xbar'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_2/zcu102_xbar_2/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/xbar'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_3/zcu102_xbar_3/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_3/zcu102_xbar_3/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_4/zcu102_xbar_4/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_4/zcu102_xbar_4/zcu102_xbar_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_tx_0_0/zcu102_axis_dwc_dm_2_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_tx_0_0/zcu102_axis_dwc_dm_2_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_3_tx_0_0/zcu102_axis_dwc_dm_3_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_3_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_3_tx_0_0/zcu102_axis_dwc_dm_3_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_3_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_4_tx_0_0/zcu102_axis_dwc_dm_4_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_4_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_4_tx_0_0/zcu102_axis_dwc_dm_4_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_4_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_5_tx_0_0/zcu102_axis_dwc_dm_5_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_5_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_5_tx_0_0/zcu102_axis_dwc_dm_5_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_5_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_6_tx_0_0/zcu102_axis_dwc_dm_6_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_6_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_6_tx_0_0/zcu102_axis_dwc_dm_6_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_6_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_7_tx_0_0/zcu102_axis_dwc_dm_7_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_7_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_7_tx_0_0/zcu102_axis_dwc_dm_7_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_7_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_8_tx_0_0/zcu102_axis_dwc_dm_8_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_8_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_8_tx_0_0/zcu102_axis_dwc_dm_8_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_8_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_9_tx_0_0/zcu102_axis_dwc_dm_9_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_9_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_9_tx_0_0/zcu102_axis_dwc_dm_9_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_9_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_10_tx_0_0/zcu102_axis_dwc_dm_10_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_10_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_10_tx_0_0/zcu102_axis_dwc_dm_10_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_10_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_11_tx_0_0/zcu102_axis_dwc_dm_11_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_11_tx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_11_tx_0_0/zcu102_axis_dwc_dm_11_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_11_tx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_12_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_12_rx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_12_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_12_rx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_13_rx_0_0/zcu102_axis_dwc_dm_13_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_13_rx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_13_rx_0_0/zcu102_axis_dwc_dm_13_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_13_rx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_14_rx_0_0/zcu102_axis_dwc_dm_14_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_14_rx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_14_rx_0_0/zcu102_axis_dwc_dm_14_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_14_rx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_15_rx_0_0/zcu102_axis_dwc_dm_15_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_15_rx_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_15_rx_0_0/zcu102_axis_dwc_dm_15_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_15_rx_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_0_0/zcu102_tier2_xbar_0_0/zcu102_tier2_xbar_0_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_0_0/zcu102_tier2_xbar_0_0/zcu102_tier2_xbar_0_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_1_0/zcu102_tier2_xbar_1_0/zcu102_tier2_xbar_1_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_1_0/zcu102_tier2_xbar_1_0/zcu102_tier2_xbar_1_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_2_0/zcu102_tier2_xbar_2_0/zcu102_tier2_xbar_2_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_2_0/zcu102_tier2_xbar_2_0/zcu102_tier2_xbar_2_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m07_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m07_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m04_regslice_0/zcu102_m04_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m04_regslice_0/zcu102_m04_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m05_regslice_0/zcu102_m05_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m05_regslice_0/zcu102_m05_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m06_regslice_0/zcu102_m06_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m06_regslice_0/zcu102_m06_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m07_regslice_0/zcu102_m07_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m07_regslice_0/zcu102_m07_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m08_regslice_0/zcu102_m08_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m08_regslice_0/zcu102_m08_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m09_regslice_0/zcu102_m09_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m09_regslice_0/zcu102_m09_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m10_regslice_0/zcu102_m10_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m10_regslice_0/zcu102_m10_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m11_regslice_0/zcu102_m11_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m11_regslice_0/zcu102_m11_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m12_regslice_0/zcu102_m12_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m12_regslice_0/zcu102_m12_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m13_regslice_0/zcu102_m13_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m13_regslice_0/zcu102_m13_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m14_regslice_0/zcu102_m14_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m14_regslice_0/zcu102_m14_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m15_regslice_0/zcu102_m15_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m15_regslice_0/zcu102_m15_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m16_regslice_0/zcu102_m16_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m16_regslice_0/zcu102_m16_regslice_0/zcu102_m02_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/s00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/s01_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_0/zcu102_s02_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_0/zcu102_s02_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/s02_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_0/zcu102_s03_regslice_0/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_0/zcu102_s03_regslice_0/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/s03_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_0/zcu102_m00_data_fifo_0/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_0/zcu102_m00_data_fifo_0/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_4/zcu102_auto_us_df_4/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_4/zcu102_auto_us_df_4/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_1/zcu102_s01_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_1/zcu102_s01_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_5/zcu102_auto_us_df_5/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_5/zcu102_auto_us_df_5/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_1/zcu102_s02_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_1/zcu102_s02_regslice_1/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_6/zcu102_auto_us_df_6/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_6/zcu102_auto_us_df_6/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_1/zcu102_s03_regslice_1/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_1/zcu102_s03_regslice_1/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/s03_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_7/zcu102_auto_us_df_7/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_7/zcu102_auto_us_df_7/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_1/zcu102_m00_data_fifo_1/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_1/zcu102_m00_data_fifo_1/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_2/zcu102_m00_regslice_2/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_2/zcu102_m00_regslice_2/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_8/zcu102_auto_us_df_8/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_8/zcu102_auto_us_df_8/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_2/zcu102_s01_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_2/zcu102_s01_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_9/zcu102_auto_us_df_9/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_9/zcu102_auto_us_df_9/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_2/zcu102_s02_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_2/zcu102_s02_regslice_2/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_10/zcu102_auto_us_df_10/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_10/zcu102_auto_us_df_10/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_2/zcu102_s03_regslice_2/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_2/zcu102_s03_regslice_2/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_11/zcu102_auto_us_df_11/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_11/zcu102_auto_us_df_11/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_2/zcu102_m00_data_fifo_2/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_2/zcu102_m00_data_fifo_2/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_3/zcu102_m00_regslice_3/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_3/zcu102_m00_regslice_3/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_12/zcu102_auto_us_df_12/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_12/zcu102_auto_us_df_12/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_3/zcu102_s01_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_3/zcu102_s01_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_13/zcu102_auto_us_df_13/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_13/zcu102_auto_us_df_13/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_3/zcu102_s02_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_3/zcu102_s02_regslice_3/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_14/zcu102_auto_us_df_14/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_14/zcu102_auto_us_df_14/zcu102_auto_us_df_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_3/zcu102_s03_regslice_3/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_3/zcu102_s03_regslice_3/zcu102_s00_regslice_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_15/zcu102_auto_us_df_15/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_15/zcu102_auto_us_df_15/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_3/zcu102_m00_data_fifo_3/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_3/zcu102_m00_data_fifo_3/zcu102_m00_data_fifo_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_4/zcu102_m00_regslice_4/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_4/zcu102_m00_regslice_4/zcu102_m00_regslice_4_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice'
Parsing XDC File [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1731.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1731.664 ; gain = 0.000
write_xdc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1731.664 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1731.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1731.664 ; gain = 976.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1731.664 ; gain = 976.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu102_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/ps_e. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/conv2d_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/conv2d_1_1_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_0_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_1_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_2_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_3_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_4_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_5_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_6_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_7_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_8_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_9_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_10_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_11_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_12_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_13_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_14_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_15_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/sds_irq_const. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1731.664 ; gain = 976.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1731.664 ; gain = 976.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1731.664 ; gain = 976.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/ps_e/pl_clk0' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_in1' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out1' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out2' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out3' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out4' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out5' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out6' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out7' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out7/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2106.566 ; gain = 1351.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2107.832 ; gain = 1352.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |zcu102_tier2_xbar_0_0        |         1|
|2     |zcu102_tier2_xbar_1_0        |         1|
|3     |zcu102_tier2_xbar_2_0        |         1|
|4     |zcu102_xbar_0                |         1|
|5     |zcu102_m00_regslice_0        |         1|
|6     |zcu102_m01_regslice_0        |         1|
|7     |zcu102_m02_regslice_0        |         1|
|8     |zcu102_m03_regslice_0        |         1|
|9     |zcu102_m04_regslice_0        |         1|
|10    |zcu102_m05_regslice_0        |         1|
|11    |zcu102_m06_regslice_0        |         1|
|12    |zcu102_m07_regslice_0        |         1|
|13    |zcu102_m08_regslice_0        |         1|
|14    |zcu102_m09_regslice_0        |         1|
|15    |zcu102_m10_regslice_0        |         1|
|16    |zcu102_m11_regslice_0        |         1|
|17    |zcu102_m12_regslice_0        |         1|
|18    |zcu102_m13_regslice_0        |         1|
|19    |zcu102_m14_regslice_0        |         1|
|20    |zcu102_m15_regslice_0        |         1|
|21    |zcu102_m16_regslice_0        |         1|
|22    |zcu102_auto_ds_0             |         1|
|23    |zcu102_auto_pc_0             |         1|
|24    |zcu102_s00_data_fifo_0       |         1|
|25    |zcu102_s00_regslice_0        |         1|
|26    |zcu102_xbar_3                |         1|
|27    |zcu102_m00_data_fifo_2       |         1|
|28    |zcu102_m00_regslice_3        |         1|
|29    |zcu102_auto_us_df_8          |         1|
|30    |zcu102_s00_regslice_3        |         1|
|31    |zcu102_auto_us_df_9          |         1|
|32    |zcu102_s01_regslice_2        |         1|
|33    |zcu102_auto_us_df_10         |         1|
|34    |zcu102_s02_regslice_2        |         1|
|35    |zcu102_auto_us_df_11         |         1|
|36    |zcu102_s03_regslice_2        |         1|
|37    |zcu102_xbar_4                |         1|
|38    |zcu102_m00_data_fifo_3       |         1|
|39    |zcu102_m00_regslice_4        |         1|
|40    |zcu102_auto_us_df_12         |         1|
|41    |zcu102_s00_regslice_4        |         1|
|42    |zcu102_auto_us_df_13         |         1|
|43    |zcu102_s01_regslice_3        |         1|
|44    |zcu102_auto_us_df_14         |         1|
|45    |zcu102_s02_regslice_3        |         1|
|46    |zcu102_auto_us_df_15         |         1|
|47    |zcu102_s03_regslice_3        |         1|
|48    |zcu102_xbar_2                |         1|
|49    |zcu102_m00_data_fifo_1       |         1|
|50    |zcu102_m00_regslice_2        |         1|
|51    |zcu102_auto_us_df_4          |         1|
|52    |zcu102_s00_regslice_2        |         1|
|53    |zcu102_auto_us_df_5          |         1|
|54    |zcu102_s01_regslice_1        |         1|
|55    |zcu102_auto_us_df_6          |         1|
|56    |zcu102_s02_regslice_1        |         1|
|57    |zcu102_auto_us_df_7          |         1|
|58    |zcu102_s03_regslice_1        |         1|
|59    |zcu102_xbar_1                |         1|
|60    |zcu102_m00_data_fifo_0       |         1|
|61    |zcu102_m00_regslice_1        |         1|
|62    |zcu102_auto_us_df_0          |         1|
|63    |zcu102_s00_regslice_1        |         1|
|64    |zcu102_auto_us_df_1          |         1|
|65    |zcu102_s01_regslice_0        |         1|
|66    |zcu102_auto_us_df_2          |         1|
|67    |zcu102_s02_regslice_0        |         1|
|68    |zcu102_auto_us_df_3          |         1|
|69    |zcu102_s03_regslice_0        |         1|
|70    |zcu102_axis_dwc_dm_0_tx_0_0  |         1|
|71    |zcu102_axis_dwc_dm_10_tx_0_0 |         1|
|72    |zcu102_axis_dwc_dm_11_tx_0_0 |         1|
|73    |zcu102_axis_dwc_dm_12_rx_0_0 |         1|
|74    |zcu102_axis_dwc_dm_13_rx_0_0 |         1|
|75    |zcu102_axis_dwc_dm_14_rx_0_0 |         1|
|76    |zcu102_axis_dwc_dm_15_rx_0_0 |         1|
|77    |zcu102_axis_dwc_dm_1_tx_0_0  |         1|
|78    |zcu102_axis_dwc_dm_2_tx_0_0  |         1|
|79    |zcu102_axis_dwc_dm_3_tx_0_0  |         1|
|80    |zcu102_axis_dwc_dm_4_tx_0_0  |         1|
|81    |zcu102_axis_dwc_dm_5_tx_0_0  |         1|
|82    |zcu102_axis_dwc_dm_6_tx_0_0  |         1|
|83    |zcu102_axis_dwc_dm_7_tx_0_0  |         1|
|84    |zcu102_axis_dwc_dm_8_tx_0_0  |         1|
|85    |zcu102_axis_dwc_dm_9_tx_0_0  |         1|
|86    |zcu102_clk_wiz_0_0           |         1|
|87    |zcu102_conv2d_1_1_0          |         1|
|88    |zcu102_conv2d_1_1_if_0       |         1|
|89    |zcu102_dm_0_0                |         1|
|90    |zcu102_dm_1_0                |         1|
|91    |zcu102_dm_10_0               |         1|
|92    |zcu102_dm_11_0               |         1|
|93    |zcu102_dm_12_0               |         1|
|94    |zcu102_dm_13_0               |         1|
|95    |zcu102_dm_14_0               |         1|
|96    |zcu102_dm_15_0               |         1|
|97    |zcu102_dm_2_0                |         1|
|98    |zcu102_dm_3_0                |         1|
|99    |zcu102_dm_4_0                |         1|
|100   |zcu102_dm_5_0                |         1|
|101   |zcu102_dm_6_0                |         1|
|102   |zcu102_dm_7_0                |         1|
|103   |zcu102_dm_8_0                |         1|
|104   |zcu102_dm_9_0                |         1|
|105   |zcu102_proc_sys_reset_0_0    |         1|
|106   |zcu102_proc_sys_reset_1_0    |         1|
|107   |zcu102_proc_sys_reset_2_0    |         1|
|108   |zcu102_proc_sys_reset_3_0    |         1|
|109   |zcu102_proc_sys_reset_4_0    |         1|
|110   |zcu102_proc_sys_reset_5_0    |         1|
|111   |zcu102_proc_sys_reset_6_0    |         1|
|112   |zcu102_ps_e_0                |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |zcu102_auto_ds_0             |     1|
|2     |zcu102_auto_pc_0             |     1|
|3     |zcu102_auto_us_df_0          |     1|
|4     |zcu102_auto_us_df_1          |     1|
|5     |zcu102_auto_us_df_10         |     1|
|6     |zcu102_auto_us_df_11         |     1|
|7     |zcu102_auto_us_df_12         |     1|
|8     |zcu102_auto_us_df_13         |     1|
|9     |zcu102_auto_us_df_14         |     1|
|10    |zcu102_auto_us_df_15         |     1|
|11    |zcu102_auto_us_df_2          |     1|
|12    |zcu102_auto_us_df_3          |     1|
|13    |zcu102_auto_us_df_4          |     1|
|14    |zcu102_auto_us_df_5          |     1|
|15    |zcu102_auto_us_df_6          |     1|
|16    |zcu102_auto_us_df_7          |     1|
|17    |zcu102_auto_us_df_8          |     1|
|18    |zcu102_auto_us_df_9          |     1|
|19    |zcu102_axis_dwc_dm_0_tx_0_0  |     1|
|20    |zcu102_axis_dwc_dm_10_tx_0_0 |     1|
|21    |zcu102_axis_dwc_dm_11_tx_0_0 |     1|
|22    |zcu102_axis_dwc_dm_12_rx_0_0 |     1|
|23    |zcu102_axis_dwc_dm_13_rx_0_0 |     1|
|24    |zcu102_axis_dwc_dm_14_rx_0_0 |     1|
|25    |zcu102_axis_dwc_dm_15_rx_0_0 |     1|
|26    |zcu102_axis_dwc_dm_1_tx_0_0  |     1|
|27    |zcu102_axis_dwc_dm_2_tx_0_0  |     1|
|28    |zcu102_axis_dwc_dm_3_tx_0_0  |     1|
|29    |zcu102_axis_dwc_dm_4_tx_0_0  |     1|
|30    |zcu102_axis_dwc_dm_5_tx_0_0  |     1|
|31    |zcu102_axis_dwc_dm_6_tx_0_0  |     1|
|32    |zcu102_axis_dwc_dm_7_tx_0_0  |     1|
|33    |zcu102_axis_dwc_dm_8_tx_0_0  |     1|
|34    |zcu102_axis_dwc_dm_9_tx_0_0  |     1|
|35    |zcu102_clk_wiz_0_0           |     1|
|36    |zcu102_conv2d_1_1_0          |     1|
|37    |zcu102_conv2d_1_1_if_0       |     1|
|38    |zcu102_dm_0_0                |     1|
|39    |zcu102_dm_10_0               |     1|
|40    |zcu102_dm_11_0               |     1|
|41    |zcu102_dm_12_0               |     1|
|42    |zcu102_dm_13_0               |     1|
|43    |zcu102_dm_14_0               |     1|
|44    |zcu102_dm_15_0               |     1|
|45    |zcu102_dm_1_0                |     1|
|46    |zcu102_dm_2_0                |     1|
|47    |zcu102_dm_3_0                |     1|
|48    |zcu102_dm_4_0                |     1|
|49    |zcu102_dm_5_0                |     1|
|50    |zcu102_dm_6_0                |     1|
|51    |zcu102_dm_7_0                |     1|
|52    |zcu102_dm_8_0                |     1|
|53    |zcu102_dm_9_0                |     1|
|54    |zcu102_m00_data_fifo_0       |     1|
|55    |zcu102_m00_data_fifo_1       |     1|
|56    |zcu102_m00_data_fifo_2       |     1|
|57    |zcu102_m00_data_fifo_3       |     1|
|58    |zcu102_m00_regslice_0        |     1|
|59    |zcu102_m00_regslice_1        |     1|
|60    |zcu102_m00_regslice_2        |     1|
|61    |zcu102_m00_regslice_3        |     1|
|62    |zcu102_m00_regslice_4        |     1|
|63    |zcu102_m01_regslice_0        |     1|
|64    |zcu102_m02_regslice_0        |     1|
|65    |zcu102_m03_regslice_0        |     1|
|66    |zcu102_m04_regslice_0        |     1|
|67    |zcu102_m05_regslice_0        |     1|
|68    |zcu102_m06_regslice_0        |     1|
|69    |zcu102_m07_regslice_0        |     1|
|70    |zcu102_m08_regslice_0        |     1|
|71    |zcu102_m09_regslice_0        |     1|
|72    |zcu102_m10_regslice_0        |     1|
|73    |zcu102_m11_regslice_0        |     1|
|74    |zcu102_m12_regslice_0        |     1|
|75    |zcu102_m13_regslice_0        |     1|
|76    |zcu102_m14_regslice_0        |     1|
|77    |zcu102_m15_regslice_0        |     1|
|78    |zcu102_m16_regslice_0        |     1|
|79    |zcu102_proc_sys_reset_0_0    |     1|
|80    |zcu102_proc_sys_reset_1_0    |     1|
|81    |zcu102_proc_sys_reset_2_0    |     1|
|82    |zcu102_proc_sys_reset_3_0    |     1|
|83    |zcu102_proc_sys_reset_4_0    |     1|
|84    |zcu102_proc_sys_reset_5_0    |     1|
|85    |zcu102_proc_sys_reset_6_0    |     1|
|86    |zcu102_ps_e_0                |     1|
|87    |zcu102_s00_data_fifo_0       |     1|
|88    |zcu102_s00_regslice_0        |     1|
|89    |zcu102_s00_regslice_1        |     1|
|90    |zcu102_s00_regslice_2        |     1|
|91    |zcu102_s00_regslice_3        |     1|
|92    |zcu102_s00_regslice_4        |     1|
|93    |zcu102_s01_regslice_0        |     1|
|94    |zcu102_s01_regslice_1        |     1|
|95    |zcu102_s01_regslice_2        |     1|
|96    |zcu102_s01_regslice_3        |     1|
|97    |zcu102_s02_regslice_0        |     1|
|98    |zcu102_s02_regslice_1        |     1|
|99    |zcu102_s02_regslice_2        |     1|
|100   |zcu102_s02_regslice_3        |     1|
|101   |zcu102_s03_regslice_0        |     1|
|102   |zcu102_s03_regslice_1        |     1|
|103   |zcu102_s03_regslice_2        |     1|
|104   |zcu102_s03_regslice_3        |     1|
|105   |zcu102_tier2_xbar_0_0        |     1|
|106   |zcu102_tier2_xbar_1_0        |     1|
|107   |zcu102_tier2_xbar_2_0        |     1|
|108   |zcu102_xbar_0                |     1|
|109   |zcu102_xbar_1                |     1|
|110   |zcu102_xbar_2                |     1|
|111   |zcu102_xbar_3                |     1|
|112   |zcu102_xbar_4                |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------------+------+
|      |Instance                       |Module                              |Cells |
+------+-------------------------------+------------------------------------+------+
|1     |top                            |                                    | 22895|
|2     |  zcu102_i                     |zcu102                              | 22895|
|3     |    axi_ic_ps_e_M_AXI_HPM0_FPD |zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0 |  5793|
|4     |      m00_couplers             |m00_couplers_imp_1L5FO83            |   152|
|5     |      m01_couplers             |m01_couplers_imp_RMJU2A             |   108|
|6     |      m02_couplers             |m02_couplers_imp_KMOB28             |   108|
|7     |      m03_couplers             |m03_couplers_imp_1RBCT5D            |   108|
|8     |      m04_couplers             |m04_couplers_imp_75JNC4             |   108|
|9     |      m05_couplers             |m05_couplers_imp_1EY6ID1            |   108|
|10    |      m06_couplers             |m06_couplers_imp_17YAXZB            |   108|
|11    |      m07_couplers             |m07_couplers_imp_DBGQHI             |   108|
|12    |      m08_couplers             |m08_couplers_imp_1GYZZ1O            |   108|
|13    |      m09_couplers             |m09_couplers_imp_4KXC59             |   108|
|14    |      m10_couplers             |m10_couplers_imp_KMVJFK             |   108|
|15    |      m11_couplers             |m11_couplers_imp_1RBLG35            |   108|
|16    |      m12_couplers             |m12_couplers_imp_1L5NARN            |   108|
|17    |      m13_couplers             |m13_couplers_imp_RMSV6A             |   108|
|18    |      m14_couplers             |m14_couplers_imp_17YIU1Z            |   108|
|19    |      m15_couplers             |m15_couplers_imp_DBQ14M             |   108|
|20    |      m16_couplers             |m16_couplers_imp_75RUF8             |   108|
|21    |      s00_couplers             |s00_couplers_imp_1XHUIUQ            |  1209|
|22    |    axi_ic_ps_e_S_AXI_HP0_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0  |  2936|
|23    |      m00_couplers             |m00_couplers_imp_CB7DMH             |   904|
|24    |      s00_couplers             |s00_couplers_imp_7PU0X4             |   272|
|25    |      s01_couplers             |s01_couplers_imp_1EF4ZP5            |   272|
|26    |      s02_couplers             |s02_couplers_imp_17EMY4R            |   272|
|27    |      s03_couplers             |s03_couplers_imp_DWDLGA             |   364|
|28    |    axi_ic_ps_e_S_AXI_HP1_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0  |  2936|
|29    |      m00_couplers             |m00_couplers_imp_1C4VKPQ            |   904|
|30    |      s00_couplers             |s00_couplers_imp_16ZUXHR            |   272|
|31    |      s01_couplers             |s01_couplers_imp_ELJYCE             |   272|
|32    |      s02_couplers             |s02_couplers_imp_850SJ0             |   272|
|33    |      s03_couplers             |s03_couplers_imp_1DQDDRX            |   364|
|34    |    axi_ic_ps_e_S_AXI_HP2_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0  |  2936|
|35    |      m00_couplers             |m00_couplers_imp_1W36IT2            |   904|
|36    |      s00_couplers             |s00_couplers_imp_1I2ZTBB            |   272|
|37    |      s01_couplers             |s01_couplers_imp_U3X9DI             |   272|
|38    |      s02_couplers             |s02_couplers_imp_J860JO             |   272|
|39    |      s03_couplers             |s03_couplers_imp_1T8R1SL            |   364|
|40    |    axi_ic_ps_e_S_AXI_HP3_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP3_FPD_0  |  2936|
|41    |      m00_couplers             |m00_couplers_imp_W97FDD             |   904|
|42    |      s00_couplers             |s00_couplers_imp_ITAHHC             |   272|
|43    |      s01_couplers             |s01_couplers_imp_1TXTW9D            |   272|
|44    |      s02_couplers             |s02_couplers_imp_1II32HV            |   272|
|45    |      s03_couplers             |s03_couplers_imp_TF250Y             |   364|
|46    |    sds_irq_const              |zcu102_sds_irq_const_0              |     0|
|47    |    xlconcat_0                 |zcu102_xlconcat_0_0                 |     0|
|48    |    xlconcat_1                 |zcu102_xlconcat_1_0                 |     0|
+------+-------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2120.680 ; gain = 394.574
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2120.680 ; gain = 1365.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2184.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2197.348 ; gain = 1442.055
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2197.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/synth_1/zcu102_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_synth.rpt -pb zcu102_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 20:25:36 2019...
[Mon Nov 25 20:25:42 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:41:09 . Memory (MB): peak = 1485.551 ; gain = 0.000
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run zcu102_conv2d_1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream 
[Mon Nov 25 20:25:46 2019] Launched impl_1...
Run output will be captured here: D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/impl_1/runme.log
[Mon Nov 25 20:25:46 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log zcu102_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zcu102_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_wrapper.tcl -notrace
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ljd4/GCRU/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 452.684 ; gain = 202.586
add_files: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 757.629 ; gain = 304.945
Command: link_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_10_tx_0_0/zcu102_axis_dwc_dm_10_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_10_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_11_tx_0_0/zcu102_axis_dwc_dm_11_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_11_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_12_rx_0_0/zcu102_axis_dwc_dm_12_rx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_12_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_13_rx_0_0/zcu102_axis_dwc_dm_13_rx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_13_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_14_rx_0_0/zcu102_axis_dwc_dm_14_rx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_14_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_15_rx_0_0/zcu102_axis_dwc_dm_15_rx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_15_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_tx_0_0/zcu102_axis_dwc_dm_2_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_2_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_3_tx_0_0/zcu102_axis_dwc_dm_3_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_3_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_4_tx_0_0/zcu102_axis_dwc_dm_4_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_4_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_5_tx_0_0/zcu102_axis_dwc_dm_5_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_5_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_6_tx_0_0/zcu102_axis_dwc_dm_6_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_6_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_7_tx_0_0/zcu102_axis_dwc_dm_7_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_7_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_8_tx_0_0/zcu102_axis_dwc_dm_8_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_8_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_9_tx_0_0/zcu102_axis_dwc_dm_9_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_9_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.dcp' for cell 'zcu102_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_0/zcu102_conv2d_1_1_0.dcp' for cell 'zcu102_i/conv2d_1_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_conv2d_1_1_if_0/zcu102_conv2d_1_1_if_0.dcp' for cell 'zcu102_i/conv2d_1_1_if'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.dcp' for cell 'zcu102_i/dm_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.dcp' for cell 'zcu102_i/dm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0.dcp' for cell 'zcu102_i/dm_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0.dcp' for cell 'zcu102_i/dm_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0.dcp' for cell 'zcu102_i/dm_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0.dcp' for cell 'zcu102_i/dm_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0.dcp' for cell 'zcu102_i/dm_14'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0.dcp' for cell 'zcu102_i/dm_15'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.dcp' for cell 'zcu102_i/dm_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0.dcp' for cell 'zcu102_i/dm_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0.dcp' for cell 'zcu102_i/dm_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0.dcp' for cell 'zcu102_i/dm_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0.dcp' for cell 'zcu102_i/dm_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0.dcp' for cell 'zcu102_i/dm_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0.dcp' for cell 'zcu102_i/dm_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0.dcp' for cell 'zcu102_i/dm_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.dcp' for cell 'zcu102_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.dcp' for cell 'zcu102_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.dcp' for cell 'zcu102_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.dcp' for cell 'zcu102_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.dcp' for cell 'zcu102_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.dcp' for cell 'zcu102_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.dcp' for cell 'zcu102_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.dcp' for cell 'zcu102_i/ps_e'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_0_0/zcu102_tier2_xbar_0_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_1_0/zcu102_tier2_xbar_1_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_tier2_xbar_2_0/zcu102_tier2_xbar_2_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m04_regslice_0/zcu102_m04_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m05_regslice_0/zcu102_m05_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m06_regslice_0/zcu102_m06_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m07_regslice_0/zcu102_m07_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m08_regslice_0/zcu102_m08_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m09_regslice_0/zcu102_m09_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m10_regslice_0/zcu102_m10_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m11_regslice_0/zcu102_m11_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m12_regslice_0/zcu102_m12_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m13_regslice_0/zcu102_m13_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m14_regslice_0/zcu102_m14_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m15_regslice_0/zcu102_m15_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m16_regslice_0/zcu102_m16_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_3/zcu102_xbar_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_2/zcu102_m00_data_fifo_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_3/zcu102_m00_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_8/zcu102_auto_us_df_8.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_9/zcu102_auto_us_df_9.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_2/zcu102_s01_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_10/zcu102_auto_us_df_10.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_2/zcu102_s02_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_11/zcu102_auto_us_df_11.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_2/zcu102_s03_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_4/zcu102_xbar_4.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_3/zcu102_m00_data_fifo_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_4/zcu102_m00_regslice_4.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_12/zcu102_auto_us_df_12.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_13/zcu102_auto_us_df_13.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_3/zcu102_s01_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_14/zcu102_auto_us_df_14.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_3/zcu102_s02_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_15/zcu102_auto_us_df_15.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_3/zcu102_s03_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_2/zcu102_xbar_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_1/zcu102_m00_data_fifo_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_2/zcu102_m00_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_4/zcu102_auto_us_df_4.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_5/zcu102_auto_us_df_5.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_1/zcu102_s01_regslice_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_6/zcu102_auto_us_df_6.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_1/zcu102_s02_regslice_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'd:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_7/zcu102_auto_us_df_7.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 8430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 34 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zcu102_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zcu102_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:03:19 ; elapsed = 00:02:03 . Memory (MB): peak = 4786.180 ; gain = 1418.555
WARNING: [Vivado 12-2489] -input_jitter contains time 0.100010 which will be rounded to 0.100 to ensure it is an integer multiple of 1 picosecond [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.xdc] for cell 'zcu102_i/dm_1/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.xdc] for cell 'zcu102_i/dm_1/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.xdc] for cell 'zcu102_i/dm_2/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.xdc] for cell 'zcu102_i/dm_2/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0.xdc] for cell 'zcu102_i/dm_3/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0.xdc] for cell 'zcu102_i/dm_3/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0.xdc] for cell 'zcu102_i/dm_4/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0.xdc] for cell 'zcu102_i/dm_4/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0.xdc] for cell 'zcu102_i/dm_5/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0.xdc] for cell 'zcu102_i/dm_5/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0.xdc] for cell 'zcu102_i/dm_6/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0.xdc] for cell 'zcu102_i/dm_6/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0.xdc] for cell 'zcu102_i/dm_7/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0.xdc] for cell 'zcu102_i/dm_7/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0.xdc] for cell 'zcu102_i/dm_8/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0.xdc] for cell 'zcu102_i/dm_8/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0.xdc] for cell 'zcu102_i/dm_9/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0.xdc] for cell 'zcu102_i/dm_9/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0.xdc] for cell 'zcu102_i/dm_10/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0.xdc] for cell 'zcu102_i/dm_10/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0.xdc] for cell 'zcu102_i/dm_11/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0.xdc] for cell 'zcu102_i/dm_11/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0.xdc] for cell 'zcu102_i/dm_12/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0.xdc] for cell 'zcu102_i/dm_12/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0.xdc] for cell 'zcu102_i/dm_13/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0.xdc] for cell 'zcu102_i/dm_13/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0.xdc] for cell 'zcu102_i/dm_14/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0.xdc] for cell 'zcu102_i/dm_14/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0.xdc] for cell 'zcu102_i/dm_15/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0.xdc] for cell 'zcu102_i/dm_15/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0_clocks.xdc] for cell 'zcu102_i/dm_1/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0_clocks.xdc] for cell 'zcu102_i/dm_1/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0_clocks.xdc] for cell 'zcu102_i/dm_2/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0_clocks.xdc] for cell 'zcu102_i/dm_2/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0_clocks.xdc] for cell 'zcu102_i/dm_3/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_3_0/zcu102_dm_3_0_clocks.xdc] for cell 'zcu102_i/dm_3/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0_clocks.xdc] for cell 'zcu102_i/dm_4/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_4_0/zcu102_dm_4_0_clocks.xdc] for cell 'zcu102_i/dm_4/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0_clocks.xdc] for cell 'zcu102_i/dm_5/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_5_0/zcu102_dm_5_0_clocks.xdc] for cell 'zcu102_i/dm_5/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0_clocks.xdc] for cell 'zcu102_i/dm_6/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_6_0/zcu102_dm_6_0_clocks.xdc] for cell 'zcu102_i/dm_6/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0_clocks.xdc] for cell 'zcu102_i/dm_7/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_7_0/zcu102_dm_7_0_clocks.xdc] for cell 'zcu102_i/dm_7/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0_clocks.xdc] for cell 'zcu102_i/dm_8/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_8_0/zcu102_dm_8_0_clocks.xdc] for cell 'zcu102_i/dm_8/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0_clocks.xdc] for cell 'zcu102_i/dm_9/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_9_0/zcu102_dm_9_0_clocks.xdc] for cell 'zcu102_i/dm_9/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0_clocks.xdc] for cell 'zcu102_i/dm_10/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_10_0/zcu102_dm_10_0_clocks.xdc] for cell 'zcu102_i/dm_10/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0_clocks.xdc] for cell 'zcu102_i/dm_11/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_11_0/zcu102_dm_11_0_clocks.xdc] for cell 'zcu102_i/dm_11/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0_clocks.xdc] for cell 'zcu102_i/dm_12/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_12_0/zcu102_dm_12_0_clocks.xdc] for cell 'zcu102_i/dm_12/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0_clocks.xdc] for cell 'zcu102_i/dm_13/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_13_0/zcu102_dm_13_0_clocks.xdc] for cell 'zcu102_i/dm_13/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0_clocks.xdc] for cell 'zcu102_i/dm_14/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_14_0/zcu102_dm_14_0_clocks.xdc] for cell 'zcu102_i/dm_14/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0_clocks.xdc] for cell 'zcu102_i/dm_15/U0'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_15_0/zcu102_dm_15_0_clocks.xdc] for cell 'zcu102_i/dm_15/U0'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m04_regslice_0/zcu102_m04_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m04_regslice_0/zcu102_m04_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m04_couplers/m04_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m05_regslice_0/zcu102_m05_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m05_regslice_0/zcu102_m05_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m05_couplers/m05_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m06_regslice_0/zcu102_m06_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m06_regslice_0/zcu102_m06_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m06_couplers/m06_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m07_regslice_0/zcu102_m07_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m07_regslice_0/zcu102_m07_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m07_couplers/m07_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m08_regslice_0/zcu102_m08_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m08_regslice_0/zcu102_m08_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m08_couplers/m08_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m09_regslice_0/zcu102_m09_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m09_regslice_0/zcu102_m09_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m09_couplers/m09_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m10_regslice_0/zcu102_m10_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m10_regslice_0/zcu102_m10_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m10_couplers/m10_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m11_regslice_0/zcu102_m11_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m11_regslice_0/zcu102_m11_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m11_couplers/m11_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m12_regslice_0/zcu102_m12_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m12_regslice_0/zcu102_m12_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m12_couplers/m12_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m13_regslice_0/zcu102_m13_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m13_regslice_0/zcu102_m13_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m13_couplers/m13_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m14_regslice_0/zcu102_m14_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m14_regslice_0/zcu102_m14_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m14_couplers/m14_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m15_regslice_0/zcu102_m15_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m15_regslice_0/zcu102_m15_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m15_couplers/m15_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m16_regslice_0/zcu102_m16_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m16_regslice_0/zcu102_m16_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m16_couplers/m16_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_0/zcu102_s02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/s02_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_0/zcu102_s02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_0/zcu102_s03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/s03_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_0/zcu102_s03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_4/zcu102_auto_us_df_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_4/zcu102_auto_us_df_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_1/zcu102_s01_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_1/zcu102_s01_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_5/zcu102_auto_us_df_5_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_5/zcu102_auto_us_df_5_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_1/zcu102_s02_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_1/zcu102_s02_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_6/zcu102_auto_us_df_6_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_6/zcu102_auto_us_df_6_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_1/zcu102_s03_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/s03_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_1/zcu102_s03_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_7/zcu102_auto_us_df_7_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_7/zcu102_auto_us_df_7_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_2/zcu102_m00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_2/zcu102_m00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_8/zcu102_auto_us_df_8_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_8/zcu102_auto_us_df_8_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_2/zcu102_s01_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_2/zcu102_s01_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_9/zcu102_auto_us_df_9_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_9/zcu102_auto_us_df_9_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_2/zcu102_s02_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_2/zcu102_s02_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_10/zcu102_auto_us_df_10_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_10/zcu102_auto_us_df_10_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_2/zcu102_s03_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_2/zcu102_s03_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_11/zcu102_auto_us_df_11_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_11/zcu102_auto_us_df_11_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_3/zcu102_m00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_3/zcu102_m00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_12/zcu102_auto_us_df_12_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_12/zcu102_auto_us_df_12_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_3/zcu102_s01_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_3/zcu102_s01_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_13/zcu102_auto_us_df_13_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_13/zcu102_auto_us_df_13_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_3/zcu102_s02_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s02_regslice_3/zcu102_s02_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_14/zcu102_auto_us_df_14_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_14/zcu102_auto_us_df_14_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_3/zcu102_s03_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s03_regslice_3/zcu102_s03_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_15/zcu102_auto_us_df_15_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_15/zcu102_auto_us_df_15_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_4/zcu102_m00_regslice_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [d:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_4/zcu102_m00_regslice_4_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_10/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_10/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_11/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_11/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_6/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_6/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_7/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_7/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 4788.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2018 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1728 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 193 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 96 instances

220 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:07:28 ; elapsed = 00:06:07 . Memory (MB): peak = 4788.832 ; gain = 4031.203
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [D:/ljd4/GCRU/Release/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [D:/ljd4/GCRU/Release/_sds/p0/vivado/output/_user_impl_clk.xdc]
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4788.832 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 600dbb75

Time (s): cpu = 00:03:07 ; elapsed = 00:01:55 . Memory (MB): peak = 4788.832 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 249 inverter(s) to 10978 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1480cf96b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-389] Phase Retarget created 318 cells and removed 1538 cells
INFO: [Opt 31-1021] In phase Retarget, 464 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 22 inverter(s) to 54 load pin(s).
Phase 2 Constant propagation | Checksum: 10909285a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-389] Phase Constant propagation created 1384 cells and removed 2512 cells
INFO: [Opt 31-1021] In phase Constant propagation, 403 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11907a848

Time (s): cpu = 00:02:01 ; elapsed = 00:01:37 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9991 cells
INFO: [Opt 31-1021] In phase Sweep, 1847 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11c8d7f49

Time (s): cpu = 00:02:49 ; elapsed = 00:02:26 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12d1c5ded

Time (s): cpu = 00:03:44 ; elapsed = 00:03:16 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 122687c74

Time (s): cpu = 00:03:56 ; elapsed = 00:03:29 . Memory (MB): peak = 4858.176 ; gain = 69.344
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 412 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             318  |            1538  |                                            464  |
|  Constant propagation         |            1384  |            2512  |                                            403  |
|  Sweep                        |               0  |            9991  |                                           1847  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            412  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4858.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a950b483

Time (s): cpu = 00:03:59 ; elapsed = 00:03:31 . Memory (MB): peak = 4858.176 ; gain = 69.344

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.340 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1660 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 3320
Ending PowerOpt Patch Enables Task | Checksum: 18354b361

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9656.398 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18354b361

Time (s): cpu = 00:12:34 ; elapsed = 00:06:36 . Memory (MB): peak = 9656.398 ; gain = 4798.223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18354b361

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9656.398 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9656.398 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15d27987a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
248 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:20:06 ; elapsed = 00:12:23 . Memory (MB): peak = 9656.398 ; gain = 4867.566
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
Command: report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 9656.398 ; gain = 0.000
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9f5ac4cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 9656.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19d6dc5c3

Time (s): cpu = 00:03:53 ; elapsed = 00:03:42 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 236e389c9

Time (s): cpu = 00:09:07 ; elapsed = 00:07:20 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 236e389c9

Time (s): cpu = 00:09:08 ; elapsed = 00:07:21 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 236e389c9

Time (s): cpu = 00:09:11 ; elapsed = 00:07:24 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28486d0e7

Time (s): cpu = 00:17:49 ; elapsed = 00:13:02 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 9656.398 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 181817739

Time (s): cpu = 00:28:57 ; elapsed = 00:23:03 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 2 Global Placement | Checksum: 189901307

Time (s): cpu = 00:31:52 ; elapsed = 00:26:26 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189901307

Time (s): cpu = 00:31:57 ; elapsed = 00:26:31 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd4201b3

Time (s): cpu = 00:33:38 ; elapsed = 00:27:43 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29b212979

Time (s): cpu = 00:33:45 ; elapsed = 00:27:49 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 234370345

Time (s): cpu = 00:34:17 ; elapsed = 00:28:17 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1b7dd4534

Time (s): cpu = 00:34:24 ; elapsed = 00:28:23 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 25a5028fd

Time (s): cpu = 00:35:00 ; elapsed = 00:28:56 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 22dc7b47b

Time (s): cpu = 00:35:55 ; elapsed = 00:29:27 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 236801444

Time (s): cpu = 00:36:20 ; elapsed = 00:29:55 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 128fc6058

Time (s): cpu = 00:36:26 ; elapsed = 00:30:01 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 128fc6058

Time (s): cpu = 00:36:30 ; elapsed = 00:30:06 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161a59727

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U7/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/CEP, inserted BUFG to drive 16572 loads.
INFO: [Place 46-35] Processed net zcu102_i/conv2d_1_1/inst/tmp1001_reg_2275710, inserted BUFG to drive 4536 loads.
INFO: [Place 46-35] Processed net zcu102_i/proc_sys_reset_1/U0/interconnect_aresetn[0], inserted BUFG to drive 1015 loads.
INFO: [Place 46-45] Replicated bufg driver zcu102_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 3 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f400ea4c

Time (s): cpu = 00:44:36 ; elapsed = 00:36:15 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.812. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1542fb400

Time (s): cpu = 00:44:42 ; elapsed = 00:36:21 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1542fb400

Time (s): cpu = 00:44:47 ; elapsed = 00:36:26 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1542fb400

Time (s): cpu = 00:44:54 ; elapsed = 00:36:31 . Memory (MB): peak = 9656.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1732062b5

Time (s): cpu = 00:45:24 ; elapsed = 00:37:02 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.262 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 16e4b33ab

Time (s): cpu = 00:45:29 ; elapsed = 00:37:06 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16e4b33ab

Time (s): cpu = 00:45:33 ; elapsed = 00:37:10 . Memory (MB): peak = 9656.398 ; gain = 0.000
Ending Placer Task | Checksum: b0fa22bb

Time (s): cpu = 00:45:34 ; elapsed = 00:37:12 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
277 Infos, 92 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:46:02 ; elapsed = 00:37:33 . Memory (MB): peak = 9656.398 ; gain = 0.000
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file zcu102_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_placed.rpt -pb zcu102_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zcu102_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.967 . Memory (MB): peak = 9656.398 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5365e66e ConstDB: 0 ShapeSum: 3ea38d98 RouteDB: 1ef0aeb5

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e21800f4

Time (s): cpu = 00:05:05 ; elapsed = 00:03:28 . Memory (MB): peak = 9656.398 ; gain = 0.000
Post Restoration Checksum: NetGraph: 98a7c694 NumContArr: 31e5f7bf Constraints: 6e97e556 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13925a3a9

Time (s): cpu = 00:05:12 ; elapsed = 00:03:36 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13925a3a9

Time (s): cpu = 00:05:15 ; elapsed = 00:03:39 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13925a3a9

Time (s): cpu = 00:05:16 ; elapsed = 00:03:40 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1f17591a8

Time (s): cpu = 00:05:29 ; elapsed = 00:03:53 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ec25bd9b

Time (s): cpu = 00:10:26 ; elapsed = 00:06:40 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.193  | TNS=0.000  | WHS=-0.061 | THS=-63.813|

Phase 2 Router Initialization | Checksum: 2756b0d80

Time (s): cpu = 00:14:51 ; elapsed = 00:09:24 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2364f9785

Time (s): cpu = 00:18:08 ; elapsed = 00:11:20 . Memory (MB): peak = 9656.398 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      1.19|   32x32|      5.84|     4x4|      0.35|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      1.51|   32x32|      6.63|     4x4|      0.57|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.32|     8x8|      1.00|     4x4|      1.53|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.86|   16x16|      3.11|     4x4|      1.73|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y115->INT_X31Y186 (PSS_ALTO_X0Y0->CLEL_R_X31Y186)
	INT_X24Y180->INT_X31Y187 (CLEM_X24Y180->CLEL_R_X31Y187)
	INT_X24Y164->INT_X31Y171 (PSS_ALTO_X0Y0->CLEL_R_X31Y171)
	INT_X24Y156->INT_X31Y163 (PSS_ALTO_X0Y0->CLEL_R_X31Y163)
	INT_X24Y148->INT_X31Y155 (PSS_ALTO_X0Y0->CLEL_R_X31Y155)
SOUTH
	INT_X24Y100->INT_X31Y179 (PSS_ALTO_X0Y0->CLEL_R_X31Y179)
	INT_X24Y172->INT_X31Y179 (PSS_ALTO_X0Y0->CLEL_R_X31Y179)
	INT_X24Y164->INT_X31Y171 (PSS_ALTO_X0Y0->CLEL_R_X31Y171)
	INT_X24Y156->INT_X31Y163 (PSS_ALTO_X0Y0->CLEL_R_X31Y163)
	INT_X24Y148->INT_X31Y155 (PSS_ALTO_X0Y0->CLEL_R_X31Y155)
WEST
	INT_X16Y183->INT_X31Y190 (BRAM_X16Y180->CLEL_R_X31Y190)
	NULL_X112Y182->INT_X28Y191 (NULL_X112Y182->CLEL_R_X28Y191)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57077
 Number of Nodes with overlaps = 8738
 Number of Nodes with overlaps = 1624
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=-0.024 | THS=-0.874 |

Phase 4.1 Global Iteration 0 | Checksum: 254c941ae

Time (s): cpu = 00:45:14 ; elapsed = 00:30:05 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 221a946d4

Time (s): cpu = 00:46:35 ; elapsed = 00:31:07 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 221a946d4

Time (s): cpu = 00:46:37 ; elapsed = 00:31:09 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2be912808

Time (s): cpu = 00:48:56 ; elapsed = 00:32:31 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2be912808

Time (s): cpu = 00:48:59 ; elapsed = 00:32:33 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2be912808

Time (s): cpu = 00:49:01 ; elapsed = 00:32:35 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2be912808

Time (s): cpu = 00:49:02 ; elapsed = 00:32:37 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ac57088f

Time (s): cpu = 00:50:59 ; elapsed = 00:33:43 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2206ff9d8

Time (s): cpu = 00:51:01 ; elapsed = 00:33:45 . Memory (MB): peak = 9656.398 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2206ff9d8

Time (s): cpu = 00:51:03 ; elapsed = 00:33:47 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.9471 %
  Global Horizontal Routing Utilization  = 24.6788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c92d60c8

Time (s): cpu = 00:51:11 ; elapsed = 00:33:53 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c92d60c8

Time (s): cpu = 00:51:13 ; elapsed = 00:33:55 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c92d60c8

Time (s): cpu = 00:51:44 ; elapsed = 00:34:31 . Memory (MB): peak = 9656.398 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.275  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2c92d60c8

Time (s): cpu = 00:51:48 ; elapsed = 00:34:35 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:51:48 ; elapsed = 00:34:35 . Memory (MB): peak = 9656.398 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
296 Infos, 92 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:52:28 ; elapsed = 00:34:56 . Memory (MB): peak = 9656.398 ; gain = 0.000
source D:/ljd4/GCRU/Release/_sds/p0/vivado/scripts/_full_route_post.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 9656.398 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:30 ; elapsed = 00:00:54 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:37 ; elapsed = 00:02:03 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
Command: report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 9656.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/ljd4/GCRU/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:08 ; elapsed = 00:02:25 . Memory (MB): peak = 10015.316 ; gain = 358.918
INFO: [runtcl-4] Executing : report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
Command: report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
308 Infos, 93 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:51 ; elapsed = 00:02:13 . Memory (MB): peak = 10144.707 ; gain = 129.391
INFO: [runtcl-4] Executing : report_route_status -file zcu102_wrapper_route_status.rpt -pb zcu102_wrapper_route_status.pb
report_route_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10190.367 ; gain = 45.660
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation 
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 10190.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file zcu102_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zcu102_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 10190.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zcu102_wrapper_bus_skew_routed.rpt -pb zcu102_wrapper_bus_skew_routed.pb -rpx zcu102_wrapper_bus_skew_routed.rpx
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_9>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_8>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_7/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_7>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_6/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_6>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_5>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_15>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_14>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_13>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_12>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_11/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_11>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_10/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_10>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/conv2d_1_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[9].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[8].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[7].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[6].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[5].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[11].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[10].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/conv2d_1_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/conv2d_1_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/conv2d_1_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force zcu102_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p input zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1044/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1044/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1045/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1045/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1046/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1046/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1048/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1048/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1050/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1050/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1051/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1051/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1052/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1052/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1054/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1054/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1056/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1056/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1057/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1057/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1058/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1058/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1060/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1060/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1062/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1062/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1063/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1063/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1064/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1064/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1066/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1066/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1068/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1068/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1069/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1069/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1070/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1070/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1072/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1072/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1074/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1074/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1075/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1075/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1076/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1076/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1078/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1078/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1080/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1080/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1081/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1081/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1082/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1082/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1084/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1084/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1086/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1086/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1087/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1087/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1088/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1088/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1089/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1089/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1090/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1090/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1092/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1092/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1093/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1093/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1094/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1094/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1095/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1095/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1096/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1096/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1098/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1098/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1099/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1099/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U11/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U11/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U110/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U110/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U111/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U111/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1110/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1110/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1111/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1111/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1112/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1112/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1114/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1114/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1116/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1116/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1117/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1117/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1118/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1118/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U112/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U112/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1120/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p output zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1120/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U10/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U100/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1000/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1001/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1002/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1003/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1004/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1005/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1006/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1007/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1008/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1009/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U101/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1010/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1011/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1012/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1013/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1014/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1015/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1016/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1017/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1018/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1019/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U102/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1020/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1021/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1022/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1023/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1024/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1025/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1026/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1027/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1028/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1029/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U103/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1030/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1031/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1032/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1033/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1034/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1035/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1036/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1037/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1038/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1039/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U104/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1040/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1041/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1042/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1043/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1044/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1044/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1045/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1045/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1046/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1046/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1047/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1047/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1048/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1048/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1049/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1049/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U105/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1050/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1050/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1051/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1051/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1052/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1052/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1053/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1053/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1054/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1054/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1055/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1055/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1056/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1056/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1057/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1057/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1058/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1058/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1059/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1059/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U106/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1060/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1060/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1061/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1061/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1062/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1062/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1063/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1063/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1064/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1064/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1065/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1065/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1066/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1066/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1067/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1067/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1068/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1068/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1069/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1069/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U107/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1070/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1070/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1071/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1071/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1072/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1072/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1073/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1073/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1074/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1074/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1075/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1075/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1076/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1076/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1077/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1077/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1078/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1078/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1079/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1079/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U108/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1080/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1080/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1081/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1081/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1082/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1082/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1083/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1083/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1084/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1084/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1085/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1085/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1086/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1086/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1087/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1087/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1088/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1088/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1089/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p multiplier stage zcu102_i/conv2d_1_1/inst/conv2d_1_mul_mul_wYd_U1089/a0_conv2d_1_mul_mul_wYd_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 355 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 355 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP3_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_10/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_11/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_6/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_7/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_10/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_11/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_12/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_13/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_14/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_15/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_6/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_7/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5909 Warnings, 108 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zcu102_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
472 Infos, 394 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:05:30 ; elapsed = 00:03:45 . Memory (MB): peak = 10190.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 22:14:57 2019...
[Mon Nov 25 22:15:03 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:12 ; elapsed = 01:49:17 . Memory (MB): peak = 1485.551 ; gain = 0.000
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 22:15:03 2019...
O_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_8/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_9/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5909 Warnings, 108 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zcu102_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
472 Infos, 394 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:05:30 ; elapsed = 00:03:45 . Memory (MB): peak = 10190.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 22:14:57 2019...
[Mon Nov 25 22:15:03 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:12 ; elapsed = 01:49:17 . Memory (MB): peak = 1485.551 ; gain = 0.000
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 22:15:03 2019...
