<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c.html">Component : ALT_ECC_EMAC0_RX_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp27209482693da2719198f300c29d49be"></a><a class="anchor" id="ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac92e7e772c01be8de39e5c19b145b1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac92e7e772c01be8de39e5c19b145b1df">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac92e7e772c01be8de39e5c19b145b1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f70990e1aca2628c3bb9a8c1008cc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0f70990e1aca2628c3bb9a8c1008cc07">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0f70990e1aca2628c3bb9a8c1008cc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6edd139fb2364adde28a588281e845fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga6edd139fb2364adde28a588281e845fd">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6edd139fb2364adde28a588281e845fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1e0d2c91d2a22addd30c57e9551eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9b1e0d2c91d2a22addd30c57e9551eb9">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga9b1e0d2c91d2a22addd30c57e9551eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab4daa1781998a2ec8830f0150636e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gacab4daa1781998a2ec8830f0150636e4">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gacab4daa1781998a2ec8830f0150636e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde7ef1534e56c8570186cee9f2537d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabde7ef1534e56c8570186cee9f2537d9">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabde7ef1534e56c8570186cee9f2537d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e1ff44f421336f4633a8d24a8bb582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga94e1ff44f421336f4633a8d24a8bb582">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga94e1ff44f421336f4633a8d24a8bb582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f029d7da2075d5097204e9a65167d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4f029d7da2075d5097204e9a65167d35">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga4f029d7da2075d5097204e9a65167d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp19a859f9aad4a42883f671f2212d5f1e"></a><a class="anchor" id="ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga578b0442bba2fa426a77b89ba58166fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga578b0442bba2fa426a77b89ba58166fa">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga578b0442bba2fa426a77b89ba58166fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfc50fec4d22de1c1dd579d48cfdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5bfc50fec4d22de1c1dd579d48cfdf61">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga5bfc50fec4d22de1c1dd579d48cfdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152e2122f6b01b1d967953b87ae25bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga152e2122f6b01b1d967953b87ae25bda">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga152e2122f6b01b1d967953b87ae25bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41891540b7bd5ae2c6af0f9199922e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga41891540b7bd5ae2c6af0f9199922e97">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga41891540b7bd5ae2c6af0f9199922e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2f6ef0b6c944786d6377371cc68fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1d2f6ef0b6c944786d6377371cc68fa1">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga1d2f6ef0b6c944786d6377371cc68fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701f6f11e05fd5bbddea72e3562925b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga701f6f11e05fd5bbddea72e3562925b2">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga701f6f11e05fd5bbddea72e3562925b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e57d6cc8d675287186d676090b1f54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1e57d6cc8d675287186d676090b1f54d">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga1e57d6cc8d675287186d676090b1f54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec33bb3773712ffa78d7705ebad37fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3ec33bb3773712ffa78d7705ebad37fe">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga3ec33bb3773712ffa78d7705ebad37fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03e285c1bd6249f78a772a684ec74f4d"></a><a class="anchor" id="ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga575dad66597f619ef5d0534e75f827d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga575dad66597f619ef5d0534e75f827d4">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga575dad66597f619ef5d0534e75f827d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8992ecb7b2d23f0ee77e775cdd791aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa8992ecb7b2d23f0ee77e775cdd791aa">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaa8992ecb7b2d23f0ee77e775cdd791aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccece3662b94fee270346b9db557512a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaccece3662b94fee270346b9db557512a">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaccece3662b94fee270346b9db557512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a1e9b5c2a8caf216b1f7904ca86600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga84a1e9b5c2a8caf216b1f7904ca86600">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga84a1e9b5c2a8caf216b1f7904ca86600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4483b470771968627b171c4e1ef09b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4483b470771968627b171c4e1ef09b37">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga4483b470771968627b171c4e1ef09b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722204b1ed9c8a5067dcb550797bdcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga722204b1ed9c8a5067dcb550797bdcfc">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga722204b1ed9c8a5067dcb550797bdcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c730cc2cd7ceaa82d10489ba54ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa1c730cc2cd7ceaa82d10489ba54ea06">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaa1c730cc2cd7ceaa82d10489ba54ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6131ef1b3dcbbda7742c08d81e2d466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae6131ef1b3dcbbda7742c08d81e2d466">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:gae6131ef1b3dcbbda7742c08d81e2d466"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp97390fa408c2ef533f3f84dff98134cc"></a><a class="anchor" id="ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga11d03cbde9e7fe7ca1fbf8a9bbbc2f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga11d03cbde9e7fe7ca1fbf8a9bbbc2f70">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga11d03cbde9e7fe7ca1fbf8a9bbbc2f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9ad09cddd330c99a4c015aa737f265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2d9ad09cddd330c99a4c015aa737f265">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga2d9ad09cddd330c99a4c015aa737f265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608c68e28ec61139560fdcc81b85cf4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga608c68e28ec61139560fdcc81b85cf4b">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga608c68e28ec61139560fdcc81b85cf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82c6a7812b7439ec627c3e6db07749b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad82c6a7812b7439ec627c3e6db07749b">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gad82c6a7812b7439ec627c3e6db07749b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7ba81806e8ad42049ed16a759dc951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gafa7ba81806e8ad42049ed16a759dc951">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gafa7ba81806e8ad42049ed16a759dc951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b9bedc32e0cca08fb7100fc3ce6806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga90b9bedc32e0cca08fb7100fc3ce6806">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga90b9bedc32e0cca08fb7100fc3ce6806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e60fac954730cdc27ff1f634629bbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4e60fac954730cdc27ff1f634629bbdf">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga4e60fac954730cdc27ff1f634629bbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55580e34aa4086638b954535fc4175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7c55580e34aa4086638b954535fc4175">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga7c55580e34aa4086638b954535fc4175"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga83165d308315110728a63f0f20a08b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga83165d308315110728a63f0f20a08b4b">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga83165d308315110728a63f0f20a08b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1219b3118296d898568562b53cf0f0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1219b3118296d898568562b53cf0f0cb">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga1219b3118296d898568562b53cf0f0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5791dc98d11a1f22b5f7fd256dc736e9"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5791dc98d11a1f22b5f7fd256dc736e9">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga5791dc98d11a1f22b5f7fd256dc736e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad889882afde356536dbecef33c6088a7"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a126a6f35a27f13a866a3bc1754ce536a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5b248222ef119052add86231689ce26a"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5f222023cad166a2b72a1907b3650210"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3dc654b52d636fe33c8aa9ca9ee63b3b"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa77c6a1b3631cb5f2c49e3c8a9e2f022"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab30b999d6fd6c63eddda541d6d59ff38"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a82872e52d643ca4535d36d8e5a7dbd25"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac92e7e772c01be8de39e5c19b145b1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f70990e1aca2628c3bb9a8c1008cc07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6edd139fb2364adde28a588281e845fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b1e0d2c91d2a22addd30c57e9551eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacab4daa1781998a2ec8830f0150636e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabde7ef1534e56c8570186cee9f2537d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94e1ff44f421336f4633a8d24a8bb582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4f029d7da2075d5097204e9a65167d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga578b0442bba2fa426a77b89ba58166fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5bfc50fec4d22de1c1dd579d48cfdf61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga152e2122f6b01b1d967953b87ae25bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41891540b7bd5ae2c6af0f9199922e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1d2f6ef0b6c944786d6377371cc68fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga701f6f11e05fd5bbddea72e3562925b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e57d6cc8d675287186d676090b1f54d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3ec33bb3773712ffa78d7705ebad37fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga575dad66597f619ef5d0534e75f827d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8992ecb7b2d23f0ee77e775cdd791aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccece3662b94fee270346b9db557512a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84a1e9b5c2a8caf216b1f7904ca86600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4483b470771968627b171c4e1ef09b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga722204b1ed9c8a5067dcb550797bdcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa1c730cc2cd7ceaa82d10489ba54ea06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae6131ef1b3dcbbda7742c08d81e2d466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga11d03cbde9e7fe7ca1fbf8a9bbbc2f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d9ad09cddd330c99a4c015aa737f265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga608c68e28ec61139560fdcc81b85cf4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad82c6a7812b7439ec627c3e6db07749b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa7ba81806e8ad42049ed16a759dc951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga90b9bedc32e0cca08fb7100fc3ce6806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e60fac954730cdc27ff1f634629bbdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7c55580e34aa4086638b954535fc4175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga83165d308315110728a63f0f20a08b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1219b3118296d898568562b53cf0f0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5791dc98d11a1f22b5f7fd256dc736e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5791dc98d11a1f22b5f7fd256dc736e9">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___r_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_RX_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:38 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
