// Seed: 188652917
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd70,
    parameter id_1 = 32'd18,
    parameter id_2 = 32'd11,
    parameter id_4 = 32'd42,
    parameter id_8 = 32'd32
) (
    input wire _id_0,
    output wand _id_1,
    input supply1 _id_2
    , _id_4
);
  logic [7:0][-1 : id_4] id_5;
  assign id_5[1==id_2] = 1;
  reg [id_4 : id_0] id_6;
  wire [1  <=  {  id_0  {  id_0  }  } : 1] id_7;
  wire [id_4  &  1 : 1] _id_8;
  assign id_6 = -1;
  module_0 modCall_1 ();
  wire [id_0 : id_8] id_9;
  logic [id_8 : 1] id_10;
  wire id_11;
  logic [id_1 : 1] id_12;
  ;
  assign id_5 = id_7;
  wire id_13;
  wire id_14;
  logic [7:0][-1 : (  1  )] id_15;
  logic [-1 'b0 : 1] id_16;
  ;
  assign id_15[1'b0] = id_6;
  tri id_17 = -1'b0;
  always @(-1 - -1 or posedge id_9 == -1) begin : LABEL_0
    $signed(41);
    ;
    id_6 = #id_18 1;
  end
  assign id_12 = 1;
endmodule
