// --------------------------------------------------------------------
// >>>>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
// --------------------------------------------------------------------
// Copyright (c) 2005-2010 by Lattice Semiconductor Corporation
// --------------------------------------------------------------------
//
//
//                     Lattice Semiconductor Corporation
//                     5555 NE Moore Court
//                     Hillsboro, OR 97214
//                     U.S.A.
//
//                     TEL: 1-800-Lattice  (USA and Canada)
//                          1-408-826-6000 (other locations)
//
//                     web: http://www.latticesemi.com/
//                     email: techsupport@latticesemi.com
//
// --------------------------------------------------------------------
//
// Simulation Library File for PMI Subtractor
//
// Paramater Definition
//Name                         Value                                   Default
/*
------------------------------------------------------------------------------
 pmi_data_width               <integer>                                    8
 pmi_result_width             <integer>                                    8
 pmi_sign                     "on"|"off"                                 "off"
 pmi_family  "EC"|"XP"|"XP2"|"SC"|"SCM"|"ECP"|"ECP2"|"ECP2M"|"ECP3"|"ECP4"|"XO"|"XO2"|"LPTM"  "EC"
------------------------------------------------------------------------------
Note: 
 
 1. Cin should be tied to HI if Carry-in is not being used.
 
 2. To get a subtractor without Cout or Overflow, leave Cout and Overflow 
    ports unconnected.
 
 4. For signed subtractor, Overflow ports should be used; Cout port should 
    be left unconneced.
 
 5. For unsigned subtractor, Carry port should be used; Overflow port 
    should be left unconnected.

WARNING: Do not change the default parameters in this model. Parameter 
redefinition must be done using defparam or in-line (#) paramater 
redefinition in a top level file that instantiates this model.
 
*/ 
 
// fpga\verilog\pkg\versclibs\data\pmi\pmi_sub.v 1.9 29-DEC-2010 13:11:54 IALMOHAN

`timescale 1 ns / 1 ps
module pmi_sub #(parameter pmi_data_width = 8,
		 parameter pmi_result_width = 8,
		 parameter pmi_sign = "off",
		 parameter pmi_family = "EC",
		 parameter module_type = "pmi_sub"
		 )

  (
   input [pmi_data_width-1:0] DataA,
   input [pmi_data_width-1:0] DataB,
   input Cin,
   output [pmi_data_width-1:0] Result,
   output Cout,
   output Overflow)/*synthesis syn_black_box */;

   //synopsys translate_off
   tri0   Cin_wire;
   //synopsys translate_on

   buf (Cin_wire, Cin);

   //pragma translate_off
   generate
      if (pmi_sign == "off")
      pmi_sub_unsign #(.pmi_data_width(pmi_data_width),
		       .pmi_result_width(pmi_result_width)
		       )
      unsign_inst (
		   .DataA(DataA),
		   .DataB(DataB),
		   .Cin(Cin_wire),
		   .Result(Result),
		   .Cout(Cout)
		   );
      else
      pmi_sub_sign #(.pmi_data_width(pmi_data_width),
		     .pmi_result_width(pmi_result_width)
		     )
      sign_inst (
		   .DataA(DataA),
		   .DataB(DataB),
		   .Cin(Cin_wire),
		   .Result(Result),
		   .Overflow(Overflow)
		 );
   endgenerate
   //pragma translate_on

endmodule // pmi_sub

//SubModules
module pmi_sub_unsign #(parameter pmi_data_width = 8,
			parameter pmi_result_width = 8)
  (
   input [pmi_data_width-1:0] DataA,
   input [pmi_data_width-1:0] DataB,
   input Cin,
   output [pmi_data_width-1:0] Result,
   output Cout);
   
   wire 		       temp_cout;
   
   assign 		       Cout = ~temp_cout;
   
   assign 		       {temp_cout, Result} = DataA - DataB - !Cin;
   
endmodule // pmi_sub_unsign
// 		       
module pmi_sub_sign #(parameter pmi_data_width = 8,
		      parameter pmi_result_width = 8)
  (
   input [pmi_data_width-1:0] DataA,
   input [pmi_data_width-1:0] DataB,
   input Cin,
   output [pmi_data_width-1:0] Result,
   output Overflow);
  
   wire [pmi_data_width-1:0] tmp_Result;

   assign 		     tmp_Result = (Cin == 1) ? (DataA - DataB) : (DataA - DataB - 1);
   
   assign 		     Overflow = (DataA[pmi_data_width-1] != DataB[pmi_data_width-1]) && (DataA[pmi_data_width-1] != tmp_Result[pmi_data_width-1]) ? 1:0;

   assign 		     Result = tmp_Result[pmi_data_width-1:0];

endmodule // pmi_sub_sign


