Simulator report for sss_com_receiver
Sun Jul 24 22:05:09 2016
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------+
; Simulator Summary                            ;
+-----------------------------+----------------+
; Type                        ; Value          ;
+-----------------------------+----------------+
; Simulation Start Time       ; 0 ps           ;
; Simulation End Time         ; 1.0 ms         ;
; Simulation Netlist Size     ; 49 nodes       ;
; Simulation Coverage         ;       0.00 %   ;
; Total Number of Transitions ; 0              ;
; Simulation Breakpoints      ; 0              ;
; Family                      ; FLEX10K        ;
; Device                      ; EPF10K10LC84-4 ;
+-----------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 49           ;
; Total output ports checked                          ; 52           ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 52           ;
; Total output ports with no 1-value coverage         ; 52           ;
; Total output ports with no 0-value coverage         ; 52           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                           ; Output Port Name                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sss_com_receiver|lpm_dff:inst31|dffs[7]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[7]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[6]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[6]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[5]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[5]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[4]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[4]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[3]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[3]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[2]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[2]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[1]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[1]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[0]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[0]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[7]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[7]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout_bit                                                        ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|cout_bit                                                        ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|cout                                                            ; data_out0        ;
; |sss_com_receiver|inst64~9                                                                                                          ; |sss_com_receiver|inst64~9                                                                                                          ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[6]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[6]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[5]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[5]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[4]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[4]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[3]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[3]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[2]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[2]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[1]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[1]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[0]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[0]                                                                                       ; data_out0        ;
; |sss_com_receiver|inst7                                                                                                             ; |sss_com_receiver|inst7                                                                                                             ; data_out0        ;
; |sss_com_receiver|inst15                                                                                                            ; |sss_com_receiver|inst15                                                                                                            ; data_out0        ;
; |sss_com_receiver|inst13~20                                                                                                         ; |sss_com_receiver|inst13~20                                                                                                         ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[3]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[0]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[2]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[1]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|lpm_compare:$00011|comptree:comparator|cmpchain:cmp_end|aeb_out ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|lpm_compare:$00011|comptree:comparator|cmpchain:cmp_end|aeb_out ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|sclr_node                                                       ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|sclr_node                                                       ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                            ; cout             ;
; |sss_com_receiver|~GND                                                                                                              ; |sss_com_receiver|~GND                                                                                                              ; data_out0        ;
; |sss_com_receiver|com_clk                                                                                                           ; |sss_com_receiver|com_clk~corein                                                                                                    ; dataout          ;
; |sss_com_receiver|com_in                                                                                                            ; |sss_com_receiver|com_in~corein                                                                                                     ; dataout          ;
; |sss_com_receiver|com_out[7]                                                                                                        ; |sss_com_receiver|com_out[7]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[6]                                                                                                        ; |sss_com_receiver|com_out[6]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[5]                                                                                                        ; |sss_com_receiver|com_out[5]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[4]                                                                                                        ; |sss_com_receiver|com_out[4]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[3]                                                                                                        ; |sss_com_receiver|com_out[3]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[2]                                                                                                        ; |sss_com_receiver|com_out[2]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[1]                                                                                                        ; |sss_com_receiver|com_out[1]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[0]                                                                                                        ; |sss_com_receiver|com_out[0]                                                                                                        ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                           ; Output Port Name                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sss_com_receiver|lpm_dff:inst31|dffs[7]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[7]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[6]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[6]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[5]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[5]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[4]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[4]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[3]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[3]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[2]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[2]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[1]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[1]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_dff:inst31|dffs[0]                                                                                            ; |sss_com_receiver|lpm_dff:inst31|dffs[0]                                                                                            ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[7]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[7]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout_bit                                                        ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|cout_bit                                                        ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|cout                                                            ; data_out0        ;
; |sss_com_receiver|inst64~9                                                                                                          ; |sss_com_receiver|inst64~9                                                                                                          ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[6]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[6]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[5]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[5]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[4]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[4]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[3]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[3]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[2]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[2]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[1]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[1]                                                                                       ; data_out0        ;
; |sss_com_receiver|lpm_shiftreg:inst62|dffs[0]                                                                                       ; |sss_com_receiver|lpm_shiftreg:inst62|dffs[0]                                                                                       ; data_out0        ;
; |sss_com_receiver|inst7                                                                                                             ; |sss_com_receiver|inst7                                                                                                             ; data_out0        ;
; |sss_com_receiver|inst15                                                                                                            ; |sss_com_receiver|inst15                                                                                                            ; data_out0        ;
; |sss_com_receiver|inst13~20                                                                                                         ; |sss_com_receiver|inst13~20                                                                                                         ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[3]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[0]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[2]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|q[1]                                                            ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|lpm_compare:$00011|comptree:comparator|cmpchain:cmp_end|aeb_out ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|lpm_compare:$00011|comptree:comparator|cmpchain:cmp_end|aeb_out ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|sclr_node                                                       ; |sss_com_receiver|lpm_counter:inst61|alt_counter_f10ke:wysi_counter|sclr_node                                                       ; data_out0        ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                            ; cout             ;
; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                 ; |sss_com_receiver|lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                            ; cout             ;
; |sss_com_receiver|~GND                                                                                                              ; |sss_com_receiver|~GND                                                                                                              ; data_out0        ;
; |sss_com_receiver|com_clk                                                                                                           ; |sss_com_receiver|com_clk~corein                                                                                                    ; dataout          ;
; |sss_com_receiver|com_in                                                                                                            ; |sss_com_receiver|com_in~corein                                                                                                     ; dataout          ;
; |sss_com_receiver|com_out[7]                                                                                                        ; |sss_com_receiver|com_out[7]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[6]                                                                                                        ; |sss_com_receiver|com_out[6]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[5]                                                                                                        ; |sss_com_receiver|com_out[5]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[4]                                                                                                        ; |sss_com_receiver|com_out[4]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[3]                                                                                                        ; |sss_com_receiver|com_out[3]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[2]                                                                                                        ; |sss_com_receiver|com_out[2]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[1]                                                                                                        ; |sss_com_receiver|com_out[1]                                                                                                        ; padio            ;
; |sss_com_receiver|com_out[0]                                                                                                        ; |sss_com_receiver|com_out[0]                                                                                                        ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Jul 24 22:05:07 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sss_com_receiver -c sss_com_receiver
Info: Using vector source file "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 139 megabytes
    Info: Processing ended: Sun Jul 24 22:05:09 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


