# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:40 on Oct 11,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 09:44:41 on Oct 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:41 on Oct 11,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# ** Error: (vlog-7) Failed to open design unit file "./dflipflop.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:44:41 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./dflipflop.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:18 on Oct 11,2019
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder3to8
# -- Compiling module decoder5to32
# -- Compiling module decoder2to4_tb
# -- Compiling module decoder3to8_tb
# -- Compiling module decoder5to32_tb
# 
# Top level modules:
# 	decoder2to4_tb
# 	decoder3to8_tb
# 	decoder5to32_tb
# End time: 09:47:19 on Oct 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:19 on Oct 11,2019
# vlog -reportprogress 300 ./dflipflop.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 09:47:19 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:19 on Oct 11,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux32to1_64
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux32to1_64_tb
# End time: 09:47:19 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:19 on Oct 11,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:47:19 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:19 on Oct 11,2019
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 09:47:20 on Oct 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:20 on Oct 11,2019
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:47:20 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.regstim 
# Start time: 09:47:21 on Oct 11,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.mux32to1_64
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register64
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: regstim_wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: regstim_wave.do
#     while executing
# "do regstim_wave.do"
