# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.010
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='http://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('gcc-libs')
makedepends=('gcc')
source=("http://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('7e6915b48207cb54d7c6a3ad2e03c8da078e63f6a25dd9edf64853294c0985bda0d9893e6ca2a81f3cd9bc107a7fba32664eb62edddaa5bbc51633f56a581652')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
