$date
	Wed Aug  9 13:03:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rightshiftreg_tb $end
$var wire 4 ! out_tb [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in_tb $end
$var reg 1 $ rst $end
$scope module u_shiftut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
x#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
1#
0$
#15
b1000 !
b1000 %
1"
#20
0"
0#
#25
b100 !
b100 %
1"
#30
0"
1#
#35
b1010 !
b1010 %
1"
#40
0"
0#
#45
b101 !
b101 %
1"
#50
0"
