

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:35:30 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_45 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 34 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add75777_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add75777_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add75_1612778_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add75_1612778_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add75_2679779_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add75_2679779_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add75_3780_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add75_3780_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add75_4781_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add75_4781_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add75_1458782_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add75_1458782_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add75_1458_1783_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add75_1458_1783_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add75_1458_2784_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add75_1458_2784_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add75_1458_3785_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add75_1458_3785_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add75_1458_4786_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add75_1458_4786_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add75_2523787_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add75_2523787_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add75_2523_1788_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add75_2523_1788_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add75_2523_2789_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add75_2523_2789_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add75_2523_3790_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add75_2523_3790_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add75_2523_4791_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add75_2523_4791_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add44795_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add44795_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:24]   --->   Operation 85 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d2.cpp:31]   --->   Operation 86 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:130]   --->   Operation 87 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d2.cpp:24]   --->   Operation 88 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d2.cpp:24]   --->   Operation 89 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 98 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 99 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 99 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d2.cpp:31]   --->   Operation 100 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d2.cpp:31]   --->   Operation 101 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [8/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 102 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 103 [7/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 103 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 104 [6/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 104 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 105 [5/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 105 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [4/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 106 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [3/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 107 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 108 [2/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 108 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 109 [1/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 109 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 110 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 111 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 111 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.31>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 112 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 113 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 114 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 115 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 116 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 117 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 118 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 119 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 120 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 121 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 122 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 123 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 124 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 125 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 126 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 127 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 128 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 129 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 130 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 131 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 132 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 133 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 134 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 135 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 136 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 137 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 138 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 139 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 140 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 141 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 142 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [2/2] (6.31ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add44795_loc, i64 %add75_2523_4791_loc, i64 %add75_2523_3790_loc, i64 %add75_2523_2789_loc, i64 %add75_2523_1788_loc, i64 %add75_2523787_loc, i64 %add75_1458_4786_loc, i64 %add75_1458_3785_loc, i64 %add75_1458_2784_loc, i64 %add75_1458_1783_loc, i64 %add75_1458782_loc, i64 %add75_4781_loc, i64 %add75_3780_loc, i64 %add75_2679779_loc, i64 %add75_1612778_loc, i64 %add75777_loc"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 6.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.59>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 144 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%conv60 = zext i32 %arg2_r_15_loc_load"   --->   Operation 145 'zext' 'conv60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %arg2_r_15_loc_load" [d2.cpp:42]   --->   Operation 146 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add44795_loc, i64 %add75_2523_4791_loc, i64 %add75_2523_3790_loc, i64 %add75_2523_2789_loc, i64 %add75_2523_1788_loc, i64 %add75_2523787_loc, i64 %add75_1458_4786_loc, i64 %add75_1458_3785_loc, i64 %add75_1458_2784_loc, i64 %add75_1458_1783_loc, i64 %add75_1458782_loc, i64 %add75_4781_loc, i64 %add75_3780_loc, i64 %add75_2679779_loc, i64 %add75_1612778_loc, i64 %add75777_loc"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i32 %arg2_r_loc_load" [d2.cpp:86]   --->   Operation 148 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i32 %arg1_r_6_loc_load" [d2.cpp:87]   --->   Operation 149 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i32 %arg2_r_14_loc_load" [d2.cpp:87]   --->   Operation 150 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln87_11 = zext i32 %arg2_r_14_loc_load" [d2.cpp:87]   --->   Operation 151 'zext' 'zext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i32 %arg2_r_13_loc_load" [d2.cpp:87]   --->   Operation 152 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln87_12 = zext i32 %arg2_r_13_loc_load" [d2.cpp:87]   --->   Operation 153 'zext' 'zext_ln87_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i32 %arg2_r_12_loc_load" [d2.cpp:87]   --->   Operation 154 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln87_13 = zext i32 %arg2_r_12_loc_load" [d2.cpp:87]   --->   Operation 155 'zext' 'zext_ln87_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i32 %arg2_r_11_loc_load" [d2.cpp:87]   --->   Operation 156 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 157 '%mul_ln87 = mul i64 %zext_ln87_4, i64 %zext_ln87'
ST_23 : Operation 157 [1/1] (2.10ns)   --->   "%mul_ln87 = mul i64 %zext_ln87_4, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 157 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i32 %arg2_r_10_loc_load" [d2.cpp:87]   --->   Operation 158 'zext' 'zext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 159 '%mul_ln87_1 = mul i64 %zext_ln87_5, i64 %zext_ln87'
ST_23 : Operation 159 [1/1] (2.10ns)   --->   "%mul_ln87_1 = mul i64 %zext_ln87_5, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 159 'mul' 'mul_ln87_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i32 %arg1_r_5_loc_load" [d2.cpp:87]   --->   Operation 160 'zext' 'zext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 161 '%mul_ln87_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_6'
ST_23 : Operation 161 [1/1] (2.10ns)   --->   "%mul_ln87_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_6" [d2.cpp:87]   --->   Operation 161 'mul' 'mul_ln87_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 162 '%mul_ln87_3 = mul i64 %zext_ln87_4, i64 %zext_ln87_6'
ST_23 : Operation 162 [1/1] (2.10ns)   --->   "%mul_ln87_3 = mul i64 %zext_ln87_4, i64 %zext_ln87_6" [d2.cpp:87]   --->   Operation 162 'mul' 'mul_ln87_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i32 %arg1_r_4_loc_load" [d2.cpp:87]   --->   Operation 163 'zext' 'zext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 164 '%mul_ln87_5 = mul i64 %zext_ln87_2, i64 %zext_ln87_7'
ST_23 : Operation 164 [1/1] (2.10ns)   --->   "%mul_ln87_5 = mul i64 %zext_ln87_2, i64 %zext_ln87_7" [d2.cpp:87]   --->   Operation 164 'mul' 'mul_ln87_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 165 '%mul_ln87_6 = mul i64 %zext_ln87_3, i64 %zext_ln87_7'
ST_23 : Operation 165 [1/1] (2.10ns)   --->   "%mul_ln87_6 = mul i64 %zext_ln87_3, i64 %zext_ln87_7" [d2.cpp:87]   --->   Operation 165 'mul' 'mul_ln87_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln87_8 = zext i32 %arg1_r_3_loc_load" [d2.cpp:87]   --->   Operation 166 'zext' 'zext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 167 '%mul_ln87_7 = mul i64 %conv60, i64 %zext_ln87_8'
ST_23 : Operation 167 [1/1] (2.10ns)   --->   "%mul_ln87_7 = mul i64 %conv60, i64 %zext_ln87_8" [d2.cpp:87]   --->   Operation 167 'mul' 'mul_ln87_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 168 '%mul_ln87_8 = mul i64 %zext_ln87_1, i64 %zext_ln87_8'
ST_23 : Operation 168 [1/1] (2.10ns)   --->   "%mul_ln87_8 = mul i64 %zext_ln87_1, i64 %zext_ln87_8" [d2.cpp:87]   --->   Operation 168 'mul' 'mul_ln87_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 169 '%mul_ln87_9 = mul i64 %zext_ln87_2, i64 %zext_ln87_8'
ST_23 : Operation 169 [1/1] (2.10ns)   --->   "%mul_ln87_9 = mul i64 %zext_ln87_2, i64 %zext_ln87_8" [d2.cpp:87]   --->   Operation 169 'mul' 'mul_ln87_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln87_9 = zext i32 %arg1_r_2_loc_load" [d2.cpp:87]   --->   Operation 170 'zext' 'zext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 171 '%mul_ln87_10 = mul i64 %conv60, i64 %zext_ln87_9'
ST_23 : Operation 171 [1/1] (2.10ns)   --->   "%mul_ln87_10 = mul i64 %conv60, i64 %zext_ln87_9" [d2.cpp:87]   --->   Operation 171 'mul' 'mul_ln87_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 172 '%mul_ln87_11 = mul i64 %zext_ln87_1, i64 %zext_ln87_9'
ST_23 : Operation 172 [1/1] (2.10ns)   --->   "%mul_ln87_11 = mul i64 %zext_ln87_1, i64 %zext_ln87_9" [d2.cpp:87]   --->   Operation 172 'mul' 'mul_ln87_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln87_10 = zext i32 %arg1_r_1_loc_load" [d2.cpp:87]   --->   Operation 173 'zext' 'zext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 174 '%mul_ln87_12 = mul i64 %conv60, i64 %zext_ln87_10'
ST_23 : Operation 174 [1/1] (2.10ns)   --->   "%mul_ln87_12 = mul i64 %conv60, i64 %zext_ln87_10" [d2.cpp:87]   --->   Operation 174 'mul' 'mul_ln87_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i64 %mul_ln87_11, i64 %mul_ln87_6" [d2.cpp:87]   --->   Operation 175 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 176 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i64 %add_ln87, i64 %mul_ln87_9" [d2.cpp:87]   --->   Operation 176 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_2 = add i64 %mul_ln87_3, i64 %mul_ln87_12" [d2.cpp:87]   --->   Operation 177 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 178 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_3 = add i64 %add_ln87_2, i64 %mul_ln87_1" [d2.cpp:87]   --->   Operation 178 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i64 %add_ln87_1" [d2.cpp:87]   --->   Operation 179 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i64 %add_ln87_3" [d2.cpp:87]   --->   Operation 180 'trunc' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i32 %arg1_r_8_loc_load" [d2.cpp:95]   --->   Operation 181 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i32 %arg1_r_7_loc_load" [d2.cpp:95]   --->   Operation 182 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 183 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i32 %arg2_r_6_loc_load" [d2.cpp:95]   --->   Operation 184 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln95_7 = zext i32 %arg2_r_6_loc_load" [d2.cpp:95]   --->   Operation 185 'zext' 'zext_ln95_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i32 %arg2_r_7_loc_load" [d2.cpp:95]   --->   Operation 186 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln95_8 = zext i32 %arg2_r_7_loc_load" [d2.cpp:95]   --->   Operation 187 'zext' 'zext_ln95_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i32 %arg2_r_8_loc_load" [d2.cpp:95]   --->   Operation 188 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i32 %arg2_r_9_loc_load" [d2.cpp:95]   --->   Operation 189 'zext' 'zext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %arg2_r_5_loc_load" [d2.cpp:96]   --->   Operation 190 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i32 %arg2_r_5_loc_load" [d2.cpp:96]   --->   Operation 191 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (1.01ns)   --->   "%tmp2 = add i33 %zext_ln42, i33 %zext_ln95_8" [d2.cpp:42]   --->   Operation 192 'add' 'tmp2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %arg2_r_4_loc_load" [d2.cpp:97]   --->   Operation 193 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i32 %arg2_r_4_loc_load" [d2.cpp:97]   --->   Operation 194 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (1.01ns)   --->   "%tmp4 = add i33 %zext_ln87_11, i33 %zext_ln95_7" [d2.cpp:87]   --->   Operation 195 'add' 'tmp4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i32 %arg2_r_3_loc_load" [d2.cpp:98]   --->   Operation 196 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (1.01ns)   --->   "%tmp8 = add i33 %zext_ln87_12, i33 %zext_ln96_1" [d2.cpp:87]   --->   Operation 197 'add' 'tmp8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i32 %arg2_r_2_loc_load" [d2.cpp:99]   --->   Operation 198 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (1.01ns)   --->   "%tmp14 = add i33 %zext_ln87_13, i33 %zext_ln97_1" [d2.cpp:87]   --->   Operation 199 'add' 'tmp14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i32 %arg2_r_1_loc_load" [d2.cpp:100]   --->   Operation 200 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 201 '%mul_ln100 = mul i64 %zext_ln100, i64 %zext_ln95'
ST_23 : Operation 201 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %zext_ln100, i64 %zext_ln95" [d2.cpp:100]   --->   Operation 201 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 202 '%mul_ln100_1 = mul i64 %zext_ln99, i64 %zext_ln95_1'
ST_23 : Operation 202 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln99, i64 %zext_ln95_1" [d2.cpp:100]   --->   Operation 202 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %mul_ln87_8, i64 %mul_ln87_2" [d2.cpp:100]   --->   Operation 203 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 204 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i64 %add_ln100_1, i64 %mul_ln87_5" [d2.cpp:100]   --->   Operation 204 'add' 'add_ln100_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 205 [1/1] (1.08ns)   --->   "%add_ln100_3 = add i64 %mul_ln100_1, i64 %mul_ln87" [d2.cpp:100]   --->   Operation 205 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln100_4 = add i64 %mul_ln100, i64 %mul_ln87_10" [d2.cpp:100]   --->   Operation 206 'add' 'add_ln100_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add_ln100_3" [d2.cpp:100]   --->   Operation 207 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100_4" [d2.cpp:100]   --->   Operation 208 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln100_5 = add i64 %add_ln100_4, i64 %add_ln100_3" [d2.cpp:100]   --->   Operation 209 'add' 'add_ln100_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i64 %add_ln100_2" [d2.cpp:100]   --->   Operation 210 'trunc' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_6 = add i28 %trunc_ln100_1, i28 %trunc_ln100" [d2.cpp:100]   --->   Operation 211 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 212 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln100_7 = add i28 %add_ln100_6, i28 %trunc_ln100_2" [d2.cpp:100]   --->   Operation 212 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 213 '%mul_ln101 = mul i64 %conv60, i64 %zext_ln95_2'
ST_23 : Operation 213 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %conv60, i64 %zext_ln95_2" [d2.cpp:101]   --->   Operation 213 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 214 '%mul_ln101_1 = mul i64 %zext_ln87_1, i64 %zext_ln87_10'
ST_23 : Operation 214 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln87_1, i64 %zext_ln87_10" [d2.cpp:101]   --->   Operation 214 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 215 '%mul_ln101_2 = mul i64 %zext_ln87_2, i64 %zext_ln87_9'
ST_23 : Operation 215 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln87_2, i64 %zext_ln87_9" [d2.cpp:101]   --->   Operation 215 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln101_3 = mul i64 %zext_ln87_3, i64 %zext_ln87_8'
ST_23 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln87_3, i64 %zext_ln87_8" [d2.cpp:101]   --->   Operation 216 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln101_4 = mul i64 %zext_ln87_4, i64 %zext_ln87_7'
ST_23 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln87_4, i64 %zext_ln87_7" [d2.cpp:101]   --->   Operation 217 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln101_5 = mul i64 %zext_ln95_5, i64 %zext_ln95_1'
ST_23 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln101_5 = mul i64 %zext_ln95_5, i64 %zext_ln95_1" [d2.cpp:101]   --->   Operation 218 'mul' 'mul_ln101_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln101_6 = mul i64 %zext_ln95_6, i64 %zext_ln87'
ST_23 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln101_6 = mul i64 %zext_ln95_6, i64 %zext_ln87" [d2.cpp:101]   --->   Operation 219 'mul' 'mul_ln101_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln101_7 = mul i64 %zext_ln87_5, i64 %zext_ln87_6'
ST_23 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln101_7 = mul i64 %zext_ln87_5, i64 %zext_ln87_6" [d2.cpp:101]   --->   Operation 220 'mul' 'mul_ln101_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %mul_ln101_2, i64 %mul_ln101_1" [d2.cpp:101]   --->   Operation 221 'add' 'add_ln101' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (1.08ns)   --->   "%add_ln101_1 = add i64 %mul_ln101_3, i64 %mul_ln101_4" [d2.cpp:101]   --->   Operation 222 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101" [d2.cpp:101]   --->   Operation 223 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_1" [d2.cpp:101]   --->   Operation 224 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %add_ln101" [d2.cpp:101]   --->   Operation 225 'add' 'add_ln101_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln101_3 = add i64 %mul_ln101_6, i64 %mul_ln101_7" [d2.cpp:101]   --->   Operation 226 'add' 'add_ln101_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (1.08ns)   --->   "%add_ln101_4 = add i64 %mul_ln101_5, i64 %mul_ln101" [d2.cpp:101]   --->   Operation 227 'add' 'add_ln101_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 228 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_4" [d2.cpp:101]   --->   Operation 229 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (1.08ns)   --->   "%add_ln101_5 = add i64 %add_ln101_4, i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 230 'add' 'add_ln101_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (0.97ns)   --->   "%add_ln101_7 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d2.cpp:101]   --->   Operation 231 'add' 'add_ln101_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.97ns)   --->   "%add_ln101_8 = add i28 %trunc_ln101_3, i28 %trunc_ln101_2" [d2.cpp:101]   --->   Operation 232 'add' 'add_ln101_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln102 = mul i64 %zext_ln95_4, i64 %zext_ln95_2'
ST_23 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln95_4, i64 %zext_ln95_2" [d2.cpp:102]   --->   Operation 233 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln102_1 = mul i64 %zext_ln95_3, i64 %zext_ln87_10'
ST_23 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln95_3, i64 %zext_ln87_10" [d2.cpp:102]   --->   Operation 234 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln87_9'
ST_23 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln87_9" [d2.cpp:102]   --->   Operation 235 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 236 '%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln87_8'
ST_23 : Operation 236 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln87_8" [d2.cpp:102]   --->   Operation 236 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln87_7'
ST_23 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln87_7" [d2.cpp:102]   --->   Operation 237 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln87_6'
ST_23 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln87_6" [d2.cpp:102]   --->   Operation 238 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln102_6 = mul i64 %zext_ln86_1, i64 %zext_ln95_1'
ST_23 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln102_6 = mul i64 %zext_ln86_1, i64 %zext_ln95_1" [d2.cpp:102]   --->   Operation 239 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 240 '%mul_ln102_7 = mul i64 %zext_ln100, i64 %zext_ln87'
ST_23 : Operation 240 [1/1] (2.10ns)   --->   "%mul_ln102_7 = mul i64 %zext_ln100, i64 %zext_ln87" [d2.cpp:102]   --->   Operation 240 'mul' 'mul_ln102_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln102 = add i64 %mul_ln102_2, i64 %mul_ln102_1" [d2.cpp:102]   --->   Operation 241 'add' 'add_ln102' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln102_1 = add i64 %mul_ln102_3, i64 %mul_ln102_4" [d2.cpp:102]   --->   Operation 242 'add' 'add_ln102_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102" [d2.cpp:102]   --->   Operation 243 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_1" [d2.cpp:102]   --->   Operation 244 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %add_ln102_1, i64 %add_ln102" [d2.cpp:102]   --->   Operation 245 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [1/1] (1.08ns)   --->   "%add_ln102_3 = add i64 %mul_ln102_7, i64 %mul_ln102_5" [d2.cpp:102]   --->   Operation 246 'add' 'add_ln102_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln102_4 = add i64 %mul_ln102_6, i64 %mul_ln102" [d2.cpp:102]   --->   Operation 247 'add' 'add_ln102_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 248 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %add_ln102_4" [d2.cpp:102]   --->   Operation 249 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 250 'add' 'add_ln102_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.97ns)   --->   "%add_ln102_7 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d2.cpp:102]   --->   Operation 251 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.97ns)   --->   "%add_ln102_8 = add i28 %trunc_ln102_3, i28 %trunc_ln102_2" [d2.cpp:102]   --->   Operation 252 'add' 'add_ln102_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 253 '%mul_ln107 = mul i64 %zext_ln99, i64 %zext_ln95_2'
ST_23 : Operation 253 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln99, i64 %zext_ln95_2" [d2.cpp:107]   --->   Operation 253 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 254 '%mul_ln107_1 = mul i64 %zext_ln100, i64 %zext_ln87_10'
ST_23 : Operation 254 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln100, i64 %zext_ln87_10" [d2.cpp:107]   --->   Operation 254 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 255 '%mul_ln107_2 = mul i64 %zext_ln86_1, i64 %zext_ln87_9'
ST_23 : Operation 255 [1/1] (2.10ns)   --->   "%mul_ln107_2 = mul i64 %zext_ln86_1, i64 %zext_ln87_9" [d2.cpp:107]   --->   Operation 255 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 256 '%mul_ln108 = mul i64 %zext_ln86_1, i64 %zext_ln87_10'
ST_23 : Operation 256 [1/1] (2.10ns)   --->   "%mul_ln108 = mul i64 %zext_ln86_1, i64 %zext_ln87_10" [d2.cpp:108]   --->   Operation 256 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 257 '%mul_ln108_1 = mul i64 %zext_ln100, i64 %zext_ln95_2'
ST_23 : Operation 257 [1/1] (2.10ns)   --->   "%mul_ln108_1 = mul i64 %zext_ln100, i64 %zext_ln95_2" [d2.cpp:108]   --->   Operation 257 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 258 '%mul_ln109 = mul i64 %zext_ln86_1, i64 %zext_ln95_2'
ST_23 : Operation 258 [1/1] (2.10ns)   --->   "%mul_ln109 = mul i64 %zext_ln86_1, i64 %zext_ln95_2" [d2.cpp:109]   --->   Operation 258 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 259 '%mul_ln111 = mul i64 %zext_ln95_5, i64 %zext_ln95_2'
ST_23 : Operation 259 [1/1] (2.10ns)   --->   "%mul_ln111 = mul i64 %zext_ln95_5, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 259 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i64 %mul_ln111" [d2.cpp:111]   --->   Operation 260 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 261 '%mul_ln111_1 = mul i64 %zext_ln95_4, i64 %zext_ln87_10'
ST_23 : Operation 261 [1/1] (2.10ns)   --->   "%mul_ln111_1 = mul i64 %zext_ln95_4, i64 %zext_ln87_10" [d2.cpp:111]   --->   Operation 261 'mul' 'mul_ln111_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 262 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 263 '%mul_ln111_2 = mul i64 %zext_ln95_3, i64 %zext_ln87_9'
ST_23 : Operation 263 [1/1] (2.10ns)   --->   "%mul_ln111_2 = mul i64 %zext_ln95_3, i64 %zext_ln87_9" [d2.cpp:111]   --->   Operation 263 'mul' 'mul_ln111_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 264 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 265 '%mul_ln111_3 = mul i64 %zext_ln96, i64 %zext_ln87_8'
ST_23 : Operation 265 [1/1] (2.10ns)   --->   "%mul_ln111_3 = mul i64 %zext_ln96, i64 %zext_ln87_8" [d2.cpp:111]   --->   Operation 265 'mul' 'mul_ln111_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 266 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 267 '%mul_ln111_4 = mul i64 %zext_ln97, i64 %zext_ln87_7'
ST_23 : Operation 267 [1/1] (2.10ns)   --->   "%mul_ln111_4 = mul i64 %zext_ln97, i64 %zext_ln87_7" [d2.cpp:111]   --->   Operation 267 'mul' 'mul_ln111_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 268 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 269 '%mul_ln111_5 = mul i64 %zext_ln98, i64 %zext_ln87_6'
ST_23 : Operation 269 [1/1] (2.10ns)   --->   "%mul_ln111_5 = mul i64 %zext_ln98, i64 %zext_ln87_6" [d2.cpp:111]   --->   Operation 269 'mul' 'mul_ln111_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 270 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 271 '%mul_ln111_6 = mul i64 %zext_ln99, i64 %zext_ln87'
ST_23 : Operation 271 [1/1] (2.10ns)   --->   "%mul_ln111_6 = mul i64 %zext_ln99, i64 %zext_ln87" [d2.cpp:111]   --->   Operation 271 'mul' 'mul_ln111_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 272 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 273 '%mul_ln111_7 = mul i64 %zext_ln100, i64 %zext_ln95_1'
ST_23 : Operation 273 [1/1] (2.10ns)   --->   "%mul_ln111_7 = mul i64 %zext_ln100, i64 %zext_ln95_1" [d2.cpp:111]   --->   Operation 273 'mul' 'mul_ln111_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 274 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln111_8 = mul i64 %zext_ln86_1, i64 %zext_ln95'
ST_23 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln111_8 = mul i64 %zext_ln86_1, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 275 'mul' 'mul_ln111_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 276 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 277 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 278 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 279 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = trunc i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 280 'trunc' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 281 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 282 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln111_9 = trunc i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 283 'trunc' 'trunc_ln111_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln111_10 = trunc i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 284 'trunc' 'trunc_ln111_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln111_11 = trunc i64 %mul_ln111" [d2.cpp:111]   --->   Operation 285 'trunc' 'trunc_ln111_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln111_2 = add i65 %zext_ln111_9, i65 %zext_ln111_7" [d2.cpp:111]   --->   Operation 286 'add' 'add_ln111_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i65 %add_ln111_2" [d2.cpp:111]   --->   Operation 287 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (1.09ns)   --->   "%add_ln111_3 = add i66 %zext_ln111_12, i66 %zext_ln111_8" [d2.cpp:111]   --->   Operation 288 'add' 'add_ln111_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (1.08ns)   --->   "%add_ln111_4 = add i65 %zext_ln111_5, i65 %zext_ln111_4" [d2.cpp:111]   --->   Operation 289 'add' 'add_ln111_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i65 %add_ln111_4" [d2.cpp:111]   --->   Operation 290 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (1.09ns)   --->   "%add_ln111_5 = add i66 %zext_ln111_14, i66 %zext_ln111_6" [d2.cpp:111]   --->   Operation 291 'add' 'add_ln111_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln111_7 = add i65 %zext_ln111_2, i65 %zext_ln111_1" [d2.cpp:111]   --->   Operation 292 'add' 'add_ln111_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i65 %add_ln111_7" [d2.cpp:111]   --->   Operation 293 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (1.09ns)   --->   "%add_ln111_8 = add i66 %zext_ln111_17, i66 %zext_ln111_3" [d2.cpp:111]   --->   Operation 294 'add' 'add_ln111_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %mul_ln108_1, i64 %mul_ln108" [d2.cpp:108]   --->   Operation 295 'add' 'add_ln108' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i64 %add_ln108" [d2.cpp:108]   --->   Operation 296 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107 = add i64 %mul_ln107_2, i64 %mul_ln107" [d2.cpp:107]   --->   Operation 297 'add' 'add_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 298 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i64 %add_ln107, i64 %mul_ln107_1" [d2.cpp:107]   --->   Operation 298 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 299 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_4 = add i28 %trunc_ln111_11, i28 %trunc_ln111_10" [d2.cpp:119]   --->   Operation 300 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 301 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_5 = add i28 %add_ln119_4, i28 %trunc_ln111_9" [d2.cpp:119]   --->   Operation 301 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 302 [1/1] (0.97ns)   --->   "%add_ln119_7 = add i28 %trunc_ln111_5, i28 %trunc_ln111_2" [d2.cpp:119]   --->   Operation 302 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%add44795_loc_load = load i64 %add44795_loc"   --->   Operation 303 'load' 'add44795_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%add75_2523_4791_loc_load = load i64 %add75_2523_4791_loc"   --->   Operation 304 'load' 'add75_2523_4791_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%add75_2523_3790_loc_load = load i64 %add75_2523_3790_loc"   --->   Operation 305 'load' 'add75_2523_3790_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%add75_2523_2789_loc_load = load i64 %add75_2523_2789_loc"   --->   Operation 306 'load' 'add75_2523_2789_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%add75_2523_1788_loc_load = load i64 %add75_2523_1788_loc"   --->   Operation 307 'load' 'add75_2523_1788_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%add75_1458_2784_loc_load = load i64 %add75_1458_2784_loc"   --->   Operation 308 'load' 'add75_1458_2784_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%add75_1458_1783_loc_load = load i64 %add75_1458_1783_loc"   --->   Operation 309 'load' 'add75_1458_1783_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%add75_1458782_loc_load = load i64 %add75_1458782_loc"   --->   Operation 310 'load' 'add75_1458782_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%add75_4781_loc_load = load i64 %add75_4781_loc"   --->   Operation 311 'load' 'add75_4781_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%add75_3780_loc_load = load i64 %add75_3780_loc"   --->   Operation 312 'load' 'add75_3780_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i32 %arg1_r_14_loc_load" [d2.cpp:86]   --->   Operation 313 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 314 '%mul_ln86 = mul i64 %zext_ln86_1, i64 %zext_ln86'
ST_24 : Operation 314 [1/1] (2.10ns)   --->   "%mul_ln86 = mul i64 %zext_ln86_1, i64 %zext_ln86" [d2.cpp:86]   --->   Operation 314 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln87_4 = mul i64 %zext_ln87_1, i64 %zext_ln87_7'
ST_24 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln87_4 = mul i64 %zext_ln87_1, i64 %zext_ln87_7" [d2.cpp:87]   --->   Operation 315 'mul' 'mul_ln87_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i64 %add_ln87_3, i64 %add_ln87_1" [d2.cpp:87]   --->   Operation 316 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i64 %add75_1458_1783_loc_load" [d2.cpp:87]   --->   Operation 317 'trunc' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_5 = add i28 %trunc_ln87_1, i28 %trunc_ln87" [d2.cpp:87]   --->   Operation 318 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 319 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln87_4, i64 %add75_1458_1783_loc_load" [d2.cpp:87]   --->   Operation 319 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln95 = mul i64 %zext_ln87_5, i64 %zext_ln87_7'
ST_24 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln87_5, i64 %zext_ln87_7" [d2.cpp:95]   --->   Operation 320 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln95_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_8'
ST_24 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_8" [d2.cpp:95]   --->   Operation 321 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln95_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_9'
ST_24 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_9" [d2.cpp:95]   --->   Operation 322 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln95_3 = mul i64 %zext_ln87_2, i64 %zext_ln87_10'
ST_24 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln87_2, i64 %zext_ln87_10" [d2.cpp:95]   --->   Operation 323 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln95_4 = mul i64 %zext_ln87_1, i64 %zext_ln95_2'
ST_24 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln95_4 = mul i64 %zext_ln87_1, i64 %zext_ln95_2" [d2.cpp:95]   --->   Operation 324 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln96 = mul i64 %zext_ln87_5, i64 %zext_ln87_8'
ST_24 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln87_5, i64 %zext_ln87_8" [d2.cpp:96]   --->   Operation 325 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln96_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_9'
ST_24 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_9" [d2.cpp:96]   --->   Operation 326 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln96_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_10'
ST_24 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln96_2 = mul i64 %zext_ln87_3, i64 %zext_ln87_10" [d2.cpp:96]   --->   Operation 327 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 328 '%mul_ln96_3 = mul i64 %zext_ln87_2, i64 %zext_ln95_2'
ST_24 : Operation 328 [1/1] (2.10ns)   --->   "%mul_ln96_3 = mul i64 %zext_ln87_2, i64 %zext_ln95_2" [d2.cpp:96]   --->   Operation 328 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 329 '%mul_ln97 = mul i64 %zext_ln87_5, i64 %zext_ln87_9'
ST_24 : Operation 329 [1/1] (2.10ns)   --->   "%mul_ln97 = mul i64 %zext_ln87_5, i64 %zext_ln87_9" [d2.cpp:97]   --->   Operation 329 'mul' 'mul_ln97' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 330 '%mul_ln97_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_10'
ST_24 : Operation 330 [1/1] (2.10ns)   --->   "%mul_ln97_1 = mul i64 %zext_ln87_4, i64 %zext_ln87_10" [d2.cpp:97]   --->   Operation 330 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 331 '%mul_ln95_5 = mul i64 %zext_ln95_3, i64 %zext_ln95'
ST_24 : Operation 331 [1/1] (2.10ns)   --->   "%mul_ln95_5 = mul i64 %zext_ln95_3, i64 %zext_ln95" [d2.cpp:95]   --->   Operation 331 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 332 '%mul_ln96_4 = mul i64 %zext_ln95_3, i64 %zext_ln95_1'
ST_24 : Operation 332 [1/1] (2.10ns)   --->   "%mul_ln96_4 = mul i64 %zext_ln95_3, i64 %zext_ln95_1" [d2.cpp:96]   --->   Operation 332 'mul' 'mul_ln96_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 333 '%mul_ln95_6 = mul i64 %zext_ln95_4, i64 %zext_ln95_1'
ST_24 : Operation 333 [1/1] (2.10ns)   --->   "%mul_ln95_6 = mul i64 %zext_ln95_4, i64 %zext_ln95_1" [d2.cpp:95]   --->   Operation 333 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln95_7 = mul i64 %zext_ln95_5, i64 %zext_ln87'
ST_24 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln95_7 = mul i64 %zext_ln95_5, i64 %zext_ln87" [d2.cpp:95]   --->   Operation 334 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln96_5 = mul i64 %zext_ln95_5, i64 %zext_ln87_6'
ST_24 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln96_5 = mul i64 %zext_ln95_5, i64 %zext_ln87_6" [d2.cpp:96]   --->   Operation 335 'mul' 'mul_ln96_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln97_2 = mul i64 %zext_ln95_5, i64 %zext_ln87_7'
ST_24 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln97_2 = mul i64 %zext_ln95_5, i64 %zext_ln87_7" [d2.cpp:97]   --->   Operation 336 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 337 '%mul_ln98 = mul i64 %zext_ln95_5, i64 %zext_ln87_8'
ST_24 : Operation 337 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln95_5, i64 %zext_ln87_8" [d2.cpp:98]   --->   Operation 337 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 338 '%mul_ln95_8 = mul i64 %zext_ln95_6, i64 %zext_ln87_6'
ST_24 : Operation 338 [1/1] (2.10ns)   --->   "%mul_ln95_8 = mul i64 %zext_ln95_6, i64 %zext_ln87_6" [d2.cpp:95]   --->   Operation 338 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln96_6 = mul i64 %zext_ln95_6, i64 %zext_ln87_7'
ST_24 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln96_6 = mul i64 %zext_ln95_6, i64 %zext_ln87_7" [d2.cpp:96]   --->   Operation 339 'mul' 'mul_ln96_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln97_3 = mul i64 %zext_ln95_6, i64 %zext_ln87_8'
ST_24 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln97_3 = mul i64 %zext_ln95_6, i64 %zext_ln87_8" [d2.cpp:97]   --->   Operation 340 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 341 '%mul_ln96_7 = mul i64 %zext_ln96, i64 %zext_ln95'
ST_24 : Operation 341 [1/1] (2.10ns)   --->   "%mul_ln96_7 = mul i64 %zext_ln96, i64 %zext_ln95" [d2.cpp:96]   --->   Operation 341 'mul' 'mul_ln96_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i33 %tmp2" [d2.cpp:42]   --->   Operation 342 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 343 '%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln87'
ST_24 : Operation 343 [1/1] (2.67ns)   --->   "%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln87" [d2.cpp:42]   --->   Operation 343 'mul' 'tmp3' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 344 '%mul_ln97_4 = mul i64 %zext_ln96, i64 %zext_ln95_1'
ST_24 : Operation 344 [1/1] (2.10ns)   --->   "%mul_ln97_4 = mul i64 %zext_ln96, i64 %zext_ln95_1" [d2.cpp:97]   --->   Operation 344 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 345 '%mul_ln97_5 = mul i64 %zext_ln97, i64 %zext_ln95'
ST_24 : Operation 345 [1/1] (2.10ns)   --->   "%mul_ln97_5 = mul i64 %zext_ln97, i64 %zext_ln95" [d2.cpp:97]   --->   Operation 345 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i33 %tmp4" [d2.cpp:87]   --->   Operation 346 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 347 '%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln87'
ST_24 : Operation 347 [1/1] (2.67ns)   --->   "%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 347 'mul' 'tmp5' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 348 '%tmp7 = mul i64 %tmp2_cast, i64 %zext_ln87_6'
ST_24 : Operation 348 [1/1] (2.67ns)   --->   "%tmp7 = mul i64 %tmp2_cast, i64 %zext_ln87_6" [d2.cpp:42]   --->   Operation 348 'mul' 'tmp7' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul_ln97_1, i64 %tmp5" [d2.cpp:97]   --->   Operation 349 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (1.08ns)   --->   "%add_ln97_1 = add i64 %mul_ln97, i64 %mul_ln97_3" [d2.cpp:97]   --->   Operation 350 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97" [d2.cpp:97]   --->   Operation 351 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_1" [d2.cpp:97]   --->   Operation 352 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (1.08ns)   --->   "%add_ln97_2 = add i64 %add_ln97_1, i64 %add_ln97" [d2.cpp:97]   --->   Operation 353 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (1.08ns)   --->   "%add_ln97_3 = add i64 %mul_ln97_4, i64 %mul_ln97_2" [d2.cpp:97]   --->   Operation 354 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln97_4 = add i64 %mul_ln97_5, i64 %tmp7" [d2.cpp:97]   --->   Operation 355 'add' 'add_ln97_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 356 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i64 %add_ln97_4" [d2.cpp:97]   --->   Operation 357 'trunc' 'trunc_ln97_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (1.08ns)   --->   "%add_ln97_5 = add i64 %add_ln97_4, i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 358 'add' 'add_ln97_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.97ns)   --->   "%add_ln97_8 = add i28 %trunc_ln97_3, i28 %trunc_ln97_2" [d2.cpp:97]   --->   Operation 359 'add' 'add_ln97_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 360 '%mul_ln98_1 = mul i64 %zext_ln97, i64 %zext_ln95_1'
ST_24 : Operation 360 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln97, i64 %zext_ln95_1" [d2.cpp:98]   --->   Operation 360 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 361 '%mul_ln98_2 = mul i64 %zext_ln98, i64 %zext_ln95'
ST_24 : Operation 361 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln98, i64 %zext_ln95" [d2.cpp:98]   --->   Operation 361 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i33 %tmp8" [d2.cpp:87]   --->   Operation 362 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 363 '%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln87'
ST_24 : Operation 363 [1/1] (2.67ns)   --->   "%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 363 'mul' 'tmp9' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 364 '%tmp11 = mul i64 %tmp4_cast, i64 %zext_ln87_6'
ST_24 : Operation 364 [1/1] (2.67ns)   --->   "%tmp11 = mul i64 %tmp4_cast, i64 %zext_ln87_6" [d2.cpp:87]   --->   Operation 364 'mul' 'tmp11' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 365 '%tmp13 = mul i64 %tmp2_cast, i64 %zext_ln87_7'
ST_24 : Operation 365 [1/1] (2.67ns)   --->   "%tmp13 = mul i64 %tmp2_cast, i64 %zext_ln87_7" [d2.cpp:42]   --->   Operation 365 'mul' 'tmp13' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i64 %tmp11, i64 %mul_ln98" [d2.cpp:98]   --->   Operation 366 'add' 'add_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 367 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_1 = add i64 %add_ln98, i64 %tmp9" [d2.cpp:98]   --->   Operation 367 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_2 = add i64 %mul_ln98_1, i64 %tmp13" [d2.cpp:98]   --->   Operation 368 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 369 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_3 = add i64 %add_ln98_2, i64 %mul_ln98_2" [d2.cpp:98]   --->   Operation 369 'add' 'add_ln98_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 370 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_3" [d2.cpp:98]   --->   Operation 371 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_4 = add i64 %add_ln98_3, i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 372 'add' 'add_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add75_3780_loc_load" [d2.cpp:98]   --->   Operation 373 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.97ns)   --->   "%add_ln98_5 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d2.cpp:98]   --->   Operation 374 'add' 'add_ln98_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln98_4, i64 %add75_3780_loc_load" [d2.cpp:98]   --->   Operation 375 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 376 '%mul_ln99 = mul i64 %zext_ln98, i64 %zext_ln95_1'
ST_24 : Operation 376 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln98, i64 %zext_ln95_1" [d2.cpp:99]   --->   Operation 376 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln99_1 = mul i64 %zext_ln99, i64 %zext_ln95'
ST_24 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln99, i64 %zext_ln95" [d2.cpp:99]   --->   Operation 377 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i33 %tmp14" [d2.cpp:87]   --->   Operation 378 'zext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 379 '%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln87'
ST_24 : Operation 379 [1/1] (2.67ns)   --->   "%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 379 'mul' 'tmp15' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 380 '%tmp17 = mul i64 %tmp8_cast, i64 %zext_ln87_6'
ST_24 : Operation 380 [1/1] (2.67ns)   --->   "%tmp17 = mul i64 %tmp8_cast, i64 %zext_ln87_6" [d2.cpp:87]   --->   Operation 380 'mul' 'tmp17' <Predicate = true> <Delay = 2.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i64 %mul_ln87_4, i64 %tmp15" [d2.cpp:99]   --->   Operation 381 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 382 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_1 = add i64 %add_ln99, i64 %tmp17" [d2.cpp:99]   --->   Operation 382 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_3 = add i64 %mul_ln99, i64 %mul_ln87_7" [d2.cpp:99]   --->   Operation 383 'add' 'add_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 384 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_4 = add i64 %add_ln99_3, i64 %mul_ln99_1" [d2.cpp:99]   --->   Operation 384 'add' 'add_ln99_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99_1" [d2.cpp:99]   --->   Operation 385 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_4" [d2.cpp:99]   --->   Operation 386 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_2 = add i64 %add_ln99_4, i64 %add_ln99_1" [d2.cpp:99]   --->   Operation 387 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = trunc i64 %add75_4781_loc_load" [d2.cpp:99]   --->   Operation 388 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln99_2, i64 %add75_4781_loc_load" [d2.cpp:99]   --->   Operation 389 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i64 %add_ln100_5, i64 %add_ln100_2" [d2.cpp:100]   --->   Operation 390 'add' 'add_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i64 %add75_1458782_loc_load" [d2.cpp:100]   --->   Operation 391 'trunc' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln100, i64 %add75_1458782_loc_load" [d2.cpp:100]   --->   Operation 392 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_6 = add i64 %add_ln101_5, i64 %add_ln101_2" [d2.cpp:101]   --->   Operation 393 'add' 'add_ln101_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %add44795_loc_load" [d2.cpp:101]   --->   Operation 394 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_9 = add i28 %add_ln101_8, i28 %add_ln101_7" [d2.cpp:101]   --->   Operation 395 'add' 'add_ln101_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 396 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln101_6, i64 %add44795_loc_load" [d2.cpp:101]   --->   Operation 396 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_6 = add i64 %add_ln102_5, i64 %add_ln102_2" [d2.cpp:102]   --->   Operation 397 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i64 %add75_1458_2784_loc_load" [d2.cpp:102]   --->   Operation 398 'trunc' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_9 = add i28 %add_ln102_8, i28 %add_ln102_7" [d2.cpp:102]   --->   Operation 399 'add' 'add_ln102_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 400 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln102_6, i64 %add75_1458_2784_loc_load" [d2.cpp:102]   --->   Operation 400 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 401 '%mul_ln103 = mul i64 %zext_ln95_3, i64 %zext_ln95_2'
ST_24 : Operation 401 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln95_3, i64 %zext_ln95_2" [d2.cpp:103]   --->   Operation 401 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln87_10'
ST_24 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln87_10" [d2.cpp:103]   --->   Operation 402 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 403 '%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln87_9'
ST_24 : Operation 403 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln87_9" [d2.cpp:103]   --->   Operation 403 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln87_8'
ST_24 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln87_8" [d2.cpp:103]   --->   Operation 404 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 405 '%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln87_7'
ST_24 : Operation 405 [1/1] (2.10ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln87_7" [d2.cpp:103]   --->   Operation 405 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln103_5 = mul i64 %zext_ln100, i64 %zext_ln87_6'
ST_24 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln100, i64 %zext_ln87_6" [d2.cpp:103]   --->   Operation 406 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 407 '%mul_ln103_6 = mul i64 %zext_ln86_1, i64 %zext_ln87'
ST_24 : Operation 407 [1/1] (2.10ns)   --->   "%mul_ln103_6 = mul i64 %zext_ln86_1, i64 %zext_ln87" [d2.cpp:103]   --->   Operation 407 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln95_2'
ST_24 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln95_2" [d2.cpp:104]   --->   Operation 408 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 409 '%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln87_10'
ST_24 : Operation 409 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln87_10" [d2.cpp:104]   --->   Operation 409 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 410 '%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln87_9'
ST_24 : Operation 410 [1/1] (2.10ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln87_9" [d2.cpp:104]   --->   Operation 410 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 411 '%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln87_8'
ST_24 : Operation 411 [1/1] (2.10ns)   --->   "%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln87_8" [d2.cpp:104]   --->   Operation 411 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 412 '%mul_ln104_4 = mul i64 %zext_ln100, i64 %zext_ln87_7'
ST_24 : Operation 412 [1/1] (2.10ns)   --->   "%mul_ln104_4 = mul i64 %zext_ln100, i64 %zext_ln87_7" [d2.cpp:104]   --->   Operation 412 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 413 '%mul_ln104_5 = mul i64 %zext_ln86_1, i64 %zext_ln87_6'
ST_24 : Operation 413 [1/1] (2.10ns)   --->   "%mul_ln104_5 = mul i64 %zext_ln86_1, i64 %zext_ln87_6" [d2.cpp:104]   --->   Operation 413 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln95_2'
ST_24 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln95_2" [d2.cpp:105]   --->   Operation 414 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 415 '%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln87_10'
ST_24 : Operation 415 [1/1] (2.10ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln87_10" [d2.cpp:105]   --->   Operation 415 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 416 '%mul_ln105_2 = mul i64 %zext_ln99, i64 %zext_ln87_9'
ST_24 : Operation 416 [1/1] (2.10ns)   --->   "%mul_ln105_2 = mul i64 %zext_ln99, i64 %zext_ln87_9" [d2.cpp:105]   --->   Operation 416 'mul' 'mul_ln105_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 417 '%mul_ln105_3 = mul i64 %zext_ln100, i64 %zext_ln87_8'
ST_24 : Operation 417 [1/1] (2.10ns)   --->   "%mul_ln105_3 = mul i64 %zext_ln100, i64 %zext_ln87_8" [d2.cpp:105]   --->   Operation 417 'mul' 'mul_ln105_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 418 '%mul_ln105_4 = mul i64 %zext_ln86_1, i64 %zext_ln87_7'
ST_24 : Operation 418 [1/1] (2.10ns)   --->   "%mul_ln105_4 = mul i64 %zext_ln86_1, i64 %zext_ln87_7" [d2.cpp:105]   --->   Operation 418 'mul' 'mul_ln105_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 419 '%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln95_2'
ST_24 : Operation 419 [1/1] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln95_2" [d2.cpp:106]   --->   Operation 419 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 420 '%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln87_10'
ST_24 : Operation 420 [1/1] (2.10ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln87_10" [d2.cpp:106]   --->   Operation 420 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 421 '%mul_ln106_2 = mul i64 %zext_ln86_1, i64 %zext_ln87_8'
ST_24 : Operation 421 [1/1] (2.10ns)   --->   "%mul_ln106_2 = mul i64 %zext_ln86_1, i64 %zext_ln87_8" [d2.cpp:106]   --->   Operation 421 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 422 '%mul_ln106_3 = mul i64 %zext_ln100, i64 %zext_ln87_9'
ST_24 : Operation 422 [1/1] (2.10ns)   --->   "%mul_ln106_3 = mul i64 %zext_ln100, i64 %zext_ln87_9" [d2.cpp:106]   --->   Operation 422 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_5, i32 28, i32 63" [d2.cpp:111]   --->   Operation 423 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln111_64 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 424 'zext' 'zext_ln111_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (1.08ns)   --->   "%arr_8 = add i64 %add75_2523_4791_loc_load, i64 %mul_ln109" [d2.cpp:109]   --->   Operation 425 'add' 'arr_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_5, i32 28, i32 55" [d2.cpp:111]   --->   Operation 426 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %arr_8" [d2.cpp:111]   --->   Operation 427 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (1.08ns)   --->   "%add_ln111 = add i64 %arr_8, i64 %zext_ln111_64" [d2.cpp:111]   --->   Operation 428 'add' 'add_ln111' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 429 [1/1] (0.97ns)   --->   "%add_ln111_1 = add i28 %trunc_ln111, i28 %trunc_ln111_1" [d2.cpp:111]   --->   Operation 429 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_6, i32 28, i32 63" [d2.cpp:111]   --->   Operation 430 'partselect' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i36 %trunc_ln111_3" [d2.cpp:111]   --->   Operation 431 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i64 %arr" [d2.cpp:111]   --->   Operation 432 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 433 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln111_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_6, i32 28, i32 55" [d2.cpp:111]   --->   Operation 434 'partselect' 'trunc_ln111_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i66 %add_ln111_3" [d2.cpp:111]   --->   Operation 435 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i66 %add_ln111_5" [d2.cpp:111]   --->   Operation 436 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (1.10ns)   --->   "%add_ln111_41 = add i66 %add_ln111_5, i66 %add_ln111_3" [d2.cpp:111]   --->   Operation 437 'add' 'add_ln111_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 438 [1/1] (1.10ns)   --->   "%add_ln111_6 = add i67 %zext_ln111_15, i67 %zext_ln111_13" [d2.cpp:111]   --->   Operation 438 'add' 'add_ln111_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln111_12 = trunc i66 %add_ln111_41" [d2.cpp:111]   --->   Operation 439 'trunc' 'trunc_ln111_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i67 %add_ln111_6" [d2.cpp:111]   --->   Operation 440 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i66 %add_ln111_8" [d2.cpp:111]   --->   Operation 441 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (1.02ns)   --->   "%add_ln111_9 = add i37 %zext_ln111, i37 %zext_ln111_11" [d2.cpp:111]   --->   Operation 442 'add' 'add_ln111_9' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i37 %add_ln111_9" [d2.cpp:111]   --->   Operation 443 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln111_10 = add i65 %zext_ln111_19, i65 %zext_ln111_10" [d2.cpp:111]   --->   Operation 444 'add' 'add_ln111_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i65 %add_ln111_10" [d2.cpp:111]   --->   Operation 445 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (1.10ns)   --->   "%add_ln111_12 = add i67 %zext_ln111_20, i67 %zext_ln111_18" [d2.cpp:111]   --->   Operation 446 'add' 'add_ln111_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln111_14 = trunc i67 %add_ln111_12" [d2.cpp:111]   --->   Operation 447 'trunc' 'trunc_ln111_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i67 %add_ln111_12" [d2.cpp:111]   --->   Operation 448 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (1.09ns)   --->   "%add_ln111_35 = add i56 %trunc_ln111_14, i56 %trunc_ln111_12" [d2.cpp:111]   --->   Operation 449 'add' 'add_ln111_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 450 [1/1] (1.10ns)   --->   "%add_ln111_11 = add i68 %zext_ln111_21, i68 %zext_ln111_16" [d2.cpp:111]   --->   Operation 450 'add' 'add_ln111_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln111_13 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_11, i32 28, i32 67" [d2.cpp:111]   --->   Operation 451 'partselect' 'trunc_ln111_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln111_22 = zext i40 %trunc_ln111_13" [d2.cpp:111]   --->   Operation 452 'zext' 'zext_ln111_22' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 453 '%mul_ln111_9 = mul i64 %zext_ln95_6, i64 %zext_ln95_2'
ST_24 : Operation 453 [1/1] (2.10ns)   --->   "%mul_ln111_9 = mul i64 %zext_ln95_6, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 453 'mul' 'mul_ln111_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 454 '%mul_ln111_10 = mul i64 %zext_ln95_5, i64 %zext_ln87_10'
ST_24 : Operation 454 [1/1] (2.10ns)   --->   "%mul_ln111_10 = mul i64 %zext_ln95_5, i64 %zext_ln87_10" [d2.cpp:111]   --->   Operation 454 'mul' 'mul_ln111_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln111_24 = zext i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 455 'zext' 'zext_ln111_24' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 456 '%mul_ln111_11 = mul i64 %zext_ln95_4, i64 %zext_ln87_9'
ST_24 : Operation 456 [1/1] (2.10ns)   --->   "%mul_ln111_11 = mul i64 %zext_ln95_4, i64 %zext_ln87_9" [d2.cpp:111]   --->   Operation 456 'mul' 'mul_ln111_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln111_25 = zext i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 457 'zext' 'zext_ln111_25' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 458 '%mul_ln111_12 = mul i64 %zext_ln95_3, i64 %zext_ln87_8'
ST_24 : Operation 458 [1/1] (2.10ns)   --->   "%mul_ln111_12 = mul i64 %zext_ln95_3, i64 %zext_ln87_8" [d2.cpp:111]   --->   Operation 458 'mul' 'mul_ln111_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln111_26 = zext i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 459 'zext' 'zext_ln111_26' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln111_13 = mul i64 %zext_ln96, i64 %zext_ln87_7'
ST_24 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln111_13 = mul i64 %zext_ln96, i64 %zext_ln87_7" [d2.cpp:111]   --->   Operation 460 'mul' 'mul_ln111_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln111_27 = zext i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 461 'zext' 'zext_ln111_27' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln111_14 = mul i64 %zext_ln97, i64 %zext_ln87_6'
ST_24 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln111_14 = mul i64 %zext_ln97, i64 %zext_ln87_6" [d2.cpp:111]   --->   Operation 462 'mul' 'mul_ln111_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln111_28 = zext i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 463 'zext' 'zext_ln111_28' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln111_15 = mul i64 %zext_ln98, i64 %zext_ln87'
ST_24 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln111_15 = mul i64 %zext_ln98, i64 %zext_ln87" [d2.cpp:111]   --->   Operation 464 'mul' 'mul_ln111_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln111_29 = zext i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 465 'zext' 'zext_ln111_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln111_30 = zext i64 %arr_4" [d2.cpp:111]   --->   Operation 466 'zext' 'zext_ln111_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln111_15 = trunc i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 467 'trunc' 'trunc_ln111_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln111_16 = trunc i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 468 'trunc' 'trunc_ln111_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln111_17 = trunc i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 469 'trunc' 'trunc_ln111_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln111_18 = trunc i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 470 'trunc' 'trunc_ln111_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln111_19 = trunc i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 471 'trunc' 'trunc_ln111_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln111_20 = trunc i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 472 'trunc' 'trunc_ln111_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln111_23 = trunc i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 473 'trunc' 'trunc_ln111_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln111_21 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_35, i32 28, i32 55" [d2.cpp:111]   --->   Operation 474 'partselect' 'trunc_ln111_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (1.08ns)   --->   "%add_ln111_13 = add i65 %zext_ln111_28, i65 %zext_ln111_29" [d2.cpp:111]   --->   Operation 475 'add' 'add_ln111_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln111_31 = zext i65 %add_ln111_13" [d2.cpp:111]   --->   Operation 476 'zext' 'zext_ln111_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln111_14 = add i65 %zext_ln111_27, i65 %zext_ln111_26" [d2.cpp:111]   --->   Operation 477 'add' 'add_ln111_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln111_32 = zext i65 %add_ln111_14" [d2.cpp:111]   --->   Operation 478 'zext' 'zext_ln111_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (1.09ns)   --->   "%add_ln111_15 = add i66 %zext_ln111_32, i66 %zext_ln111_31" [d2.cpp:111]   --->   Operation 479 'add' 'add_ln111_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln111_16 = add i65 %zext_ln111_25, i65 %zext_ln111_24" [d2.cpp:111]   --->   Operation 480 'add' 'add_ln111_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln111_17 = add i65 %zext_ln111_30, i65 %zext_ln111_22" [d2.cpp:111]   --->   Operation 481 'add' 'add_ln111_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 482 '%mul_ln111_16 = mul i64 %zext_ln87_5, i64 %zext_ln95_2'
ST_24 : Operation 482 [1/1] (2.10ns)   --->   "%mul_ln111_16 = mul i64 %zext_ln87_5, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 482 'mul' 'mul_ln111_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln111_39 = zext i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 483 'zext' 'zext_ln111_39' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 484 '%mul_ln111_17 = mul i64 %zext_ln95_6, i64 %zext_ln87_10'
ST_24 : Operation 484 [1/1] (2.10ns)   --->   "%mul_ln111_17 = mul i64 %zext_ln95_6, i64 %zext_ln87_10" [d2.cpp:111]   --->   Operation 484 'mul' 'mul_ln111_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln111_40 = zext i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 485 'zext' 'zext_ln111_40' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 486 '%mul_ln111_18 = mul i64 %zext_ln95_5, i64 %zext_ln87_9'
ST_24 : Operation 486 [1/1] (2.10ns)   --->   "%mul_ln111_18 = mul i64 %zext_ln95_5, i64 %zext_ln87_9" [d2.cpp:111]   --->   Operation 486 'mul' 'mul_ln111_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln111_41 = zext i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 487 'zext' 'zext_ln111_41' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 488 '%mul_ln111_19 = mul i64 %zext_ln95_4, i64 %zext_ln87_8'
ST_24 : Operation 488 [1/1] (2.10ns)   --->   "%mul_ln111_19 = mul i64 %zext_ln95_4, i64 %zext_ln87_8" [d2.cpp:111]   --->   Operation 488 'mul' 'mul_ln111_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln111_42 = zext i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 489 'zext' 'zext_ln111_42' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 490 '%mul_ln111_20 = mul i64 %zext_ln95_3, i64 %zext_ln87_7'
ST_24 : Operation 490 [1/1] (2.10ns)   --->   "%mul_ln111_20 = mul i64 %zext_ln95_3, i64 %zext_ln87_7" [d2.cpp:111]   --->   Operation 490 'mul' 'mul_ln111_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln111_43 = zext i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 491 'zext' 'zext_ln111_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln111_24 = trunc i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 492 'trunc' 'trunc_ln111_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln111_25 = trunc i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 493 'trunc' 'trunc_ln111_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln111_26 = trunc i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 494 'trunc' 'trunc_ln111_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln111_27 = trunc i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 495 'trunc' 'trunc_ln111_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln111_30 = trunc i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 496 'trunc' 'trunc_ln111_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln111_21 = add i65 %zext_ln111_43, i65 %zext_ln111_41" [d2.cpp:111]   --->   Operation 497 'add' 'add_ln111_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln111_45 = zext i65 %add_ln111_21" [d2.cpp:111]   --->   Operation 498 'zext' 'zext_ln111_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 499 [1/1] (1.09ns)   --->   "%add_ln111_22 = add i66 %zext_ln111_45, i66 %zext_ln111_42" [d2.cpp:111]   --->   Operation 499 'add' 'add_ln111_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln111_31 = trunc i66 %add_ln111_22" [d2.cpp:111]   --->   Operation 500 'trunc' 'trunc_ln111_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 501 [1/1] (1.08ns)   --->   "%add_ln111_23 = add i65 %zext_ln111_40, i65 %zext_ln111_39" [d2.cpp:111]   --->   Operation 501 'add' 'add_ln111_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 502 '%mul_ln111_21 = mul i64 %zext_ln87_4, i64 %zext_ln95_2'
ST_24 : Operation 502 [1/1] (2.10ns)   --->   "%mul_ln111_21 = mul i64 %zext_ln87_4, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 502 'mul' 'mul_ln111_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 503 '%mul_ln111_22 = mul i64 %zext_ln87_5, i64 %zext_ln87_10'
ST_24 : Operation 503 [1/1] (2.10ns)   --->   "%mul_ln111_22 = mul i64 %zext_ln87_5, i64 %zext_ln87_10" [d2.cpp:111]   --->   Operation 503 'mul' 'mul_ln111_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln111_52 = zext i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 504 'zext' 'zext_ln111_52' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 505 '%mul_ln111_23 = mul i64 %zext_ln95_6, i64 %zext_ln87_9'
ST_24 : Operation 505 [1/1] (2.10ns)   --->   "%mul_ln111_23 = mul i64 %zext_ln95_6, i64 %zext_ln87_9" [d2.cpp:111]   --->   Operation 505 'mul' 'mul_ln111_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln111_53 = zext i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 506 'zext' 'zext_ln111_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln111_35 = trunc i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 507 'trunc' 'trunc_ln111_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln111_40 = trunc i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 508 'trunc' 'trunc_ln111_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln111_41 = trunc i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 509 'trunc' 'trunc_ln111_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 510 [1/1] (1.08ns)   --->   "%add_ln111_27 = add i65 %zext_ln111_52, i65 %zext_ln111_53" [d2.cpp:111]   --->   Operation 510 'add' 'add_ln111_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 511 '%mul_ln111_24 = mul i64 %zext_ln87_3, i64 %zext_ln95_2'
ST_24 : Operation 511 [1/1] (2.10ns)   --->   "%mul_ln111_24 = mul i64 %zext_ln87_3, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 511 'mul' 'mul_ln111_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln111_42 = trunc i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 512 'trunc' 'trunc_ln111_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 513 [1/1] (1.08ns)   --->   "%add_ln96 = add i64 %mul_ln96_2, i64 %mul_ln96_3" [d2.cpp:96]   --->   Operation 513 'add' 'add_ln96' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %mul_ln96_1, i64 %mul_ln96" [d2.cpp:96]   --->   Operation 514 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [d2.cpp:96]   --->   Operation 515 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_1" [d2.cpp:96]   --->   Operation 516 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 517 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %add_ln96_1, i64 %add_ln96" [d2.cpp:96]   --->   Operation 517 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln96_3 = add i64 %mul_ln96_7, i64 %mul_ln96_4" [d2.cpp:96]   --->   Operation 518 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_4 = add i64 %mul_ln96_5, i64 %tmp3" [d2.cpp:96]   --->   Operation 519 'add' 'add_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 520 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_5 = add i64 %add_ln96_4, i64 %mul_ln96_6" [d2.cpp:96]   --->   Operation 520 'add' 'add_ln96_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 521 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_5" [d2.cpp:96]   --->   Operation 522 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (1.08ns)   --->   "%add_ln96_6 = add i64 %add_ln96_5, i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 523 'add' 'add_ln96_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 524 [1/1] (0.97ns)   --->   "%add_ln96_8 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d2.cpp:96]   --->   Operation 524 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 525 [1/1] (0.97ns)   --->   "%add_ln96_9 = add i28 %trunc_ln96_3, i28 %trunc_ln96_2" [d2.cpp:96]   --->   Operation 525 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 526 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %mul_ln95_2, i64 %mul_ln95_3" [d2.cpp:95]   --->   Operation 526 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_1 = add i64 %mul_ln95, i64 %mul_ln95_8" [d2.cpp:95]   --->   Operation 527 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 528 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_2 = add i64 %add_ln95_1, i64 %mul_ln95_1" [d2.cpp:95]   --->   Operation 528 'add' 'add_ln95_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95" [d2.cpp:95]   --->   Operation 529 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_2" [d2.cpp:95]   --->   Operation 530 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln95_3 = add i64 %add_ln95_2, i64 %add_ln95" [d2.cpp:95]   --->   Operation 531 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (1.08ns)   --->   "%add_ln95_4 = add i64 %mul_ln86, i64 %mul_ln95_5" [d2.cpp:95]   --->   Operation 532 'add' 'add_ln95_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_5 = add i64 %mul_ln95_6, i64 %mul_ln95_4" [d2.cpp:95]   --->   Operation 533 'add' 'add_ln95_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 534 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_6 = add i64 %add_ln95_5, i64 %mul_ln95_7" [d2.cpp:95]   --->   Operation 534 'add' 'add_ln95_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_4" [d2.cpp:95]   --->   Operation 535 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_6" [d2.cpp:95]   --->   Operation 536 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (1.08ns)   --->   "%add_ln95_8 = add i64 %add_ln95_6, i64 %add_ln95_4" [d2.cpp:95]   --->   Operation 537 'add' 'add_ln95_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.97ns)   --->   "%add_ln95_9 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d2.cpp:95]   --->   Operation 538 'add' 'add_ln95_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.97ns)   --->   "%add_ln95_10 = add i28 %trunc_ln95_3, i28 %trunc_ln95_2" [d2.cpp:95]   --->   Operation 539 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 540 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_39 = add i28 %add_ln101_9, i28 %trunc_ln101_4" [d2.cpp:111]   --->   Operation 540 'add' 'add_ln111_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%lshr_ln112_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111, i32 28, i32 63" [d2.cpp:112]   --->   Operation 541 'partselect' 'lshr_ln112_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i36 %lshr_ln112_1" [d2.cpp:112]   --->   Operation 542 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %add75_2523_3790_loc_load" [d2.cpp:108]   --->   Operation 543 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111, i32 28, i32 55" [d2.cpp:112]   --->   Operation 544 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_2 = add i64 %add75_2523_3790_loc_load, i64 %zext_ln112_3" [d2.cpp:112]   --->   Operation 545 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 546 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i64 %add_ln112_2, i64 %add_ln108" [d2.cpp:112]   --->   Operation 546 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_4 = add i28 %trunc_ln108, i28 %trunc_ln" [d2.cpp:112]   --->   Operation 547 'add' 'add_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 548 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln112_3 = add i28 %add_ln112_4, i28 %trunc_ln108_1" [d2.cpp:112]   --->   Operation 548 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 63" [d2.cpp:113]   --->   Operation 549 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln2" [d2.cpp:113]   --->   Operation 550 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %add75_2523_2789_loc_load" [d2.cpp:107]   --->   Operation 551 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 55" [d2.cpp:113]   --->   Operation 552 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i64 %add75_2523_2789_loc_load, i64 %zext_ln113" [d2.cpp:113]   --->   Operation 553 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 554 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %add_ln113_1, i64 %add_ln107_1" [d2.cpp:113]   --->   Operation 554 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_2 = add i28 %trunc_ln107, i28 %trunc_ln1" [d2.cpp:113]   --->   Operation 555 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 556 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln113_2, i28 %trunc_ln107_1" [d2.cpp:113]   --->   Operation 556 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d2.cpp:114]   --->   Operation 557 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %lshr_ln3" [d2.cpp:114]   --->   Operation 558 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (1.08ns)   --->   "%add_ln106 = add i64 %mul_ln106_2, i64 %mul_ln106_1" [d2.cpp:106]   --->   Operation 559 'add' 'add_ln106' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %mul_ln106_3, i64 %mul_ln106" [d2.cpp:106]   --->   Operation 560 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %add_ln106" [d2.cpp:106]   --->   Operation 561 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 562 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106_1, i64 %add_ln106" [d2.cpp:106]   --->   Operation 563 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add75_2523_1788_loc_load" [d2.cpp:106]   --->   Operation 564 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i28 %trunc_ln106_1, i28 %trunc_ln106" [d2.cpp:106]   --->   Operation 565 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d2.cpp:114]   --->   Operation 566 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (1.08ns)   --->   "%add_ln114_1 = add i64 %add75_2523_1788_loc_load, i64 %zext_ln114" [d2.cpp:114]   --->   Operation 567 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 568 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i64 %add_ln114_1, i64 %add_ln106_2" [d2.cpp:114]   --->   Operation 568 'add' 'add_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 569 [1/1] (0.97ns)   --->   "%add_ln114_2 = add i28 %trunc_ln106_2, i28 %trunc_ln2" [d2.cpp:114]   --->   Operation 569 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 570 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln114_2, i28 %add_ln106_3" [d2.cpp:114]   --->   Operation 570 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 571 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln114, i32 28, i32 63" [d2.cpp:115]   --->   Operation 571 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 572 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %mul_ln105_2, i64 %mul_ln105_1" [d2.cpp:105]   --->   Operation 572 'add' 'add_ln105' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_1 = add i64 %mul_ln105_3, i64 %mul_ln105" [d2.cpp:105]   --->   Operation 573 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 574 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %mul_ln105_4" [d2.cpp:105]   --->   Operation 574 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105" [d2.cpp:105]   --->   Operation 575 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d2.cpp:105]   --->   Operation 576 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln114, i32 28, i32 55" [d2.cpp:115]   --->   Operation 577 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104 = add i64 %mul_ln104_1, i64 %mul_ln104_3" [d2.cpp:104]   --->   Operation 578 'add' 'add_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 579 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_1 = add i64 %add_ln104, i64 %mul_ln104_2" [d2.cpp:104]   --->   Operation 579 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_2 = add i64 %mul_ln104_4, i64 %mul_ln104" [d2.cpp:104]   --->   Operation 580 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 581 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_3 = add i64 %add_ln104_2, i64 %mul_ln104_5" [d2.cpp:104]   --->   Operation 581 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 582 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_3" [d2.cpp:104]   --->   Operation 583 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i64 %mul_ln103_1, i64 %mul_ln103_3" [d2.cpp:103]   --->   Operation 584 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 585 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i64 %add_ln103, i64 %mul_ln103_2" [d2.cpp:103]   --->   Operation 585 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln103_2 = add i64 %mul_ln103_5, i64 %mul_ln103_4" [d2.cpp:103]   --->   Operation 586 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/1] (1.08ns)   --->   "%add_ln103_3 = add i64 %mul_ln103_6, i64 %mul_ln103" [d2.cpp:103]   --->   Operation 587 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 588 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_3" [d2.cpp:103]   --->   Operation 589 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln103_4 = add i64 %add_ln103_3, i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 590 'add' 'add_ln103_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 591 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (0.97ns)   --->   "%add_ln103_6 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d2.cpp:103]   --->   Operation 592 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 593 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i28 %add_ln102_9, i28 %trunc_ln102_4" [d2.cpp:118]   --->   Operation 593 'add' 'add_ln118' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 594 [1/1] (0.97ns)   --->   "%add_ln119_1 = add i28 %trunc_ln111_s, i28 %trunc_ln87_2" [d2.cpp:119]   --->   Operation 594 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i28 %add_ln119_1, i28 %add_ln87_5" [d2.cpp:119]   --->   Operation 595 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i28 %add_ln119_5, i28 %add_ln119_2" [d2.cpp:119]   --->   Operation 596 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_8 = add i28 %add_ln119_7, i28 %trunc_ln111_4" [d2.cpp:119]   --->   Operation 597 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_9 = add i28 %trunc_ln111_6, i28 %trunc_ln111_8" [d2.cpp:119]   --->   Operation 598 'add' 'add_ln119_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 599 [1/1] (0.97ns)   --->   "%add_ln119_10 = add i28 %trunc_ln111_7, i28 %trunc_ln111_1" [d2.cpp:119]   --->   Operation 599 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 600 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_11 = add i28 %add_ln119_10, i28 %add_ln119_9" [d2.cpp:119]   --->   Operation 600 'add' 'add_ln119_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 601 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_12 = add i28 %add_ln119_11, i28 %add_ln119_8" [d2.cpp:119]   --->   Operation 601 'add' 'add_ln119_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 602 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_3 = add i28 %add_ln119_12, i28 %add_ln119_6" [d2.cpp:119]   --->   Operation 602 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 603 [1/1] (0.97ns)   --->   "%add_ln120_3 = add i28 %trunc_ln111_16, i28 %trunc_ln111_15" [d2.cpp:120]   --->   Operation 603 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_4 = add i28 %trunc_ln111_18, i28 %trunc_ln111_19" [d2.cpp:120]   --->   Operation 604 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 605 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_5 = add i28 %add_ln120_4, i28 %trunc_ln111_17" [d2.cpp:120]   --->   Operation 605 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_6 = add i28 %add_ln120_5, i28 %add_ln120_3" [d2.cpp:120]   --->   Operation 606 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_7 = add i28 %trunc_ln111_20, i28 %trunc_ln111_23" [d2.cpp:120]   --->   Operation 607 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_8 = add i28 %add_ln100_7, i28 %trunc_ln111_21" [d2.cpp:120]   --->   Operation 608 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 609 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_9 = add i28 %add_ln120_8, i28 %trunc_ln100_3" [d2.cpp:120]   --->   Operation 609 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 610 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_10 = add i28 %add_ln120_9, i28 %add_ln120_7" [d2.cpp:120]   --->   Operation 610 'add' 'add_ln120_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 611 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_2 = add i28 %add_ln120_10, i28 %add_ln120_6" [d2.cpp:120]   --->   Operation 611 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 612 [1/1] (0.97ns)   --->   "%add_ln121 = add i28 %trunc_ln111_25, i28 %trunc_ln111_24" [d2.cpp:121]   --->   Operation 612 'add' 'add_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 613 [1/1] (0.97ns)   --->   "%add_ln121_1 = add i28 %trunc_ln111_26, i28 %trunc_ln111_27" [d2.cpp:121]   --->   Operation 613 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 614 [1/1] (0.97ns)   --->   "%add_ln122 = add i28 %trunc_ln111_35, i28 %trunc_ln111_41" [d2.cpp:122]   --->   Operation 614 'add' 'add_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 615 [1/1] (0.00ns)   --->   "%add75_2523787_loc_load = load i64 %add75_2523787_loc"   --->   Operation 615 'load' 'add75_2523787_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 616 [1/1] (0.00ns)   --->   "%add75_1458_4786_loc_load = load i64 %add75_1458_4786_loc"   --->   Operation 616 'load' 'add75_1458_4786_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 617 [1/1] (0.00ns)   --->   "%add75_1458_3785_loc_load = load i64 %add75_1458_3785_loc"   --->   Operation 617 'load' 'add75_1458_3785_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 618 [1/1] (0.00ns)   --->   "%add75_2679779_loc_load = load i64 %add75_2679779_loc"   --->   Operation 618 'load' 'add75_2679779_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_7 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d2.cpp:97]   --->   Operation 619 'add' 'add_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_6 = add i64 %add_ln97_5, i64 %add_ln97_2" [d2.cpp:97]   --->   Operation 620 'add' 'add_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i64 %add75_2679779_loc_load" [d2.cpp:97]   --->   Operation 621 'trunc' 'trunc_ln97_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 622 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_9 = add i28 %add_ln97_8, i28 %add_ln97_7" [d2.cpp:97]   --->   Operation 622 'add' 'add_ln97_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 623 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_1 = add i64 %add_ln97_6, i64 %add75_2679779_loc_load" [d2.cpp:97]   --->   Operation 623 'add' 'arr_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_5 = add i28 %trunc_ln99_1, i28 %trunc_ln99" [d2.cpp:99]   --->   Operation 624 'add' 'add_ln99_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln111_23 = zext i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 625 'zext' 'zext_ln111_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln111_33 = zext i66 %add_ln111_15" [d2.cpp:111]   --->   Operation 626 'zext' 'zext_ln111_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln111_34 = zext i65 %add_ln111_16" [d2.cpp:111]   --->   Operation 627 'zext' 'zext_ln111_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln111_35 = zext i65 %add_ln111_17" [d2.cpp:111]   --->   Operation 628 'zext' 'zext_ln111_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (1.09ns)   --->   "%add_ln111_18 = add i66 %zext_ln111_35, i66 %zext_ln111_23" [d2.cpp:111]   --->   Operation 629 'add' 'add_ln111_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln111_36 = zext i66 %add_ln111_18" [d2.cpp:111]   --->   Operation 630 'zext' 'zext_ln111_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (1.10ns)   --->   "%add_ln111_20 = add i67 %zext_ln111_36, i67 %zext_ln111_34" [d2.cpp:111]   --->   Operation 631 'add' 'add_ln111_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln111_37 = zext i67 %add_ln111_20" [d2.cpp:111]   --->   Operation 632 'zext' 'zext_ln111_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (1.10ns)   --->   "%add_ln111_19 = add i68 %zext_ln111_37, i68 %zext_ln111_33" [d2.cpp:111]   --->   Operation 633 'add' 'add_ln111_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln111_22 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 67" [d2.cpp:111]   --->   Operation 634 'partselect' 'trunc_ln111_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln111_38 = zext i40 %trunc_ln111_22" [d2.cpp:111]   --->   Operation 635 'zext' 'zext_ln111_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln111_44 = zext i64 %arr_3" [d2.cpp:111]   --->   Operation 636 'zext' 'zext_ln111_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln111_28 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 55" [d2.cpp:111]   --->   Operation 637 'partselect' 'trunc_ln111_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln111_46 = zext i66 %add_ln111_22" [d2.cpp:111]   --->   Operation 638 'zext' 'zext_ln111_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln111_47 = zext i65 %add_ln111_23" [d2.cpp:111]   --->   Operation 639 'zext' 'zext_ln111_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 640 [1/1] (1.08ns)   --->   "%add_ln111_24 = add i65 %zext_ln111_44, i65 %zext_ln111_38" [d2.cpp:111]   --->   Operation 640 'add' 'add_ln111_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln111_48 = zext i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 641 'zext' 'zext_ln111_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 642 [1/1] (1.09ns)   --->   "%add_ln111_42 = add i65 %add_ln111_24, i65 %add_ln111_23" [d2.cpp:111]   --->   Operation 642 'add' 'add_ln111_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 643 [1/1] (1.09ns)   --->   "%add_ln111_26 = add i66 %zext_ln111_48, i66 %zext_ln111_47" [d2.cpp:111]   --->   Operation 643 'add' 'add_ln111_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln111_32 = trunc i65 %add_ln111_42" [d2.cpp:111]   --->   Operation 644 'trunc' 'trunc_ln111_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln111_49 = zext i66 %add_ln111_26" [d2.cpp:111]   --->   Operation 645 'zext' 'zext_ln111_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 646 [1/1] (1.09ns)   --->   "%add_ln111_40 = add i56 %trunc_ln111_32, i56 %trunc_ln111_31" [d2.cpp:111]   --->   Operation 646 'add' 'add_ln111_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 647 [1/1] (1.10ns)   --->   "%add_ln111_25 = add i67 %zext_ln111_49, i67 %zext_ln111_46" [d2.cpp:111]   --->   Operation 647 'add' 'add_ln111_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln111_29 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_25, i32 28, i32 66" [d2.cpp:111]   --->   Operation 648 'partselect' 'trunc_ln111_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln111_33 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_40, i32 28, i32 55" [d2.cpp:111]   --->   Operation 649 'partselect' 'trunc_ln111_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i36 %lshr_ln4" [d2.cpp:115]   --->   Operation 650 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_3 = add i64 %add_ln105_2, i64 %add_ln105" [d2.cpp:105]   --->   Operation 651 'add' 'add_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %add75_2523787_loc_load" [d2.cpp:105]   --->   Operation 652 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_4 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d2.cpp:105]   --->   Operation 653 'add' 'add_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 654 [1/1] (1.08ns)   --->   "%add_ln115_1 = add i64 %add75_2523787_loc_load, i64 %zext_ln115" [d2.cpp:115]   --->   Operation 654 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 655 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115 = add i64 %add_ln115_1, i64 %add_ln105_3" [d2.cpp:115]   --->   Operation 655 'add' 'add_ln115' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 656 [1/1] (0.97ns)   --->   "%add_ln115_2 = add i28 %trunc_ln105_2, i28 %trunc_ln3" [d2.cpp:115]   --->   Operation 656 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 657 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln115_2, i28 %add_ln105_4" [d2.cpp:115]   --->   Operation 657 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 658 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln115, i32 28, i32 63" [d2.cpp:116]   --->   Operation 658 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i36 %lshr_ln5" [d2.cpp:116]   --->   Operation 659 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_4 = add i64 %add_ln104_3, i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 660 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %add75_1458_4786_loc_load" [d2.cpp:104]   --->   Operation 661 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_5 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d2.cpp:104]   --->   Operation 662 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln115, i32 28, i32 55" [d2.cpp:116]   --->   Operation 663 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 664 [1/1] (1.08ns)   --->   "%add_ln116_1 = add i64 %add75_1458_4786_loc_load, i64 %zext_ln116" [d2.cpp:116]   --->   Operation 664 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 665 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i64 %add_ln116_1, i64 %add_ln104_4" [d2.cpp:116]   --->   Operation 665 'add' 'add_ln116' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 666 [1/1] (0.97ns)   --->   "%add_ln116_2 = add i28 %trunc_ln104_2, i28 %trunc_ln4" [d2.cpp:116]   --->   Operation 666 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 667 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln116_2, i28 %add_ln104_5" [d2.cpp:116]   --->   Operation 667 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 668 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln116, i32 28, i32 63" [d2.cpp:117]   --->   Operation 668 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i36 %lshr_ln6" [d2.cpp:117]   --->   Operation 669 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_5 = add i64 %add_ln103_4, i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 670 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i64 %add75_1458_3785_loc_load" [d2.cpp:103]   --->   Operation 671 'trunc' 'trunc_ln103_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_7 = add i28 %add_ln103_6, i28 %trunc_ln103_2" [d2.cpp:103]   --->   Operation 672 'add' 'add_ln103_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln116, i32 28, i32 55" [d2.cpp:117]   --->   Operation 673 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln117_1 = add i64 %add75_1458_3785_loc_load, i64 %zext_ln117" [d2.cpp:117]   --->   Operation 674 'add' 'add_ln117_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i64 %add_ln117_1, i64 %add_ln103_5" [d2.cpp:117]   --->   Operation 675 'add' 'add_ln117' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 676 [1/1] (0.97ns)   --->   "%add_ln117_2 = add i28 %trunc_ln103_3, i28 %trunc_ln5" [d2.cpp:117]   --->   Operation 676 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 677 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln117_2, i28 %add_ln103_7" [d2.cpp:117]   --->   Operation 677 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln117, i32 28, i32 63" [d2.cpp:118]   --->   Operation 678 'partselect' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i36 %trunc_ln118_1" [d2.cpp:118]   --->   Operation 679 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln117, i32 28, i32 55" [d2.cpp:118]   --->   Operation 680 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 681 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln118" [d2.cpp:118]   --->   Operation 681 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %add_ln118" [d2.cpp:119]   --->   Operation 682 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 683 [1/1] (1.02ns)   --->   "%add_ln119 = add i37 %zext_ln118, i37 %zext_ln119" [d2.cpp:119]   --->   Operation 683 'add' 'add_ln119' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln119, i32 28, i32 36" [d2.cpp:119]   --->   Operation 684 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_2 = add i28 %add_ln121_1, i28 %add_ln121" [d2.cpp:121]   --->   Operation 685 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_3 = add i28 %trunc_ln111_30, i28 %trunc_ln99_2" [d2.cpp:121]   --->   Operation 686 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 687 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_4 = add i28 %add_ln99_5, i28 %trunc_ln111_28" [d2.cpp:121]   --->   Operation 687 'add' 'add_ln121_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 688 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_5 = add i28 %add_ln121_4, i28 %add_ln121_3" [d2.cpp:121]   --->   Operation 688 'add' 'add_ln121_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 689 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln121_5, i28 %add_ln121_2" [d2.cpp:121]   --->   Operation 689 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_2 = add i28 %add_ln98_5, i28 %trunc_ln111_33" [d2.cpp:122]   --->   Operation 690 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 691 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_3 = add i28 %add_ln122_2, i28 %trunc_ln98_2" [d2.cpp:122]   --->   Operation 691 'add' 'add_ln122_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 692 [1/1] (0.00ns)   --->   "%add75_1612778_loc_load = load i64 %add75_1612778_loc"   --->   Operation 692 'load' 'add75_1612778_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln111_50 = zext i39 %trunc_ln111_29" [d2.cpp:111]   --->   Operation 693 'zext' 'zext_ln111_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln111_51 = zext i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 694 'zext' 'zext_ln111_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln111_54 = zext i64 %arr_2" [d2.cpp:111]   --->   Operation 695 'zext' 'zext_ln111_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln111_55 = zext i65 %add_ln111_27" [d2.cpp:111]   --->   Operation 696 'zext' 'zext_ln111_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 697 [1/1] (1.08ns)   --->   "%add_ln111_28 = add i65 %zext_ln111_54, i65 %zext_ln111_50" [d2.cpp:111]   --->   Operation 697 'add' 'add_ln111_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln111_56 = zext i65 %add_ln111_28" [d2.cpp:111]   --->   Operation 698 'zext' 'zext_ln111_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (1.09ns)   --->   "%add_ln111_30 = add i66 %zext_ln111_56, i66 %zext_ln111_51" [d2.cpp:111]   --->   Operation 699 'add' 'add_ln111_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln111_57 = zext i66 %add_ln111_30" [d2.cpp:111]   --->   Operation 700 'zext' 'zext_ln111_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 701 [1/1] (1.10ns)   --->   "%add_ln111_29 = add i67 %zext_ln111_57, i67 %zext_ln111_55" [d2.cpp:111]   --->   Operation 701 'add' 'add_ln111_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln111_34 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 66" [d2.cpp:111]   --->   Operation 702 'partselect' 'trunc_ln111_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln111_58 = zext i39 %trunc_ln111_34" [d2.cpp:111]   --->   Operation 703 'zext' 'zext_ln111_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln111_59 = zext i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 704 'zext' 'zext_ln111_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln111_60 = zext i64 %arr_1" [d2.cpp:111]   --->   Operation 705 'zext' 'zext_ln111_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln111_36 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 55" [d2.cpp:111]   --->   Operation 706 'partselect' 'trunc_ln111_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 707 [1/1] (1.08ns)   --->   "%add_ln111_36 = add i65 %zext_ln111_59, i65 %zext_ln111_58" [d2.cpp:111]   --->   Operation 707 'add' 'add_ln111_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln111_61 = zext i65 %add_ln111_36" [d2.cpp:111]   --->   Operation 708 'zext' 'zext_ln111_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 709 [1/1] (1.09ns)   --->   "%add_ln111_31 = add i66 %zext_ln111_61, i66 %zext_ln111_60" [d2.cpp:111]   --->   Operation 709 'add' 'add_ln111_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 65" [d2.cpp:111]   --->   Operation 710 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln111_65 = zext i38 %tmp_s" [d2.cpp:111]   --->   Operation 711 'zext' 'zext_ln111_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add75_1612778_loc_load" [d2.cpp:96]   --->   Operation 712 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_10 = add i28 %add_ln96_9, i28 %add_ln96_8" [d2.cpp:96]   --->   Operation 713 'add' 'add_ln96_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln111_37 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 55" [d2.cpp:111]   --->   Operation 714 'partselect' 'trunc_ln111_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (1.08ns)   --->   "%add_ln111_37 = add i64 %add75_1612778_loc_load, i64 %zext_ln111_65" [d2.cpp:111]   --->   Operation 715 'add' 'add_ln111_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i28 %add_ln122, i28 %trunc_ln111_40" [d2.cpp:122]   --->   Operation 716 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 717 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln122_3, i28 %add_ln122_1" [d2.cpp:122]   --->   Operation 717 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i28 %add_ln97_9, i28 %trunc_ln97_4" [d2.cpp:123]   --->   Operation 718 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 719 [1/1] (0.97ns)   --->   "%add_ln123_1 = add i28 %trunc_ln111_42, i28 %trunc_ln111_36" [d2.cpp:123]   --->   Operation 719 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 720 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln123_1, i28 %add_ln123" [d2.cpp:123]   --->   Operation 720 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 721 [1/1] (0.97ns)   --->   "%add_ln124 = add i28 %trunc_ln96_4, i28 %trunc_ln111_37" [d2.cpp:124]   --->   Operation 721 'add' 'add_ln124' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 722 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln124, i28 %add_ln96_10" [d2.cpp:124]   --->   Operation 722 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln130_1" [d2.cpp:130]   --->   Operation 723 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln130" [d2.cpp:130]   --->   Operation 724 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 725 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d2.cpp:130]   --->   Operation 725 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 6.18>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%add75777_loc_load = load i64 %add75777_loc"   --->   Operation 726 'load' 'add75777_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_7 = add i64 %add_ln96_6, i64 %add_ln96_2" [d2.cpp:96]   --->   Operation 727 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 728 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_32 = add i64 %add_ln111_37, i64 %add_ln96_7" [d2.cpp:111]   --->   Operation 728 'add' 'add_ln111_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%lshr_ln111_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 63" [d2.cpp:111]   --->   Operation 729 'partselect' 'lshr_ln111_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln111_66 = zext i36 %lshr_ln111_7" [d2.cpp:111]   --->   Operation 730 'zext' 'zext_ln111_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_7 = add i64 %add_ln95_8, i64 %add_ln95_3" [d2.cpp:95]   --->   Operation 731 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add75777_loc_load" [d2.cpp:95]   --->   Operation 732 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_11 = add i28 %add_ln95_10, i28 %add_ln95_9" [d2.cpp:95]   --->   Operation 733 'add' 'add_ln95_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln111_38 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 55" [d2.cpp:111]   --->   Operation 734 'partselect' 'trunc_ln111_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (1.08ns)   --->   "%add_ln111_38 = add i64 %add75777_loc_load, i64 %zext_ln111_66" [d2.cpp:111]   --->   Operation 735 'add' 'add_ln111_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 736 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_33 = add i64 %add_ln111_38, i64 %add_ln95_7" [d2.cpp:111]   --->   Operation 736 'add' 'add_ln111_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln111_39 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 63" [d2.cpp:111]   --->   Operation 737 'partselect' 'trunc_ln111_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln111_62 = zext i36 %trunc_ln111_39" [d2.cpp:111]   --->   Operation 738 'zext' 'zext_ln111_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln111_63 = zext i28 %add_ln111_39" [d2.cpp:111]   --->   Operation 739 'zext' 'zext_ln111_63' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (1.02ns)   --->   "%add_ln111_34 = add i37 %zext_ln111_62, i37 %zext_ln111_63" [d2.cpp:111]   --->   Operation 740 'add' 'add_ln111_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln111_34, i32 28, i32 36" [d2.cpp:111]   --->   Operation 741 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln111_67 = zext i9 %tmp_91" [d2.cpp:111]   --->   Operation 742 'zext' 'zext_ln111_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln111_68 = zext i9 %tmp_91" [d2.cpp:111]   --->   Operation 743 'zext' 'zext_ln111_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln111_68, i28 %add_ln111_1" [d2.cpp:111]   --->   Operation 744 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i28 %add_ln111_1" [d2.cpp:112]   --->   Operation 745 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [1/1] (0.97ns)   --->   "%add_ln112 = add i29 %zext_ln111_67, i29 %zext_ln112" [d2.cpp:112]   --->   Operation 746 'add' 'add_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln112, i32 28" [d2.cpp:112]   --->   Operation 747 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i1 %tmp" [d2.cpp:112]   --->   Operation 748 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i28 %add_ln112_3" [d2.cpp:112]   --->   Operation 749 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 750 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln112_2, i29 %zext_ln112_1" [d2.cpp:112]   --->   Operation 750 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %tmp_92" [d2.cpp:119]   --->   Operation 751 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i9 %tmp_92" [d2.cpp:119]   --->   Operation 752 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_13 = add i28 %add_ln119_3, i28 %zext_ln111_68" [d2.cpp:119]   --->   Operation 753 'add' 'add_ln119_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln119_13, i28 %zext_ln119_2" [d2.cpp:119]   --->   Operation 754 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i28 %add_ln119_3" [d2.cpp:120]   --->   Operation 755 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120 = add i29 %zext_ln120, i29 %zext_ln111_67" [d2.cpp:120]   --->   Operation 756 'add' 'add_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 757 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_1 = add i29 %add_ln120, i29 %zext_ln119_1" [d2.cpp:120]   --->   Operation 757 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln120_1, i32 28" [d2.cpp:120]   --->   Operation 758 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i1 %tmp_107" [d2.cpp:120]   --->   Operation 759 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i28 %add_ln120_2" [d2.cpp:120]   --->   Operation 760 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 761 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln120_2, i29 %zext_ln120_1" [d2.cpp:120]   --->   Operation 761 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 762 [1/1] (0.97ns)   --->   "%add_ln125 = add i28 %trunc_ln95_4, i28 %trunc_ln111_38" [d2.cpp:125]   --->   Operation 762 'add' 'add_ln125' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 763 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln125, i28 %add_ln95_11" [d2.cpp:125]   --->   Operation 763 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 55" [d2.cpp:126]   --->   Operation 764 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 765 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln111_39" [d2.cpp:126]   --->   Operation 765 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 766 [2/2] (0.48ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 766 'call' 'call_ln130' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 767 [1/2] (0.00ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 767 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 768 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 768 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 769 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 769 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 770 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 770 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 771 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 771 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 772 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d2.cpp:3]   --->   Operation 772 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 774 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 774 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 776 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 776 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 777 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 777 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 778 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 778 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 779 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 779 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 780 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 780 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 781 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 781 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 782 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 782 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 783 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [d2.cpp:134]   --->   Operation 783 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:24) [68]  (0.000 ns)
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [69]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d2.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [70]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:31) [89]  (0.000 ns)
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d2.cpp:31) on port 'mem' (d2.cpp:31) [90]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d2.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [91]  (1.216 ns)

 <State 22>: 6.311ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [71]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_42_1' [110]  (6.311 ns)

 <State 23>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln111_8', d2.cpp:111) [379]  (2.103 ns)
	'add' operation ('add_ln111_2', d2.cpp:111) [393]  (1.085 ns)
	'add' operation ('add_ln111_3', d2.cpp:111) [395]  (1.093 ns)

 <State 24>: 7.285ns
The critical path consists of the following:
	'load' operation ('add44795_loc_load') on local variable 'add44795_loc' [111]  (0.000 ns)
	'add' operation ('arr', d2.cpp:101) [301]  (0.819 ns)
	'add' operation ('add_ln111_9', d2.cpp:111) [409]  (1.025 ns)
	'add' operation ('add_ln111_10', d2.cpp:111) [411]  (1.085 ns)
	'add' operation ('add_ln111_12', d2.cpp:111) [413]  (1.100 ns)
	'add' operation ('add_ln111_35', d2.cpp:111) [416]  (1.096 ns)
	'add' operation ('add_ln120_8', d2.cpp:120) [699]  (0.000 ns)
	'add' operation ('add_ln120_9', d2.cpp:120) [700]  (0.720 ns)
	'add' operation ('add_ln120_10', d2.cpp:120) [701]  (0.720 ns)
	'add' operation ('add_ln120_2', d2.cpp:120) [702]  (0.720 ns)

 <State 25>: 7.295ns
The critical path consists of the following:
	'add' operation ('add_ln111_18', d2.cpp:111) [453]  (1.093 ns)
	'add' operation ('add_ln111_20', d2.cpp:111) [455]  (1.100 ns)
	'add' operation ('add_ln111_19', d2.cpp:111) [457]  (1.108 ns)
	'add' operation ('add_ln111_24', d2.cpp:111) [484]  (1.085 ns)
	'add' operation ('add_ln111_42', d2.cpp:111) [486]  (1.093 ns)
	'add' operation ('add_ln111_40', d2.cpp:111) [490]  (1.096 ns)
	'add' operation ('add_ln122_2', d2.cpp:122) [714]  (0.000 ns)
	'add' operation ('add_ln122_3', d2.cpp:122) [715]  (0.720 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d2.cpp:130) [728]  (0.000 ns)
	bus request operation ('empty_38', d2.cpp:130) on port 'mem' (d2.cpp:130) [729]  (7.300 ns)

 <State 27>: 6.188ns
The critical path consists of the following:
	'add' operation ('add_ln96_7', d2.cpp:96) [537]  (0.000 ns)
	'add' operation ('add_ln111_32', d2.cpp:111) [542]  (0.819 ns)
	'add' operation ('add_ln111_38', d2.cpp:111) [563]  (1.085 ns)
	'add' operation ('add_ln111_33', d2.cpp:111) [564]  (0.819 ns)
	'add' operation ('add_ln111_34', d2.cpp:111) [569]  (1.025 ns)
	'add' operation ('add_ln112', d2.cpp:112) [575]  (0.975 ns)
	'add' operation ('out1_w', d2.cpp:112) [589]  (0.975 ns)
	'call' operation ('call_ln130', d2.cpp:130) to 'test_Pipeline_ARRAY_WRITE' [730]  (0.489 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:134) on port 'mem' (d2.cpp:134) [731]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:134) on port 'mem' (d2.cpp:134) [731]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:134) on port 'mem' (d2.cpp:134) [731]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:134) on port 'mem' (d2.cpp:134) [731]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d2.cpp:134) on port 'mem' (d2.cpp:134) [731]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
