# Tiny Tapeout project information
project:
  title:        "ALU 74181"      # Project title
  author:       "Caio Alonso da Costa"      # Your name
  discord:      "caioalonso5175"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "74181 Replica - 4-bit slice arithmetic logic unit (ALU)"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_calonso88_74181"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_calonso88_74181.v"
    - "alu_74181.sv"
    - "alu_74181_logic.sv"
    - "alu_74181_arith.sv"
    - "bin_to_7seg_decode.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "/A0"
  ui[1]: "/A1"
  ui[2]: "/A2"
  ui[3]: "/A3"
  ui[4]: "/B0"
  ui[5]: "/B1"
  ui[6]: "/B2"
  ui[7]: "/B3"

  # Outputs
  uo[0]: "/F0"
  uo[1]: "/F1"
  uo[2]: "/F2"
  uo[3]: "/F3"
  uo[4]: "/Cn4"
  uo[5]: "A_equals_B"
  uo[6]: "/P"
  uo[7]: "/G"

  # Bidirectional pins
  uio[0]: "S0"
  uio[1]: "S1"
  uio[2]: "S2"
  uio[3]: "S3"
  uio[4]: "M"
  uio[5]: "Cn"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
