// Seed: 1632831785
module module_0;
  assign id_1 = id_1 + 1'b0 & -1;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output logic id_2,
    id_11,
    output tri1 id_3,
    output wor id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wand id_9
);
  always #id_12 id_2 <= 1 - id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign id_5 = 1;
  wire id_14;
endmodule
module module_2 (
    output tri  id_0,
    input  wire id_1,
    output tri  id_2,
    input  wire id_3,
    input  tri0 id_4
);
  assign id_0 = -1;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
