Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 06:45:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.887        0.000                      0                 1057        0.160        0.000                      0                 1057       49.500        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.887        0.000                      0                 1053        0.160        0.000                      0                 1053       49.500        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.442        0.000                      0                    4        1.171        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.887ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 3.531ns (21.664%)  route 12.768ns (78.336%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X51Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[7]/Q
                         net (fo=174, routed)         3.017     8.625    sm/D_states_q_reg_n_0_[7]
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.152     8.777 r  sm/ram_reg_i_109/O
                         net (fo=21, routed)          1.862    10.639    sm/ram_reg_i_109_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.354    10.993 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=2, routed)           0.842    11.835    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.167 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.638    12.805    sm/out_sig0_carry_i_23_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  sm/out_sig0_carry_i_10/O
                         net (fo=48, routed)          1.435    14.364    L_reg/M_sm_ra1[2]
    SLICE_X40Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.640 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.003    15.642    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.327    15.969 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.502    16.472    alum/ram_reg_i_82_0[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.076 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.076    alum/out_sig0_carry__0_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.399 r  alum/out_sig0_carry__1/O[1]
                         net (fo=2, routed)           0.681    18.080    sm/ram_reg_i_21_0[5]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.306    18.386 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.947    19.334    sm/ram_reg_i_68_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.458 r  sm/ram_reg_i_24/O
                         net (fo=2, routed)           1.312    20.770    sm/D_ddr_q_reg_1
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.153    20.923 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.528    21.451    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   104.338    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.338    
                         arrival time                         -21.451    
  -------------------------------------------------------------------
                         slack                                 82.887    

Slack (MET) :             82.923ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 3.502ns (21.264%)  route 12.967ns (78.736%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X51Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[7]/Q
                         net (fo=174, routed)         3.017     8.625    sm/D_states_q_reg_n_0_[7]
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.152     8.777 r  sm/ram_reg_i_109/O
                         net (fo=21, routed)          1.862    10.639    sm/ram_reg_i_109_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.354    10.993 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=2, routed)           0.842    11.835    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.167 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.638    12.805    sm/out_sig0_carry_i_23_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  sm/out_sig0_carry_i_10/O
                         net (fo=48, routed)          1.435    14.364    L_reg/M_sm_ra1[2]
    SLICE_X40Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.640 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.003    15.642    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.327    15.969 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.502    16.472    alum/ram_reg_i_82_0[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.076 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.076    alum/out_sig0_carry__0_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.399 r  alum/out_sig0_carry__1/O[1]
                         net (fo=2, routed)           0.681    18.080    sm/ram_reg_i_21_0[5]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.306    18.386 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.947    19.334    sm/ram_reg_i_68_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.458 r  sm/ram_reg_i_24/O
                         net (fo=2, routed)           1.312    20.770    display/ram_reg_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.124    20.894 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.728    21.622    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -21.622    
  -------------------------------------------------------------------
                         slack                                 82.923    

Slack (MET) :             83.356ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 3.247ns (20.524%)  route 12.573ns (79.476%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         3.403     9.010    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.152     9.162 r  sm/D_states_q[4]_i_14/O
                         net (fo=3, routed)           0.896    10.058    sm/D_states_q[4]_i_14_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.384 r  sm/ram_reg_i_167/O
                         net (fo=1, routed)           0.859    11.243    sm/ram_reg_i_167_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.367 r  sm/ram_reg_i_148/O
                         net (fo=29, routed)          0.746    12.113    sm/ram_reg_i_148_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  sm/out_sig0_carry_i_20/O
                         net (fo=24, routed)          1.930    14.167    L_reg/M_sm_ra1[0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.291 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=8, routed)           1.101    15.392    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.150    15.542 r  L_reg/i__carry_i_1/O
                         net (fo=3, routed)           0.980    16.522    alum/M_alum_a[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.109 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.223 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.223    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.536 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.871    18.407    sm/ram_reg_i_21_1[7]
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.332    18.739 r  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.455    19.194    sm/ram_reg_i_63_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.326    19.520 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.651    20.171    sm/D_registers_q_reg[1][11]
    SLICE_X46Y27         LUT5 (Prop_lut5_I4_O)        0.119    20.290 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.682    20.972    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.160    
                         clock uncertainty           -0.035   105.125    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.797   104.328    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.328    
                         arrival time                         -20.972    
  -------------------------------------------------------------------
                         slack                                 83.356    

Slack (MET) :             83.368ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 2.862ns (18.073%)  route 12.974ns (81.927%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         3.403     9.010    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.152     9.162 r  sm/D_states_q[4]_i_14/O
                         net (fo=3, routed)           0.896    10.058    sm/D_states_q[4]_i_14_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.384 r  sm/ram_reg_i_167/O
                         net (fo=1, routed)           0.859    11.243    sm/ram_reg_i_167_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.367 r  sm/ram_reg_i_148/O
                         net (fo=29, routed)          0.746    12.113    sm/ram_reg_i_148_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  sm/out_sig0_carry_i_20/O
                         net (fo=24, routed)          1.930    14.167    L_reg/M_sm_ra1[0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.291 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=8, routed)           1.101    15.392    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.150    15.542 r  L_reg/i__carry_i_1/O
                         net (fo=3, routed)           0.980    16.522    alum/M_alum_a[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.109 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.348 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.651    17.999    sm/ram_reg_i_21_1[2]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.302    18.301 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.431    18.732    sm/ram_reg_i_76_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.124    18.856 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.397    20.253    sm/D_ddr_q_reg_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.154    20.407 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.581    20.987    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.160    
                         clock uncertainty           -0.035   105.125    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769   104.356    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.356    
                         arrival time                         -20.987    
  -------------------------------------------------------------------
                         slack                                 83.368    

Slack (MET) :             83.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 3.184ns (20.131%)  route 12.633ns (79.869%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         3.403     9.010    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.152     9.162 r  sm/D_states_q[4]_i_14/O
                         net (fo=3, routed)           0.896    10.058    sm/D_states_q[4]_i_14_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.384 r  sm/ram_reg_i_167/O
                         net (fo=1, routed)           0.859    11.243    sm/ram_reg_i_167_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.367 r  sm/ram_reg_i_148/O
                         net (fo=29, routed)          0.746    12.113    sm/ram_reg_i_148_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  sm/out_sig0_carry_i_20/O
                         net (fo=24, routed)          1.930    14.167    L_reg/M_sm_ra1[0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.291 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=8, routed)           1.101    15.392    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.150    15.542 r  L_reg/i__carry_i_1/O
                         net (fo=3, routed)           0.980    16.522    alum/M_alum_a[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.109 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.443 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.950    18.393    alum/data1[5]
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.331    18.724 r  alum/ram_reg_i_79/O
                         net (fo=1, routed)           0.296    19.020    sm/ram_reg_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    19.346 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.754    20.099    sm/D_states_q_reg[0]_2
    SLICE_X46Y28         LUT5 (Prop_lut5_I4_O)        0.150    20.249 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.719    20.968    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.160    
                         clock uncertainty           -0.035   105.125    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770   104.355    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.355    
                         arrival time                         -20.968    
  -------------------------------------------------------------------
                         slack                                 83.386    

Slack (MET) :             83.398ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 3.530ns (22.353%)  route 12.262ns (77.647%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X51Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[7]/Q
                         net (fo=174, routed)         3.017     8.625    sm/D_states_q_reg_n_0_[7]
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.152     8.777 r  sm/ram_reg_i_109/O
                         net (fo=21, routed)          1.862    10.639    sm/ram_reg_i_109_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.354    10.993 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=2, routed)           0.842    11.835    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.167 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.638    12.805    sm/out_sig0_carry_i_23_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  sm/out_sig0_carry_i_10/O
                         net (fo=48, routed)          1.435    14.364    L_reg/M_sm_ra1[2]
    SLICE_X40Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.640 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.003    15.642    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.327    15.969 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.502    16.472    alum/ram_reg_i_82_0[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.076 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.076    alum/out_sig0_carry__0_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/out_sig0_carry__1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.412 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.966    18.377    alum/p_1_in
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.295    18.672 r  alum/ram_reg_i_51/O
                         net (fo=1, routed)           0.300    18.972    sm/ram_reg_8
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124    19.096 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.027    20.123    sm/D_states_q_reg[0]_3
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.150    20.273 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.672    20.944    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.768   104.343    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.343    
                         arrival time                         -20.944    
  -------------------------------------------------------------------
                         slack                                 83.398    

Slack (MET) :             83.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 3.412ns (21.755%)  route 12.272ns (78.245%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X51Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[7]/Q
                         net (fo=174, routed)         3.017     8.625    sm/D_states_q_reg_n_0_[7]
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.152     8.777 r  sm/ram_reg_i_109/O
                         net (fo=21, routed)          1.862    10.639    sm/ram_reg_i_109_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.354    10.993 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=2, routed)           0.842    11.835    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.167 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.638    12.805    sm/out_sig0_carry_i_23_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  sm/out_sig0_carry_i_10/O
                         net (fo=48, routed)          1.435    14.364    L_reg/M_sm_ra1[2]
    SLICE_X40Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.640 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.003    15.642    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.327    15.969 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.502    16.472    alum/ram_reg_i_82_0[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.076 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.076    alum/out_sig0_carry__0_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.295 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.923    18.218    sm/ram_reg_i_21_0[4]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.295    18.513 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.488    19.001    sm/ram_reg_i_71_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.833    19.957    sm/D_ddr_q_reg_5
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.149    20.106 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.730    20.837    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                 83.500    

Slack (MET) :             83.546ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.658ns  (logic 2.590ns (16.541%)  route 13.068ns (83.459%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         3.786     9.394    sm/D_states_q_reg_n_0_[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.152     9.546 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          1.564    11.110    sm/D_states_q_reg[1]_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.326    11.436 r  sm/out_sig0_carry_i_27/O
                         net (fo=2, routed)           0.966    12.402    sm/out_sig0_carry_i_27_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.526 r  sm/ram_reg_i_149/O
                         net (fo=28, routed)          1.963    14.489    sm/ram_reg_i_149_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    14.613 r  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.413    15.026    sm/ram_reg_i_89_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.150 r  sm/ram_reg_i_35/O
                         net (fo=29, routed)          1.113    16.263    sm/ram_reg_i_35_1[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124    16.387 r  sm/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    16.387    alum/ram_reg_i_99_1[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.967 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.998    17.964    sm/ram_reg_i_21_1[1]
    SLICE_X41Y31         LUT4 (Prop_lut4_I1_O)        0.302    18.266 r  sm/ram_reg_i_88/O
                         net (fo=1, routed)           0.444    18.711    sm/ram_reg_i_88_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.124    18.835 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           1.097    19.932    sm/D_ddr_q_reg
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.154    20.086 r  sm/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.723    20.809    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.160    
                         clock uncertainty           -0.035   105.125    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.769   104.356    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.356    
                         arrival time                         -20.809    
  -------------------------------------------------------------------
                         slack                                 83.546    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.801ns  (logic 2.832ns (17.923%)  route 12.969ns (82.077%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         3.403     9.010    sm/D_states_q_reg_n_0_[0]
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.152     9.162 r  sm/D_states_q[4]_i_14/O
                         net (fo=3, routed)           0.896    10.058    sm/D_states_q[4]_i_14_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.384 r  sm/ram_reg_i_167/O
                         net (fo=1, routed)           0.859    11.243    sm/ram_reg_i_167_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.367 r  sm/ram_reg_i_148/O
                         net (fo=29, routed)          0.746    12.113    sm/ram_reg_i_148_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  sm/out_sig0_carry_i_20/O
                         net (fo=24, routed)          1.930    14.167    L_reg/M_sm_ra1[0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.291 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=8, routed)           1.101    15.392    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.150    15.542 r  L_reg/i__carry_i_1/O
                         net (fo=3, routed)           0.980    16.522    alum/M_alum_a[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.109 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.109    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.348 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.651    17.999    sm/ram_reg_i_21_1[2]
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.302    18.301 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.431    18.732    sm/ram_reg_i_76_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.124    18.856 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.397    20.253    display/ram_reg_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I2_O)        0.124    20.377 r  display/ram_reg_i_7/O
                         net (fo=1, routed)           0.575    20.952    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.160    
                         clock uncertainty           -0.035   105.125    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   104.559    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.559    
                         arrival time                         -20.952    
  -------------------------------------------------------------------
                         slack                                 83.606    

Slack (MET) :             83.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.770ns  (logic 3.504ns (22.219%)  route 12.266ns (77.781%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 104.886 - 100.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X51Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[7]/Q
                         net (fo=174, routed)         3.017     8.625    sm/D_states_q_reg_n_0_[7]
    SLICE_X43Y43         LUT4 (Prop_lut4_I3_O)        0.152     8.777 r  sm/ram_reg_i_109/O
                         net (fo=21, routed)          1.862    10.639    sm/ram_reg_i_109_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.354    10.993 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=2, routed)           0.842    11.835    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.167 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.638    12.805    sm/out_sig0_carry_i_23_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  sm/out_sig0_carry_i_10/O
                         net (fo=48, routed)          1.435    14.364    L_reg/M_sm_ra1[2]
    SLICE_X40Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.640 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.003    15.642    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.327    15.969 r  L_reg/out_sig0_carry__0_i_1/O
                         net (fo=1, routed)           0.502    16.472    alum/ram_reg_i_82_0[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.076 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.076    alum/out_sig0_carry__0_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/out_sig0_carry__1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.412 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.966    18.377    alum/p_1_in
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.295    18.672 r  alum/ram_reg_i_51/O
                         net (fo=1, routed)           0.300    18.972    sm/ram_reg_8
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124    19.096 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.027    20.123    display/ram_reg
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    20.247 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.676    20.923    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.482   104.886    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.146    
                         clock uncertainty           -0.035   105.111    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -20.923    
  -------------------------------------------------------------------
                         slack                                 83.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.757    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.060     1.597    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sm/D_accel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.121     1.772    sm/D_accel_q[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.048     1.820 r  sm/D_accel_q[3]_i_3/O
                         net (fo=1, routed)           0.000     1.820    sm/D_accel_q[3]_i_3_n_0
    SLICE_X50Y46         FDRE                                         r  sm/D_accel_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sm/clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  sm/D_accel_q_reg[3]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131     1.654    sm/D_accel_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sm/D_accel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.121     1.772    sm/D_accel_q[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.817 r  sm/D_accel_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sm/D_accel_q[2]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  sm/D_accel_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     2.027    sm/clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  sm/D_accel_q_reg[2]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.643    sm/D_accel_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     1.535    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.105     1.804    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.070     1.622    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    gameclk/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.148     1.656 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.057     1.713    sm/D_last_q_1
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.098     1.811 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.811    sm/D_game_tick_q_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.835     2.025    sm/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.517     1.508    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.121     1.629    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.107     1.809    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y45         FDRE                                         r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.864     2.054    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.554    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.070     1.624    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.128     1.806    reset_cond/D_stage_d[3]
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y55         FDPE (Hold_fdpe_C_D)         0.075     1.612    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     1.509    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.783    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.835     2.025    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.059     1.584    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_next_play/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.506%)  route 0.334ns (61.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.796    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.240     2.081    edge_next_play/io_led_OBUF[0]
    SLICE_X62Y49         FDRE                                         r  edge_next_play/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.867     2.057    edge_next_play/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  edge_next_play/D_last_q_reg/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.070     1.881    edge_next_play/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/D_mem_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.121     1.765    sr3/D_waddr_q_reg[0]_0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  sr3/D_mem_q[0][0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.810    sr3/D_mem_q[0][0]_i_1__1_n_0
    SLICE_X37Y35         FDRE                                         r  sr3/D_mem_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    sr3/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  sr3/D_mem_q_reg[0][0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     1.607    sr3/D_mem_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y11   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y36   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y38   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y36   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y36   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y36   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y36   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.442ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.704ns (17.054%)  route 3.424ns (82.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[6]/Q
                         net (fo=143, routed)         1.963     7.570    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.694 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.470     8.164    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.288 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.991     9.280    fifo_reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.438   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X44Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   104.722    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 95.442    

Slack (MET) :             95.442ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.704ns (17.054%)  route 3.424ns (82.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[6]/Q
                         net (fo=143, routed)         1.963     7.570    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.694 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.470     8.164    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.288 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.991     9.280    fifo_reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.438   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X44Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   104.722    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 95.442    

Slack (MET) :             95.590ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.670%)  route 3.280ns (82.330%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[6]/Q
                         net (fo=143, routed)         1.963     7.570    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.694 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.470     8.164    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.288 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.847     9.135    fifo_reset_cond/AS[0]
    SLICE_X44Y33         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.441   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y33         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X44Y33         FDPE (Recov_fdpe_C_PRE)     -0.359   104.725    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.725    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 95.590    

Slack (MET) :             95.741ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.704ns (18.365%)  route 3.129ns (81.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[6]/Q
                         net (fo=143, routed)         1.963     7.570    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.694 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.470     8.164    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.288 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.696     8.985    fifo_reset_cond/AS[0]
    SLICE_X44Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.442   104.847    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   105.120    
                         clock uncertainty           -0.035   105.085    
    SLICE_X44Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   104.726    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.726    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 95.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.820%)  route 0.920ns (83.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.650     2.298    sm/D_states_q_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.270     2.614    fifo_reset_cond/AS[0]
    SLICE_X44Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X44Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.186ns (15.902%)  route 0.984ns (84.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.650     2.298    sm/D_states_q_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.334     2.677    fifo_reset_cond/AS[0]
    SLICE_X44Y33         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y33         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X44Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.125%)  route 1.044ns (84.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.650     2.298    sm/D_states_q_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.394     2.737    fifo_reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.125%)  route 1.044ns (84.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X48Y38         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.650     2.298    sm/D_states_q_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.394     2.737    fifo_reset_cond/AS[0]
    SLICE_X44Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.298    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.970ns  (logic 10.186ns (30.894%)  route 22.784ns (69.106%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          1.719     7.315    L_reg/D_registers_q_reg[0][9]_0[4]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  L_reg/L_70e1a72f_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.808     8.273    L_reg/L_70e1a72f_remainder0__0_carry_i_20_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.328     8.601 f  L_reg/L_70e1a72f_remainder0__0_carry_i_12__0/O
                         net (fo=5, routed)           0.685     9.286    L_reg/L_70e1a72f_remainder0__0_carry_i_12__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.410 f  L_reg/L_70e1a72f_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.812    10.222    L_reg/L_70e1a72f_remainder0__0_carry_i_13_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.346 r  L_reg/L_70e1a72f_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.905    11.251    L_reg/L_70e1a72f_remainder0__0_carry_i_10_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.375 r  L_reg/L_70e1a72f_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.375    bseg_driver/decimal_renderer/i__carry__0_i_19[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.799 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/O[1]
                         net (fo=8, routed)           0.809    12.608    L_reg/L_70e1a72f_remainder0[1]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.303    12.911 f  L_reg/i__carry__0_i_25/O
                         net (fo=7, routed)           1.267    14.178    L_reg/i__carry__0_i_25_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.302 r  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.890    15.192    L_reg/i__carry__0_i_24_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    15.316 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.103    16.419    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.146    16.565 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.705    17.270    L_reg/i__carry_i_19__0_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.328    17.598 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.953    18.551    L_reg/i__carry_i_12__2_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150    18.701 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.630    19.331    bseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.065 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.065    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.531    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.306    21.837 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=3, routed)           0.286    22.123    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.247 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          1.542    23.789    L_reg/i__carry_i_25_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124    23.913 r  L_reg/i__carry_i_10/O
                         net (fo=5, routed)           0.827    24.740    L_reg/i__carry_i_10_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.864 r  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.737    25.601    L_reg/i__carry_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.725 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.725    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.275 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.275    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.588 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.861    27.449    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X41Y23         LUT6 (Prop_lut6_I4_O)        0.306    27.755 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.893    28.648    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    28.772 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.684    29.456    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    29.580 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.814    30.394    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.518 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.871    31.389    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.154    31.543 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.831    34.374    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.111 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.111    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.906ns  (logic 10.209ns (31.024%)  route 22.697ns (68.976%))
  Logic Levels:           29  (CARRY4=7 LUT3=3 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.602    28.567    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.553    29.244    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.368 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.263    29.631    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    29.755 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.041    30.796    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I0_O)        0.124    30.920 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.600    34.520    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.046 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.046    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.825ns  (logic 10.227ns (31.155%)  route 22.599ns (68.845%))
  Logic Levels:           29  (CARRY4=7 LUT3=3 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.602    28.567    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.553    29.244    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.368 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.263    29.631    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    29.755 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.841    30.596    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I2_O)        0.124    30.720 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.701    34.421    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    37.965 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.965    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.822ns  (logic 10.230ns (31.168%)  route 22.592ns (68.832%))
  Logic Levels:           29  (CARRY4=7 LUT3=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.602    28.567    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.691 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.553    29.244    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.368 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.263    29.631    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    29.755 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.843    30.598    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124    30.722 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.692    34.414    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    37.961 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.961    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.802ns  (logic 10.564ns (32.207%)  route 22.237ns (67.793%))
  Logic Levels:           28  (CARRY4=7 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.618    28.583    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.116    28.699 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.852    29.551    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.328    29.879 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.850    30.729    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I0_O)        0.152    30.881 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.279    34.160    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    37.941 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.941    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.737ns  (logic 10.187ns (31.119%)  route 22.550ns (68.881%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          1.719     7.315    L_reg/D_registers_q_reg[0][9]_0[4]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  L_reg/L_70e1a72f_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.808     8.273    L_reg/L_70e1a72f_remainder0__0_carry_i_20_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.328     8.601 f  L_reg/L_70e1a72f_remainder0__0_carry_i_12__0/O
                         net (fo=5, routed)           0.685     9.286    L_reg/L_70e1a72f_remainder0__0_carry_i_12__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.410 f  L_reg/L_70e1a72f_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.812    10.222    L_reg/L_70e1a72f_remainder0__0_carry_i_13_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.346 r  L_reg/L_70e1a72f_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.905    11.251    L_reg/L_70e1a72f_remainder0__0_carry_i_10_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.375 r  L_reg/L_70e1a72f_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.375    bseg_driver/decimal_renderer/i__carry__0_i_19[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.799 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/O[1]
                         net (fo=8, routed)           0.809    12.608    L_reg/L_70e1a72f_remainder0[1]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.303    12.911 f  L_reg/i__carry__0_i_25/O
                         net (fo=7, routed)           1.267    14.178    L_reg/i__carry__0_i_25_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.302 r  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.890    15.192    L_reg/i__carry__0_i_24_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    15.316 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.103    16.419    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.146    16.565 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.705    17.270    L_reg/i__carry_i_19__0_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.328    17.598 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.953    18.551    L_reg/i__carry_i_12__2_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150    18.701 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.630    19.331    bseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.065 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.065    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.531    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.306    21.837 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=3, routed)           0.286    22.123    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.247 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          1.542    23.789    L_reg/i__carry_i_25_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124    23.913 r  L_reg/i__carry_i_10/O
                         net (fo=5, routed)           0.827    24.740    L_reg/i__carry_i_10_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.864 r  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.737    25.601    L_reg/i__carry_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.725 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.725    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.275 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.275    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.588 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.861    27.449    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X41Y23         LUT6 (Prop_lut6_I4_O)        0.306    27.755 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.893    28.648    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    28.772 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.684    29.456    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    29.580 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.446    30.026    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.150 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.830    30.980    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.152    31.132 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.005    34.137    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    37.877 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.877    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.703ns  (logic 10.185ns (31.145%)  route 22.517ns (68.855%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          1.719     7.315    L_reg/D_registers_q_reg[0][9]_0[4]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  L_reg/L_70e1a72f_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.808     8.273    L_reg/L_70e1a72f_remainder0__0_carry_i_20_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.328     8.601 f  L_reg/L_70e1a72f_remainder0__0_carry_i_12__0/O
                         net (fo=5, routed)           0.685     9.286    L_reg/L_70e1a72f_remainder0__0_carry_i_12__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.410 f  L_reg/L_70e1a72f_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.812    10.222    L_reg/L_70e1a72f_remainder0__0_carry_i_13_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.346 r  L_reg/L_70e1a72f_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.905    11.251    L_reg/L_70e1a72f_remainder0__0_carry_i_10_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.375 r  L_reg/L_70e1a72f_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.375    bseg_driver/decimal_renderer/i__carry__0_i_19[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.799 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/O[1]
                         net (fo=8, routed)           0.809    12.608    L_reg/L_70e1a72f_remainder0[1]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.303    12.911 f  L_reg/i__carry__0_i_25/O
                         net (fo=7, routed)           1.267    14.178    L_reg/i__carry__0_i_25_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.302 r  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.890    15.192    L_reg/i__carry__0_i_24_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    15.316 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.103    16.419    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.146    16.565 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.705    17.270    L_reg/i__carry_i_19__0_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.328    17.598 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.953    18.551    L_reg/i__carry_i_12__2_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150    18.701 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.630    19.331    bseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.065 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.065    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.531    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.306    21.837 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=3, routed)           0.286    22.123    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.247 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          1.542    23.789    L_reg/i__carry_i_25_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124    23.913 r  L_reg/i__carry_i_10/O
                         net (fo=5, routed)           0.827    24.740    L_reg/i__carry_i_10_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.864 r  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.737    25.601    L_reg/i__carry_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.725 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.725    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.275 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.275    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.588 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.861    27.449    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X41Y23         LUT6 (Prop_lut6_I4_O)        0.306    27.755 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.893    28.648    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    28.772 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.684    29.456    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    29.580 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.446    30.026    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.150 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.837    30.987    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.152    31.139 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.966    34.105    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    37.843 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.843    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.576ns  (logic 10.329ns (31.707%)  route 22.248ns (68.293%))
  Logic Levels:           28  (CARRY4=7 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.618    28.583    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.116    28.699 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.852    29.551    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.328    29.879 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.850    30.729    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I1_O)        0.124    30.853 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.289    34.142    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.716 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.716    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.538ns  (logic 10.436ns (32.072%)  route 22.102ns (67.928%))
  Logic Levels:           29  (CARRY4=7 LUT3=3 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          1.698     7.293    L_reg/D_registers_q_reg[4][9]_0[6]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.417 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.981     8.398    L_reg/L_70e1a72f_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.146     8.544 f  L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           1.021     9.565    L_reg/L_70e1a72f_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.893 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.693    10.586    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.736 r  L_reg/L_70e1a72f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.683    11.419    L_reg/L_70e1a72f_remainder0__0_carry_i_9__0_n_0
    SLICE_X53Y30         LUT4 (Prop_lut4_I2_O)        0.328    11.747 r  L_reg/L_70e1a72f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.747    timerseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry__0/O[2]
                         net (fo=4, routed)           0.982    13.519    L_reg/L_70e1a72f_remainder0_1[6]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.324    13.843 f  L_reg/i__carry_i_23__1/O
                         net (fo=5, routed)           1.108    14.951    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.328    15.279 r  L_reg/i__carry_i_18__1/O
                         net (fo=5, routed)           0.693    15.972    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.096 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.002    17.099    L_reg/i__carry_i_14__1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.223 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=2, routed)           0.830    18.052    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.176 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.747    18.924    timerseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.322 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.322    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.561 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.929    20.490    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.302    20.792 f  L_reg/i__carry_i_22__1/O
                         net (fo=12, routed)          1.151    21.943    L_reg/D_registers_q_reg[4][2]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.067 f  L_reg/i__carry_i_13__1/O
                         net (fo=7, routed)           0.827    22.894    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.124    23.018 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.829    23.846    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124    23.970 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.810    24.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124    24.904 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.904    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.454    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.568    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.881 f  timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    26.744    timerseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.306    27.050 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.792    27.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.124    27.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.602    28.567    L_reg/timerseg_OBUF[10]_inst_i_7_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.691 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.553    29.244    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.368 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.263    29.631    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    29.755 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.041    30.796    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.152    30.948 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.005    33.953    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    37.677 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.677    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.382ns  (logic 9.957ns (30.750%)  route 22.425ns (69.250%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          1.719     7.315    L_reg/D_registers_q_reg[0][9]_0[4]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  L_reg/L_70e1a72f_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.808     8.273    L_reg/L_70e1a72f_remainder0__0_carry_i_20_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.328     8.601 f  L_reg/L_70e1a72f_remainder0__0_carry_i_12__0/O
                         net (fo=5, routed)           0.685     9.286    L_reg/L_70e1a72f_remainder0__0_carry_i_12__0_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.410 f  L_reg/L_70e1a72f_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.812    10.222    L_reg/L_70e1a72f_remainder0__0_carry_i_13_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.346 r  L_reg/L_70e1a72f_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.905    11.251    L_reg/L_70e1a72f_remainder0__0_carry_i_10_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.375 r  L_reg/L_70e1a72f_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.375    bseg_driver/decimal_renderer/i__carry__0_i_19[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.799 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0__0_carry/O[1]
                         net (fo=8, routed)           0.809    12.608    L_reg/L_70e1a72f_remainder0[1]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.303    12.911 f  L_reg/i__carry__0_i_25/O
                         net (fo=7, routed)           1.267    14.178    L_reg/i__carry__0_i_25_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.302 r  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.890    15.192    L_reg/i__carry__0_i_24_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    15.316 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.103    16.419    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.146    16.565 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.705    17.270    L_reg/i__carry_i_19__0_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.328    17.598 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.953    18.551    L_reg/i__carry_i_12__2_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150    18.701 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.630    19.331    bseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.065 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.065    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.378 f  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.531    L_reg/L_70e1a72f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.306    21.837 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=3, routed)           0.286    22.123    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.247 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          1.542    23.789    L_reg/i__carry_i_25_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124    23.913 r  L_reg/i__carry_i_10/O
                         net (fo=5, routed)           0.827    24.740    L_reg/i__carry_i_10_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.864 r  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.737    25.601    L_reg/i__carry_i_19_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.725 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.725    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.275 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.275    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.588 r  bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.861    27.449    bseg_driver/decimal_renderer/L_70e1a72f_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X41Y23         LUT6 (Prop_lut6_I4_O)        0.306    27.755 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.893    28.648    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    28.772 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.684    29.456    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    29.580 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.814    30.394    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.518 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.481    30.999    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.124    31.123 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.861    33.984    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    37.522 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.522    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.414ns (79.126%)  route 0.373ns (20.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.373     2.038    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.324 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.324    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_354557643[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.421ns (72.868%)  route 0.529ns (27.132%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    forLoop_idx_0_354557643[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.787    forLoop_idx_0_354557643[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.420     2.252    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.486 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.486    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.439ns (73.773%)  route 0.512ns (26.227%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.796    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.417     2.258    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.488 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.488    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_354557643[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.415ns (71.904%)  route 0.553ns (28.096%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    forLoop_idx_0_354557643[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.110     1.788    forLoop_idx_0_354557643[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X58Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.443     2.276    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.505 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.505    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.417ns (66.566%)  route 0.712ns (33.434%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y36         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.206     1.878    sr1/M_ctr_value[0]
    SLICE_X56Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.923 r  sr1/aseg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.505     2.428    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     3.636 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.636    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.433ns (66.234%)  route 0.730ns (33.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y36         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.175     1.847    aseg_driver/ctr/S[1]
    SLICE_X56Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.447    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.671 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.671    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 1.619ns (35.728%)  route 2.912ns (64.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.912     4.407    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.531 r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.531    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y45         FDRE                                         r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.518     4.923    forLoop_idx_0_744039660[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  forLoop_idx_0_744039660[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.628ns (37.035%)  route 2.767ns (62.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.586    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.685     4.395    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.628ns (37.035%)  route 2.767ns (62.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.586    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.685     4.395    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.628ns (37.035%)  route 2.767ns (62.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.586    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.685     4.395    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.628ns (37.035%)  route 2.767ns (62.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.586    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.685     4.395    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.628ns (37.035%)  route 2.767ns (62.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.586    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.685     4.395    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 1.615ns (38.644%)  route 2.564ns (61.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.564     4.055    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.179 r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.179    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.443     4.847    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 1.617ns (41.017%)  route 2.326ns (58.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.326     3.819    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.943 r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.943    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.871ns  (logic 1.625ns (41.972%)  route 2.246ns (58.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.246     3.747    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.871 r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.871    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.507     4.911    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 1.622ns (43.699%)  route 2.090ns (56.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.589    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.713 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.713    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.307ns (33.224%)  route 0.617ns (66.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.617     0.879    forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.924 r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.924    forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_354557643[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.300ns (31.903%)  route 0.640ns (68.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.640     0.894    forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.939 r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_354557643[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.311ns (26.998%)  route 0.841ns (73.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.841     1.108    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.153 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.153    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.313ns (25.548%)  route 0.913ns (74.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.913     1.182    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.227 r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.227    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_744039660[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_744039660[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.306ns (23.637%)  route 0.989ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.989     1.250    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.295 r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.295    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.052    forLoop_idx_0_744039660[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_744039660[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.304ns (22.787%)  route 1.029ns (77.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.029     1.288    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.333 r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.333    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.835     2.025    forLoop_idx_0_744039660[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_744039660[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.316ns (22.457%)  route 1.092ns (77.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.105    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.150 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.258     1.409    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.316ns (22.457%)  route 1.092ns (77.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.105    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.150 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.258     1.409    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.316ns (22.457%)  route 1.092ns (77.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.105    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.150 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.258     1.409    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.316ns (22.457%)  route 1.092ns (77.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.105    reset_cond/butt_reset_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.150 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.258     1.409    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





