\doxysubsection{EFM32\+GG\+\_\+\+DEVINFO\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields}{}\label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7eb9f767cd4914f5ba548e75e1b1ca84}{\+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+CRC\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa721b8a9d1ba584032a4ed7123526b90}{\+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+CRC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7e12f8cdf56f968f2b2c399b99b09823}{\+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+TEMP\+\_\+\+MASK}}~0x00\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa15661a4a5a8cfe5c9f3d99e2224d47}{\+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+TEMP\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77a112b366411a15d7a89ad0a40d5f66}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+MASK}}~0x00007\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2f8fd10cc68d3511daecdb4852d822b8}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaabafe536648cfeda8fb1582826c6a6a0}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga84a65d6716ab0494b029fd9238ccb2b9}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa3bc385abd1e69bc4880000bd76ca31f}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+MASK}}~0x7\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga912eef54655d6ee5ab061a16991ac8d2}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gabf131745a649873388b6fa35eebb0216}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+OFFSET\+\_\+\+MASK}}~0x007\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga71a3e0659bb020dac13f0e05e949cf02}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+OFFSET\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga04d0c5123ea9182b30067227b7a94f8a}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+MASK}}~0x00007\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadb42b6f7817544f88f03b93c88e51cd5}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad8d9a2d6623ea54630e3c9e1c764d704}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga61be5e39c05841fbd1c5391e6280084d}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7054d8ffc5fa3bf396685b4af547272}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+GAIN\+\_\+\+MASK}}~0x7\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaafd0c401d41b61ed6f68c7dabcfa264b}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+GAIN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga93a50a4f3c8b769f2c56f3f602803254}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+OFFSET\+\_\+\+MASK}}~0x007\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36bcd0ae9fc95e9ca26a4f42aa5dc62f}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+OFFSET\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga304bd2e30803bfddc2e2dfb5b654f072}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+2\+XVDDVSS\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1788ca9df622481f251702c0b0dc9db6}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+2\+XVDDVSS\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac477ba44c3a3f93c64543ac9ca608b95}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+\+TEMP1\+V25\+\_\+\+MASK}}~0x\+FFF00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5195fbbacc8a1c34f9d1a037c9cf8ea1}{\+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+\+TEMP1\+V25\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga97ff2458bb25a8a0fa8e024a9d60102f}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+MASK}}~0x007\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5771d52a67b9b98d0617431d33330e7e}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga72321c0c06ab66b0d082e1fa05457abd}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK}}~0x00003\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2238538730c335ddd105283946ff13d}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga39a39f764536e07945c36988d5cef81c}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7d6098a9f50fa432de3c27a2dcdea84}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf7ace17200e3f935b291070225885ebe}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+MASK}}~0x007\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga19011faa2889d0fa6cbe27ac064dd518}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga102958964bb7ef0208c68adf1af1ebbe}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK}}~0x00003\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga0df76b4a1f2e0c7c4372c9e56821c49d}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga43d8c5790c407fa1c647cb4f4359ce51}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf34eb2a6e53f3cc41c686c5dbbab6b71}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga76a0a1221a1e7e0c297d3c2459efec5d}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+MASK}}~0x007\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga807c6da0a433ae9269f7e4e7aca52dd4}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga42c85a22a9e7303f0aa6c1f596b53d28}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK}}~0x00003\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga63ee6c1109895fee861e57427b7ada1f}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa6e53acf664d1ad18ee14f85be1b63f8}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa56f6234139e729a4ac705648253c880}{\+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9cfe1dd2d8d8a5766c6d098b15cb086c}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND1\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae1883953feea0d2f3ecbb46729648b11}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND1\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga424abe16b9ad22d7934e57716ae216a8}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND7\+\_\+\+MASK}}~0x0000\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaecb3c6e0067e01914fc677373baba683}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND7\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga8cbea01558818d89d23bfc79931b4dfc}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND11\+\_\+\+MASK}}~0x00\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga647212e3a157077badf4d39f7de8cfda}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND11\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga98cff5293b5564b6bd94150bdad11277}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND14\+\_\+\+MASK}}~0x\+FF000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga68a0ad55598ffb86b89a22a537d69606}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND14\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa1a3e188e327518d61bee55a5b834d73}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND21\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2389536451d5534f3a068ef5c8a5ca1f}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND21\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga3a90569d43eb262377553cce812d056a}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND28\+\_\+\+MASK}}~0x0000\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga357fccf9f826c2de62ea76d6916fa3d1}{\+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND28\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53f22c7c15b3275cb87e22087117ed7d}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND1\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga4d6eb9ea794bac0b19d3866cf648757f}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND1\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac0a2dbbaf87103f519087ea4c8ca73b0}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND7\+\_\+\+MASK}}~0x0000\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53601a54e8e0116ada696d1af294fd3b}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND7\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gab714f7af60722b13b6154b8c4634d8c3}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND11\+\_\+\+MASK}}~0x00\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2da1c36ccfad060d3164859d3846720}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND11\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga95a2959ee890fcf1f62ad867971a8e05}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND14\+\_\+\+MASK}}~0x\+FF000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad9ca6c24ef741e6b79a3b0c03a470c92}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND14\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5f36038c2742fbd467e7ac4fdfc376e7}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND21\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga34b9a6607d89c30b3034dd64f1de4991}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND21\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga224c18e5b8e060e60c8cead42bbddaed}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND28\+\_\+\+MASK}}~0x0000\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadd830f6d61c6b2d50444a523d890cef5}{\+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND28\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae766d99b9de4b45c7f8f4a5ce3a27e99}{\+\_\+\+DEVINFO\+\_\+\+MEMINFO\+\_\+\+FLASH\+\_\+\+PAGE\+\_\+\+SIZE\+\_\+\+MASK}}~0x\+FF000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga80f313804aad14d56c4eeb01c696b006}{\+\_\+\+DEVINFO\+\_\+\+MEMINFO\+\_\+\+FLASH\+\_\+\+PAGE\+\_\+\+SIZE\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5e89deb74a3190a3153f6f958725f882}{\+\_\+\+DEVINFO\+\_\+\+UNIQUEL\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1c281b646bc106ddf6167b611475798d}{\+\_\+\+DEVINFO\+\_\+\+UNIQUEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaef130c0cbdd6239454a48b233187d5c}{\+\_\+\+DEVINFO\+\_\+\+UNIQUEH\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad2593e0883030ace4a694cfb2d3a5acc}{\+\_\+\+DEVINFO\+\_\+\+UNIQUEH\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2cd07c11c0a648d6bcfbc55521f8c93b}{\+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+SRAM\+\_\+\+MASK}}~0x\+FFFF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga6f649e21ba1240b56f9e7e411ef341d3}{\+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+SRAM\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad4061d6bde2c33b8762ff7ec426bb74a}{\+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+FLASH\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga12a8c9d21c16050c5fdc7b0511c70ac5}{\+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+FLASH\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafa63a8f8e63c487fe8ad94c79656708a}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+PROD\+\_\+\+REV\+\_\+\+MASK}}~0x\+FF000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7759fc4f4ea4980064ecd281c4d15ff}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+PROD\+\_\+\+REV\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fe450e17ca85457a2dbbd079b25e103}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+MASK}}~0x00\+FF0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga25202e4e467dd87ceda706048f6db095}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36657d9e0f06e1169565cadbfe7769f0}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+G}}~71
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaddea5ecd5fdaf5853dff80d4d7d482c6}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+GG}}~72
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafc4d6a4c22a5165076367e9576f29b4b}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+TG}}~73
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae8346b7fecf559cb4bbc92bcceb18b79}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+LG}}~74
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fd77122a08aaceb3eb7c3904164fbbd}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+WG}}~75
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga69747810b6d4608906786aecbcf9b900}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+ZG}}~76
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga79521681705e0c04ee9081e6e3512fc9}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+HG}}~77
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2c6fea49862e74049d71052dd1f8ea0c}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32G}}~71
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga03ae8c4ffde989178a0f52993ff75f08}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+GG}}~72
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5974b028a32134c0fb6993c943d870d3}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+TG}}~73
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac6f3ce7b7e4292c7b724c1550585123d}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+LG}}~74
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefd624168e9483b500e6320bb3e32efd}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+WG}}~75
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefa0df051ace5f4b013e290dc24e8fe6}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+ZG}}~76
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf420a762c511fce0d483018673b6f4ad}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+HG}}~77
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga634a671359542922663932b0cd91052c}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+WG}}~120
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9f012bb3c1edaca60e5aba2a8d0e3f78}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+LG}}~121
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa87642113de009674c5d95db2fddc76}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+HG}}~122
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77e71bccf547f7c372fca4d09e109057}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+NUMBER\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa3d36b30fbbe180271eddbefb3fdbb1}{\+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+NUMBER\+\_\+\+SHIFT}}~0
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77a112b366411a15d7a89ad0a40d5f66}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK}}
\index{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK}{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77a112b366411a15d7a89ad0a40d5f66} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+MASK~0x00007\+F00\+UL}

Gain for 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2f8fd10cc68d3511daecdb4852d822b8}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT}{\_DEVINFO\_ADC0CAL0\_1V25\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2f8fd10cc68d3511daecdb4852d822b8} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+SHIFT~8}

Gain for 1V25 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaabafe536648cfeda8fb1582826c6a6a0}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK}}
\index{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK}{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaabafe536648cfeda8fb1582826c6a6a0} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+OFFSET\+\_\+\+MASK~0x0000007\+FUL}

Offset for 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga84a65d6716ab0494b029fd9238ccb2b9}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT}{\_DEVINFO\_ADC0CAL0\_1V25\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga84a65d6716ab0494b029fd9238ccb2b9} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+1\+V25\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Offset for 1V25 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa3bc385abd1e69bc4880000bd76ca31f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK}}
\index{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK}{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa3bc385abd1e69bc4880000bd76ca31f} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+MASK~0x7\+F000000\+UL}

Gain for 2V5 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga912eef54655d6ee5ab061a16991ac8d2}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT}{\_DEVINFO\_ADC0CAL0\_2V5\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga912eef54655d6ee5ab061a16991ac8d2} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+SHIFT~24}

Gain for 2V5 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gabf131745a649873388b6fa35eebb0216}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK}}
\index{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK}{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gabf131745a649873388b6fa35eebb0216} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+OFFSET\+\_\+\+MASK~0x007\+F0000\+UL}

Offset for 2V5 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga71a3e0659bb020dac13f0e05e949cf02}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT}{\_DEVINFO\_ADC0CAL0\_2V5\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga71a3e0659bb020dac13f0e05e949cf02} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL0\+\_\+2\+V5\+\_\+\+OFFSET\+\_\+\+SHIFT~16}

Offset for 2V5 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7054d8ffc5fa3bf396685b4af547272}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK}}
\index{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK}{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7054d8ffc5fa3bf396685b4af547272} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+GAIN\+\_\+\+MASK~0x7\+F000000\+UL}

Gain 5VDIFF for 5VDIFF reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaafd0c401d41b61ed6f68c7dabcfa264b}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT}{\_DEVINFO\_ADC0CAL1\_5VDIFF\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaafd0c401d41b61ed6f68c7dabcfa264b} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+GAIN\+\_\+\+SHIFT~24}

Gain for 5VDIFF reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga93a50a4f3c8b769f2c56f3f602803254}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK}}
\index{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK}{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga93a50a4f3c8b769f2c56f3f602803254} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+OFFSET\+\_\+\+MASK~0x007\+F0000\+UL}

Offset for 5VDIFF reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36bcd0ae9fc95e9ca26a4f42aa5dc62f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT}{\_DEVINFO\_ADC0CAL1\_5VDIFF\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36bcd0ae9fc95e9ca26a4f42aa5dc62f} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+5\+VDIFF\+\_\+\+OFFSET\+\_\+\+SHIFT~16}

Offset for 5VDIFF reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga04d0c5123ea9182b30067227b7a94f8a}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK}}
\index{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK@{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK}{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga04d0c5123ea9182b30067227b7a94f8a} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+MASK~0x00007\+F00\+UL}

Gain for VDD reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadb42b6f7817544f88f03b93c88e51cd5}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT@{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT}{\_DEVINFO\_ADC0CAL1\_VDD\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadb42b6f7817544f88f03b93c88e51cd5} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+SHIFT~8}

Gain for VDD reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad8d9a2d6623ea54630e3c9e1c764d704}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK}}
\index{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK}{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad8d9a2d6623ea54630e3c9e1c764d704} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+OFFSET\+\_\+\+MASK~0x0000007\+FUL}

Offset for VDD reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga61be5e39c05841fbd1c5391e6280084d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT}{\_DEVINFO\_ADC0CAL1\_VDD\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga61be5e39c05841fbd1c5391e6280084d} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL1\+\_\+\+VDD\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Offset for VDD reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga304bd2e30803bfddc2e2dfb5b654f072}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK}}
\index{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK@{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK}{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga304bd2e30803bfddc2e2dfb5b654f072} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+2\+XVDDVSS\+\_\+\+OFFSET\+\_\+\+MASK~0x0000007\+FUL}

Offset for 2XVDDVSS reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1788ca9df622481f251702c0b0dc9db6}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT@{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT}{\_DEVINFO\_ADC0CAL2\_2XVDDVSS\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1788ca9df622481f251702c0b0dc9db6} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+2\+XVDDVSS\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Offset for 2XVDDVSS reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac477ba44c3a3f93c64543ac9ca608b95}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK@{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK}}
\index{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK@{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK}{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac477ba44c3a3f93c64543ac9ca608b95} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+\+TEMP1\+V25\+\_\+\+MASK~0x\+FFF00000\+UL}

Temperature reading at 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5195fbbacc8a1c34f9d1a037c9cf8ea1}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT@{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT}}
\index{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT@{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT}{\_DEVINFO\_ADC0CAL2\_TEMP1V25\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5195fbbacc8a1c34f9d1a037c9cf8ea1} 
\#define \+\_\+\+DEVINFO\+\_\+\+ADC0\+CAL2\+\_\+\+TEMP1\+V25\+\_\+\+SHIFT~20}

Temperature reading at 1V25 reference, DegC \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga8cbea01558818d89d23bfc79931b4dfc}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK}{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga8cbea01558818d89d23bfc79931b4dfc} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND11\+\_\+\+MASK~0x00\+FF0000\+UL}

11MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga647212e3a157077badf4d39f7de8cfda}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL0\_BAND11\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga647212e3a157077badf4d39f7de8cfda} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND11\+\_\+\+SHIFT~16}

11MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga98cff5293b5564b6bd94150bdad11277}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK}{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga98cff5293b5564b6bd94150bdad11277} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND14\+\_\+\+MASK~0x\+FF000000\+UL}

14MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga68a0ad55598ffb86b89a22a537d69606}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL0\_BAND14\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga68a0ad55598ffb86b89a22a537d69606} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND14\+\_\+\+SHIFT~24}

14MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9cfe1dd2d8d8a5766c6d098b15cb086c}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK}{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9cfe1dd2d8d8a5766c6d098b15cb086c} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND1\+\_\+\+MASK~0x000000\+FFUL}

1MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae1883953feea0d2f3ecbb46729648b11}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL0\_BAND1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae1883953feea0d2f3ecbb46729648b11} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND1\+\_\+\+SHIFT~0}

1MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga424abe16b9ad22d7934e57716ae216a8}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK@{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK}{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga424abe16b9ad22d7934e57716ae216a8} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND7\+\_\+\+MASK~0x0000\+FF00\+UL}

7MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaecb3c6e0067e01914fc677373baba683}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL0\_BAND7\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaecb3c6e0067e01914fc677373baba683} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL0\+\_\+\+BAND7\+\_\+\+SHIFT~8}

7MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa1a3e188e327518d61bee55a5b834d73}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK@{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK@{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK}{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa1a3e188e327518d61bee55a5b834d73} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND21\+\_\+\+MASK~0x000000\+FFUL}

21MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2389536451d5534f3a068ef5c8a5ca1f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL1\_BAND21\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2389536451d5534f3a068ef5c8a5ca1f} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND21\+\_\+\+SHIFT~0}

21MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga3a90569d43eb262377553cce812d056a}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK@{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK}}
\index{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK@{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK}{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga3a90569d43eb262377553cce812d056a} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND28\+\_\+\+MASK~0x0000\+FF00\+UL}

28MHz tuning value for AUXHFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga357fccf9f826c2de62ea76d6916fa3d1}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT}}
\index{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT@{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT}{\_DEVINFO\_AUXHFRCOCAL1\_BAND28\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga357fccf9f826c2de62ea76d6916fa3d1} 
\#define \+\_\+\+DEVINFO\+\_\+\+AUXHFRCOCAL1\+\_\+\+BAND28\+\_\+\+SHIFT~8}

28MHz tuning value for AUXHFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7eb9f767cd4914f5ba548e75e1b1ca84}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_CAL\_CRC\_MASK@{\_DEVINFO\_CAL\_CRC\_MASK}}
\index{\_DEVINFO\_CAL\_CRC\_MASK@{\_DEVINFO\_CAL\_CRC\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_CAL\_CRC\_MASK}{\_DEVINFO\_CAL\_CRC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7eb9f767cd4914f5ba548e75e1b1ca84} 
\#define \+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+CRC\+\_\+\+MASK~0x0000\+FFFFUL}

Integrity CRC checksum mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa721b8a9d1ba584032a4ed7123526b90}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_CAL\_CRC\_SHIFT@{\_DEVINFO\_CAL\_CRC\_SHIFT}}
\index{\_DEVINFO\_CAL\_CRC\_SHIFT@{\_DEVINFO\_CAL\_CRC\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_CAL\_CRC\_SHIFT}{\_DEVINFO\_CAL\_CRC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa721b8a9d1ba584032a4ed7123526b90} 
\#define \+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+CRC\+\_\+\+SHIFT~0}

Integrity CRC checksum shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7e12f8cdf56f968f2b2c399b99b09823}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_CAL\_TEMP\_MASK@{\_DEVINFO\_CAL\_TEMP\_MASK}}
\index{\_DEVINFO\_CAL\_TEMP\_MASK@{\_DEVINFO\_CAL\_TEMP\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_CAL\_TEMP\_MASK}{\_DEVINFO\_CAL\_TEMP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga7e12f8cdf56f968f2b2c399b99b09823} 
\#define \+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+TEMP\+\_\+\+MASK~0x00\+FF0000\+UL}

Calibration temperature, DegC, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa15661a4a5a8cfe5c9f3d99e2224d47}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_CAL\_TEMP\_SHIFT@{\_DEVINFO\_CAL\_TEMP\_SHIFT}}
\index{\_DEVINFO\_CAL\_TEMP\_SHIFT@{\_DEVINFO\_CAL\_TEMP\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_CAL\_TEMP\_SHIFT}{\_DEVINFO\_CAL\_TEMP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa15661a4a5a8cfe5c9f3d99e2224d47} 
\#define \+\_\+\+DEVINFO\+\_\+\+CAL\+\_\+\+TEMP\+\_\+\+SHIFT~16}

Calibration temperature shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga39a39f764536e07945c36988d5cef81c}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga39a39f764536e07945c36988d5cef81c} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK~0x0000003\+FUL}

Channel 0 offset for 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7d6098a9f50fa432de3c27a2dcdea84}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL0\_1V25\_CH0\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7d6098a9f50fa432de3c27a2dcdea84} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Channel 0 offset for 1V25 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga72321c0c06ab66b0d082e1fa05457abd}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga72321c0c06ab66b0d082e1fa05457abd} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK~0x00003\+F00\+UL}

Channel 1 offset for 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2238538730c335ddd105283946ff13d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL0\_1V25\_CH1\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2238538730c335ddd105283946ff13d} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT~8}

Channel 1 offset for 1V25 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga97ff2458bb25a8a0fa8e024a9d60102f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK}{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga97ff2458bb25a8a0fa8e024a9d60102f} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+MASK~0x007\+F0000\+UL}

Gain for 1V25 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5771d52a67b9b98d0617431d33330e7e}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT}{\_DEVINFO\_DAC0CAL0\_1V25\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5771d52a67b9b98d0617431d33330e7e} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL0\+\_\+1\+V25\+\_\+\+GAIN\+\_\+\+SHIFT~16}

Gain for 1V25 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga43d8c5790c407fa1c647cb4f4359ce51}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga43d8c5790c407fa1c647cb4f4359ce51} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK~0x0000003\+FUL}

Channel 0 offset for 2V5 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf34eb2a6e53f3cc41c686c5dbbab6b71}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL1\_2V5\_CH0\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf34eb2a6e53f3cc41c686c5dbbab6b71} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Channel 0 offset for 2V5 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga102958964bb7ef0208c68adf1af1ebbe}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga102958964bb7ef0208c68adf1af1ebbe} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK~0x00003\+F00\+UL}

Channel 1 offset for 2V5 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga0df76b4a1f2e0c7c4372c9e56821c49d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL1\_2V5\_CH1\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga0df76b4a1f2e0c7c4372c9e56821c49d} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT~8}

Channel 1 offset for 2V5 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf7ace17200e3f935b291070225885ebe}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK}{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf7ace17200e3f935b291070225885ebe} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+MASK~0x007\+F0000\+UL}

Gain for 2V5 reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga19011faa2889d0fa6cbe27ac064dd518}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT}{\_DEVINFO\_DAC0CAL1\_2V5\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga19011faa2889d0fa6cbe27ac064dd518} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL1\+\_\+2\+V5\+\_\+\+GAIN\+\_\+\+SHIFT~16}

Gain for 2V5 reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa6e53acf664d1ad18ee14f85be1b63f8}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa6e53acf664d1ad18ee14f85be1b63f8} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+MASK~0x0000003\+FUL}

Channel 0 offset for VDD reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa56f6234139e729a4ac705648253c880}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL2\_VDD\_CH0\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa56f6234139e729a4ac705648253c880} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH0\+\_\+\+OFFSET\+\_\+\+SHIFT~0}

Channel 0 offset for VDD reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga42c85a22a9e7303f0aa6c1f596b53d28}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK}{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga42c85a22a9e7303f0aa6c1f596b53d28} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+MASK~0x00003\+F00\+UL}

Channel 1 offset for VDD reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga63ee6c1109895fee861e57427b7ada1f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT}{\_DEVINFO\_DAC0CAL2\_VDD\_CH1\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga63ee6c1109895fee861e57427b7ada1f} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+CH1\+\_\+\+OFFSET\+\_\+\+SHIFT~8}

Channel 1 offset for VDD reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga76a0a1221a1e7e0c297d3c2459efec5d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK@{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK}{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga76a0a1221a1e7e0c297d3c2459efec5d} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+MASK~0x007\+F0000\+UL}

Gain for VDD reference, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga807c6da0a433ae9269f7e4e7aca52dd4}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT}}
\index{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT@{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT}{\_DEVINFO\_DAC0CAL2\_VDD\_GAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga807c6da0a433ae9269f7e4e7aca52dd4} 
\#define \+\_\+\+DEVINFO\+\_\+\+DAC0\+CAL2\+\_\+\+VDD\+\_\+\+GAIN\+\_\+\+SHIFT~16}

Gain for VDD reference, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gab714f7af60722b13b6154b8c4634d8c3}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK}{\_DEVINFO\_HFRCOCAL0\_BAND11\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gab714f7af60722b13b6154b8c4634d8c3} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND11\+\_\+\+MASK~0x00\+FF0000\+UL}

11MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2da1c36ccfad060d3164859d3846720}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT}{\_DEVINFO\_HFRCOCAL0\_BAND11\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf2da1c36ccfad060d3164859d3846720} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND11\+\_\+\+SHIFT~16}

11MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga95a2959ee890fcf1f62ad867971a8e05}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK}{\_DEVINFO\_HFRCOCAL0\_BAND14\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga95a2959ee890fcf1f62ad867971a8e05} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND14\+\_\+\+MASK~0x\+FF000000\+UL}

14MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad9ca6c24ef741e6b79a3b0c03a470c92}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT}{\_DEVINFO\_HFRCOCAL0\_BAND14\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad9ca6c24ef741e6b79a3b0c03a470c92} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND14\+\_\+\+SHIFT~24}

14MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53f22c7c15b3275cb87e22087117ed7d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK}{\_DEVINFO\_HFRCOCAL0\_BAND1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53f22c7c15b3275cb87e22087117ed7d} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND1\+\_\+\+MASK~0x000000\+FFUL}

1MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga4d6eb9ea794bac0b19d3866cf648757f}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT}{\_DEVINFO\_HFRCOCAL0\_BAND1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga4d6eb9ea794bac0b19d3866cf648757f} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND1\+\_\+\+SHIFT~0}

1MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac0a2dbbaf87103f519087ea4c8ca73b0}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK@{\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK}{\_DEVINFO\_HFRCOCAL0\_BAND7\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac0a2dbbaf87103f519087ea4c8ca73b0} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND7\+\_\+\+MASK~0x0000\+FF00\+UL}

7MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53601a54e8e0116ada696d1af294fd3b}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT@{\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT}{\_DEVINFO\_HFRCOCAL0\_BAND7\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga53601a54e8e0116ada696d1af294fd3b} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL0\+\_\+\+BAND7\+\_\+\+SHIFT~8}

7MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5f36038c2742fbd467e7ac4fdfc376e7}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK@{\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK}}
\index{\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK@{\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK}{\_DEVINFO\_HFRCOCAL1\_BAND21\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5f36038c2742fbd467e7ac4fdfc376e7} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND21\+\_\+\+MASK~0x000000\+FFUL}

21MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga34b9a6607d89c30b3034dd64f1de4991}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT@{\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT@{\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT}{\_DEVINFO\_HFRCOCAL1\_BAND21\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga34b9a6607d89c30b3034dd64f1de4991} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND21\+\_\+\+SHIFT~0}

21MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga224c18e5b8e060e60c8cead42bbddaed}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK@{\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK}}
\index{\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK@{\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK}{\_DEVINFO\_HFRCOCAL1\_BAND28\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga224c18e5b8e060e60c8cead42bbddaed} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND28\+\_\+\+MASK~0x0000\+FF00\+UL}

28MHz tuning value for HFRCO, shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadd830f6d61c6b2d50444a523d890cef5}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT@{\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT}}
\index{\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT@{\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT}{\_DEVINFO\_HFRCOCAL1\_BAND28\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gadd830f6d61c6b2d50444a523d890cef5} 
\#define \+\_\+\+DEVINFO\+\_\+\+HFRCOCAL1\+\_\+\+BAND28\+\_\+\+SHIFT~8}

28MHz tuning value for HFRCO, mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae766d99b9de4b45c7f8f4a5ce3a27e99}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK@{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK}}
\index{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK@{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK}{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae766d99b9de4b45c7f8f4a5ce3a27e99} 
\#define \+\_\+\+DEVINFO\+\_\+\+MEMINFO\+\_\+\+FLASH\+\_\+\+PAGE\+\_\+\+SIZE\+\_\+\+MASK~0x\+FF000000\+UL}

Flash page size (refer to ref.\+man for encoding) mask \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga80f313804aad14d56c4eeb01c696b006}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT@{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT}}
\index{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT@{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT}{\_DEVINFO\_MEMINFO\_FLASH\_PAGE\_SIZE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga80f313804aad14d56c4eeb01c696b006} 
\#define \+\_\+\+DEVINFO\+\_\+\+MEMINFO\+\_\+\+FLASH\+\_\+\+PAGE\+\_\+\+SIZE\+\_\+\+SHIFT~24}

Flash page size shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad4061d6bde2c33b8762ff7ec426bb74a}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MSIZE\_FLASH\_MASK@{\_DEVINFO\_MSIZE\_FLASH\_MASK}}
\index{\_DEVINFO\_MSIZE\_FLASH\_MASK@{\_DEVINFO\_MSIZE\_FLASH\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MSIZE\_FLASH\_MASK}{\_DEVINFO\_MSIZE\_FLASH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad4061d6bde2c33b8762ff7ec426bb74a} 
\#define \+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+FLASH\+\_\+\+MASK~0x0000\+FFFFUL}

SRAM size in kilobytes \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga12a8c9d21c16050c5fdc7b0511c70ac5}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MSIZE\_FLASH\_SHIFT@{\_DEVINFO\_MSIZE\_FLASH\_SHIFT}}
\index{\_DEVINFO\_MSIZE\_FLASH\_SHIFT@{\_DEVINFO\_MSIZE\_FLASH\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MSIZE\_FLASH\_SHIFT}{\_DEVINFO\_MSIZE\_FLASH\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga12a8c9d21c16050c5fdc7b0511c70ac5} 
\#define \+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+FLASH\+\_\+\+SHIFT~0}

Bit position for SRAM size \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2cd07c11c0a648d6bcfbc55521f8c93b}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MSIZE\_SRAM\_MASK@{\_DEVINFO\_MSIZE\_SRAM\_MASK}}
\index{\_DEVINFO\_MSIZE\_SRAM\_MASK@{\_DEVINFO\_MSIZE\_SRAM\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MSIZE\_SRAM\_MASK}{\_DEVINFO\_MSIZE\_SRAM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2cd07c11c0a648d6bcfbc55521f8c93b} 
\#define \+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+SRAM\+\_\+\+MASK~0x\+FFFF0000\+UL}

Flash size in kilobytes \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga6f649e21ba1240b56f9e7e411ef341d3}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_MSIZE\_SRAM\_SHIFT@{\_DEVINFO\_MSIZE\_SRAM\_SHIFT}}
\index{\_DEVINFO\_MSIZE\_SRAM\_SHIFT@{\_DEVINFO\_MSIZE\_SRAM\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_MSIZE\_SRAM\_SHIFT}{\_DEVINFO\_MSIZE\_SRAM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga6f649e21ba1240b56f9e7e411ef341d3} 
\#define \+\_\+\+DEVINFO\+\_\+\+MSIZE\+\_\+\+SRAM\+\_\+\+SHIFT~16}

Bit position for flash size \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2c6fea49862e74049d71052dd1f8ea0c}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32G}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2c6fea49862e74049d71052dd1f8ea0c} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32G~71}

Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga03ae8c4ffde989178a0f52993ff75f08}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32GG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga03ae8c4ffde989178a0f52993ff75f08} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+GG~72}

Giant Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf420a762c511fce0d483018673b6f4ad}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32HG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaf420a762c511fce0d483018673b6f4ad} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+HG~77}

Happy Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac6f3ce7b7e4292c7b724c1550585123d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32LG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gac6f3ce7b7e4292c7b724c1550585123d} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+LG~74}

Leopard Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5974b028a32134c0fb6993c943d870d3}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32TG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5974b028a32134c0fb6993c943d870d3} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+TG~73}

Tiny Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefd624168e9483b500e6320bb3e32efd}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32WG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefd624168e9483b500e6320bb3e32efd} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+WG~75}

Wonder Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefa0df051ace5f4b013e290dc24e8fe6}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EFM32ZG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaefa0df051ace5f4b013e290dc24e8fe6} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EFM32\+ZG~76}

Zero Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa87642113de009674c5d95db2fddc76}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32HG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa87642113de009674c5d95db2fddc76} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+HG~122}

EZR Happy Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9f012bb3c1edaca60e5aba2a8d0e3f78}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32LG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga9f012bb3c1edaca60e5aba2a8d0e3f78} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+LG~121}

EZR Leopard Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga634a671359542922663932b0cd91052c}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_EZR32WG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga634a671359542922663932b0cd91052c} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+EZR32\+WG~120}

EZR Wonder Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36657d9e0f06e1169565cadbfe7769f0}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_G@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_G}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_G@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_G}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_G}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_G}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga36657d9e0f06e1169565cadbfe7769f0} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+G~71}

Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaddea5ecd5fdaf5853dff80d4d7d482c6}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_GG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaddea5ecd5fdaf5853dff80d4d7d482c6} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+GG~72}

Giant Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga79521681705e0c04ee9081e6e3512fc9}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_HG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga79521681705e0c04ee9081e6e3512fc9} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+HG~77}

Happy Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae8346b7fecf559cb4bbc92bcceb18b79}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_LG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gae8346b7fecf559cb4bbc92bcceb18b79} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+LG~74}

Leopard Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fe450e17ca85457a2dbbd079b25e103}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fe450e17ca85457a2dbbd079b25e103} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+MASK~0x00\+FF0000\+UL}

Device Family, 0x47 for Gecko \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga25202e4e467dd87ceda706048f6db095}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga25202e4e467dd87ceda706048f6db095} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+SHIFT~16}

Bit position for device family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafc4d6a4c22a5165076367e9576f29b4b}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_TG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafc4d6a4c22a5165076367e9576f29b4b} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+TG~73}

Tiny Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fd77122a08aaceb3eb7c3904164fbbd}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_WG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga2fd77122a08aaceb3eb7c3904164fbbd} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+WG~75}

Wonder Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga69747810b6d4608906786aecbcf9b900}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG}}
\index{\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG@{\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG}{\_DEVINFO\_PART\_DEVICE\_FAMILY\_ZG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga69747810b6d4608906786aecbcf9b900} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+FAMILY\+\_\+\+ZG~76}

Zero Gecko Device Family \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77e71bccf547f7c372fca4d09e109057}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK@{\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK}}
\index{\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK@{\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK}{\_DEVINFO\_PART\_DEVICE\_NUMBER\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga77e71bccf547f7c372fca4d09e109057} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+NUMBER\+\_\+\+MASK~0x0000\+FFFFUL}

Device number \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa3d36b30fbbe180271eddbefb3fdbb1}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT@{\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT}}
\index{\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT@{\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT}{\_DEVINFO\_PART\_DEVICE\_NUMBER\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaa3d36b30fbbe180271eddbefb3fdbb1} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+DEVICE\+\_\+\+NUMBER\+\_\+\+SHIFT~0}

Bit position for device number \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafa63a8f8e63c487fe8ad94c79656708a}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_PROD\_REV\_MASK@{\_DEVINFO\_PART\_PROD\_REV\_MASK}}
\index{\_DEVINFO\_PART\_PROD\_REV\_MASK@{\_DEVINFO\_PART\_PROD\_REV\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_PROD\_REV\_MASK}{\_DEVINFO\_PART\_PROD\_REV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gafa63a8f8e63c487fe8ad94c79656708a} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+PROD\+\_\+\+REV\+\_\+\+MASK~0x\+FF000000\+UL}

Production revision \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7759fc4f4ea4980064ecd281c4d15ff}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_PART\_PROD\_REV\_SHIFT@{\_DEVINFO\_PART\_PROD\_REV\_SHIFT}}
\index{\_DEVINFO\_PART\_PROD\_REV\_SHIFT@{\_DEVINFO\_PART\_PROD\_REV\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_PART\_PROD\_REV\_SHIFT}{\_DEVINFO\_PART\_PROD\_REV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaa7759fc4f4ea4980064ecd281c4d15ff} 
\#define \+\_\+\+DEVINFO\+\_\+\+PART\+\_\+\+PROD\+\_\+\+REV\+\_\+\+SHIFT~24}

Bit position for production revision \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaef130c0cbdd6239454a48b233187d5c}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_UNIQUEH\_MASK@{\_DEVINFO\_UNIQUEH\_MASK}}
\index{\_DEVINFO\_UNIQUEH\_MASK@{\_DEVINFO\_UNIQUEH\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_UNIQUEH\_MASK}{\_DEVINFO\_UNIQUEH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gaaef130c0cbdd6239454a48b233187d5c} 
\#define \+\_\+\+DEVINFO\+\_\+\+UNIQUEH\+\_\+\+MASK~0x\+FFFFFFFFUL}

High part of 64-\/bit device unique number \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad2593e0883030ace4a694cfb2d3a5acc}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_UNIQUEH\_SHIFT@{\_DEVINFO\_UNIQUEH\_SHIFT}}
\index{\_DEVINFO\_UNIQUEH\_SHIFT@{\_DEVINFO\_UNIQUEH\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_UNIQUEH\_SHIFT}{\_DEVINFO\_UNIQUEH\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_gad2593e0883030ace4a694cfb2d3a5acc} 
\#define \+\_\+\+DEVINFO\+\_\+\+UNIQUEH\+\_\+\+SHIFT~0}

Unique High 32-\/bit shift \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5e89deb74a3190a3153f6f958725f882}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_UNIQUEL\_MASK@{\_DEVINFO\_UNIQUEL\_MASK}}
\index{\_DEVINFO\_UNIQUEL\_MASK@{\_DEVINFO\_UNIQUEL\_MASK}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_UNIQUEL\_MASK}{\_DEVINFO\_UNIQUEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga5e89deb74a3190a3153f6f958725f882} 
\#define \+\_\+\+DEVINFO\+\_\+\+UNIQUEL\+\_\+\+MASK~0x\+FFFFFFFFUL}

Lower part of 64-\/bit device unique number \Hypertarget{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1c281b646bc106ddf6167b611475798d}\index{EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}!\_DEVINFO\_UNIQUEL\_SHIFT@{\_DEVINFO\_UNIQUEL\_SHIFT}}
\index{\_DEVINFO\_UNIQUEL\_SHIFT@{\_DEVINFO\_UNIQUEL\_SHIFT}!EFM32GG\_DEVINFO\_BitFields@{EFM32GG\_DEVINFO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DEVINFO\_UNIQUEL\_SHIFT}{\_DEVINFO\_UNIQUEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields_ga1c281b646bc106ddf6167b611475798d} 
\#define \+\_\+\+DEVINFO\+\_\+\+UNIQUEL\+\_\+\+SHIFT~0}

Unique Low 32-\/bit shift 