ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.uart_printf,"ax",%progbits
  21              		.align	1
  22              		.global	uart_printf
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	uart_printf:
  28              	.LVL0:
  29              	.LFB133:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "mpu.h"
  29:Core/Src/main.c **** #include <stdarg.h>
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 2


  30:Core/Src/main.c **** #include <stdint.h>
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** #include <stm32g4xx_it.h>
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** #include "mpu9250.h"
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** static char printf_buff[256];
  49:Core/Src/main.c **** void uart_printf(char *fmt, ...) {
  30              		.loc 1 49 34 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 16, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 1
  34              		.loc 1 49 34 is_stmt 0 view .LVU1
  35 0000 0FB4     		push	{r0, r1, r2, r3}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 0, -16
  39              		.cfi_offset 1, -12
  40              		.cfi_offset 2, -8
  41              		.cfi_offset 3, -4
  42 0002 00B5     		push	{lr}
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 20
  45              		.cfi_offset 14, -20
  46 0004 85B0     		sub	sp, sp, #20
  47              	.LCFI2:
  48              		.cfi_def_cfa_offset 40
  49 0006 06AA     		add	r2, sp, #24
  50 0008 52F8043B 		ldr	r3, [r2], #4
  50:Core/Src/main.c ****   va_list args;
  51              		.loc 1 50 3 is_stmt 1 view .LVU2
  51:Core/Src/main.c ****   int ret;
  52              		.loc 1 51 3 view .LVU3
  52:Core/Src/main.c ****   va_start(args, fmt);
  53              		.loc 1 52 3 view .LVU4
  54 000c 0392     		str	r2, [sp, #12]
  53:Core/Src/main.c ****   ret = vsprintf(printf_buff, fmt, args);
  55              		.loc 1 53 3 view .LVU5
  56              		.loc 1 53 9 is_stmt 0 view .LVU6
  57 000e 0092     		str	r2, [sp]
  58 0010 4FF48072 		mov	r2, #256
  59 0014 0021     		movs	r1, #0
  60 0016 0948     		ldr	r0, .L5
  61 0018 FFF7FEFF 		bl	__vsprintf_chk
  62              	.LVL1:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 3


  54:Core/Src/main.c ****   va_end(args);
  63              		.loc 1 54 3 is_stmt 1 view .LVU7
  55:Core/Src/main.c ****   if (ret > 0) {
  64              		.loc 1 55 3 view .LVU8
  65              		.loc 1 55 6 is_stmt 0 view .LVU9
  66 001c 0028     		cmp	r0, #0
  67              		.loc 1 55 6 view .LVU10
  68 001e 04DC     		bgt	.L4
  69              	.LVL2:
  70              	.L1:
  56:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  57:Core/Src/main.c ****   }
  58:Core/Src/main.c **** }
  71              		.loc 1 58 1 view .LVU11
  72 0020 05B0     		add	sp, sp, #20
  73              	.LCFI3:
  74              		.cfi_remember_state
  75              		.cfi_def_cfa_offset 20
  76              		@ sp needed
  77 0022 5DF804EB 		ldr	lr, [sp], #4
  78              	.LCFI4:
  79              		.cfi_restore 14
  80              		.cfi_def_cfa_offset 16
  81 0026 04B0     		add	sp, sp, #16
  82              	.LCFI5:
  83              		.cfi_restore 3
  84              		.cfi_restore 2
  85              		.cfi_restore 1
  86              		.cfi_restore 0
  87              		.cfi_def_cfa_offset 0
  88 0028 7047     		bx	lr
  89              	.LVL3:
  90              	.L4:
  91              	.LCFI6:
  92              		.cfi_restore_state
  56:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  93              		.loc 1 56 5 is_stmt 1 view .LVU12
  94 002a 4FF0FF33 		mov	r3, #-1
  95 002e 82B2     		uxth	r2, r0
  96 0030 0249     		ldr	r1, .L5
  97 0032 0348     		ldr	r0, .L5+4
  98              	.LVL4:
  56:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)printf_buff, ret, HAL_MAX_DELAY);
  99              		.loc 1 56 5 is_stmt 0 view .LVU13
 100 0034 FFF7FEFF 		bl	HAL_UART_Transmit
 101              	.LVL5:
 102              		.loc 1 58 1 view .LVU14
 103 0038 F2E7     		b	.L1
 104              	.L6:
 105 003a 00BF     		.align	2
 106              	.L5:
 107 003c 00000000 		.word	printf_buff
 108 0040 00000000 		.word	huart1
 109              		.cfi_endproc
 110              	.LFE133:
 112              		.section	.text.Error_Handler,"ax",%progbits
 113              		.align	1
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 4


 114              		.global	Error_Handler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	Error_Handler:
 120              	.LFB136:
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** extern void CmdProcessing(UART_HandleTypeDef *huart);
  61:Core/Src/main.c **** extern char chcmd[64];
  62:Core/Src/main.c **** extern uint8_t MPU_readbuf[128];
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** float angle = 0.0;
  65:Core/Src/main.c **** extern MPU_data gryo_data;
  66:Core/Src/main.c **** extern MPU_data acc_data;
  67:Core/Src/main.c **** extern uint8_t ak_id;
  68:Core/Src/main.c **** /* USER CODE END PM */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE BEGIN PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PV */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  77:Core/Src/main.c **** void SystemClock_Config(void);
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* USER CODE END 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /**
  88:Core/Src/main.c ****   * @brief  The application entry point.
  89:Core/Src/main.c ****   * @retval int
  90:Core/Src/main.c ****   */
  91:Core/Src/main.c **** int main(void)
  92:Core/Src/main.c **** {
  93:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 100:Core/Src/main.c ****   HAL_Init();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Configure the system clock */
 107:Core/Src/main.c ****   SystemClock_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 5


 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:Core/Src/main.c ****   MX_GPIO_Init();
 115:Core/Src/main.c ****   MX_USART1_UART_Init();
 116:Core/Src/main.c ****   MX_TIM1_Init();
 117:Core/Src/main.c ****   MX_I2C1_Init();
 118:Core/Src/main.c ****   MX_TIM6_Init();
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:Core/Src/main.c ****   HAL_UART_RegisterCallback(&huart1, HAL_UART_RX_COMPLETE_CB_ID, CmdProcessing);
 121:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, (uint8_t *)chcmd, 1);
 122:Core/Src/main.c ****   /* USER CODE END 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Infinite loop */
 125:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 126:Core/Src/main.c ****   int ret = 0;
 127:Core/Src/main.c ****   float pitch, roll, yaw;
 128:Core/Src/main.c ****   do {
 129:Core/Src/main.c ****     ret = MPU9250_DMP_init();
 130:Core/Src/main.c ****     uart_printf("MPU init ret = %d\n", ret);
 131:Core/Src/main.c ****     HAL_Delay(1000);
 132:Core/Src/main.c ****   } while (ret);
 133:Core/Src/main.c ****   while (1) {
 134:Core/Src/main.c ****     /* USER CODE END WHILE */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 137:Core/Src/main.c ****     /*HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);*/
 138:Core/Src/main.c ****     /*MPU_ReadMulBytes(MPU_RA_GYRO_XOUT_H, 4, MPU_readbuf);*/
 139:Core/Src/main.c ****     /*HAL_Delay(100);*/
 140:Core/Src/main.c ****     /*MPU_ReadMulBytes(MPU_RA_MAG, 2, MPU_readbuf);*/
 141:Core/Src/main.c ****     /*uart_printf("%x\n", ak_id);*/
 142:Core/Src/main.c ****     /*MPU_ReadMulBytes(MPU_RA_ACCEL_XOUT_H, 6, MPU_readbuf);*/
 143:Core/Src/main.c ****     /*uart_printf("x_gryo:%d, y_gryo:%d, z_gryo:%d\n", gryo_data.x, gryo_data.y,*/
 144:Core/Src/main.c ****      /*gryo_data.z);*/
 145:Core/Src/main.c ****     /*uart_printf("x_acc:%d, y_acc:%d, z_acc:%d\n", acc_data.x, acc_data.y,*/
 146:Core/Src/main.c ****      /*acc_data.z);*/
 147:Core/Src/main.c ****     /*if (MPU9250_DMP_Get_Data(&pitch, &roll, &yaw) == 0) {*/
 148:Core/Src/main.c ****       /*uart_printf("pitch = %f, roll = %f\n", pitch, roll);*/
 149:Core/Src/main.c ****     /*}*/
 150:Core/Src/main.c ****     if (MPU9250_DMP_Get_Data(&pitch, &roll, &yaw) == 0) {
 151:Core/Src/main.c ****       uart_printf("y%fyp%fpr%fr\n", yaw, pitch, roll);
 152:Core/Src/main.c ****     }
 153:Core/Src/main.c ****     HAL_Delay(5);
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c **** 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 6


 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c **** }
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /* USER CODE END 4 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** /**
 209:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 210:Core/Src/main.c ****   * @retval None
 211:Core/Src/main.c ****   */
 212:Core/Src/main.c **** void Error_Handler(void)
 213:Core/Src/main.c **** {
 121              		.loc 1 213 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 214:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 215:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 216:Core/Src/main.c ****   __disable_irq();
 127              		.loc 1 216 3 view .LVU16
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 7


 128              	.LBB4:
 129              	.LBI4:
 130              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 8


  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 9


 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 10


 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 131              		.loc 2 207 27 view .LVU17
 132              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 133              		.loc 2 209 3 view .LVU18
 134              		.syntax unified
 135              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 136 0000 72B6     		cpsid i
 137              	@ 0 "" 2
 138              		.thumb
 139              		.syntax unified
 140              	.L8:
 141              	.LBE5:
 142              	.LBE4:
 217:Core/Src/main.c ****   while (1) {
 143              		.loc 1 217 3 discriminator 1 view .LVU19
 218:Core/Src/main.c ****   }
 144              		.loc 1 218 3 discriminator 1 view .LVU20
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 11


 217:Core/Src/main.c ****   while (1) {
 145              		.loc 1 217 9 discriminator 1 view .LVU21
 146 0002 FEE7     		b	.L8
 147              		.cfi_endproc
 148              	.LFE136:
 150              		.section	.text.SystemClock_Config,"ax",%progbits
 151              		.align	1
 152              		.global	SystemClock_Config
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	SystemClock_Config:
 158              	.LFB135:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 159              		.loc 1 163 1 view -0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 80
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163 0000 00B5     		push	{lr}
 164              	.LCFI7:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 95B0     		sub	sp, sp, #84
 168              	.LCFI8:
 169              		.cfi_def_cfa_offset 88
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 170              		.loc 1 164 3 view .LVU23
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 171              		.loc 1 164 22 is_stmt 0 view .LVU24
 172 0004 3822     		movs	r2, #56
 173 0006 0021     		movs	r1, #0
 174 0008 06A8     		add	r0, sp, #24
 175 000a FFF7FEFF 		bl	memset
 176              	.LVL6:
 165:Core/Src/main.c **** 
 177              		.loc 1 165 3 is_stmt 1 view .LVU25
 165:Core/Src/main.c **** 
 178              		.loc 1 165 22 is_stmt 0 view .LVU26
 179 000e 0023     		movs	r3, #0
 180 0010 0193     		str	r3, [sp, #4]
 181 0012 0293     		str	r3, [sp, #8]
 182 0014 0393     		str	r3, [sp, #12]
 183 0016 0493     		str	r3, [sp, #16]
 184 0018 0593     		str	r3, [sp, #20]
 169:Core/Src/main.c **** 
 185              		.loc 1 169 3 is_stmt 1 view .LVU27
 186 001a 4FF40070 		mov	r0, #512
 187 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 188              	.LVL7:
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 189              		.loc 1 174 3 view .LVU28
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 190              		.loc 1 174 36 is_stmt 0 view .LVU29
 191 0022 0223     		movs	r3, #2
 192 0024 0693     		str	r3, [sp, #24]
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 193              		.loc 1 175 3 is_stmt 1 view .LVU30
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 12


 175:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 194              		.loc 1 175 30 is_stmt 0 view .LVU31
 195 0026 4FF48072 		mov	r2, #256
 196 002a 0992     		str	r2, [sp, #36]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 197              		.loc 1 176 3 is_stmt 1 view .LVU32
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 198              		.loc 1 176 41 is_stmt 0 view .LVU33
 199 002c 4022     		movs	r2, #64
 200 002e 0A92     		str	r2, [sp, #40]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 201              		.loc 1 177 3 is_stmt 1 view .LVU34
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 202              		.loc 1 177 34 is_stmt 0 view .LVU35
 203 0030 0D93     		str	r3, [sp, #52]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 204              		.loc 1 178 3 is_stmt 1 view .LVU36
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 205              		.loc 1 178 35 is_stmt 0 view .LVU37
 206 0032 0E93     		str	r3, [sp, #56]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 207              		.loc 1 179 3 is_stmt 1 view .LVU38
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 8;
 208              		.loc 1 179 30 is_stmt 0 view .LVU39
 209 0034 0122     		movs	r2, #1
 210 0036 0F92     		str	r2, [sp, #60]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 211              		.loc 1 180 3 is_stmt 1 view .LVU40
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 212              		.loc 1 180 30 is_stmt 0 view .LVU41
 213 0038 0822     		movs	r2, #8
 214 003a 1092     		str	r2, [sp, #64]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 215              		.loc 1 181 3 is_stmt 1 view .LVU42
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 216              		.loc 1 181 30 is_stmt 0 view .LVU43
 217 003c 1193     		str	r3, [sp, #68]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 218              		.loc 1 182 3 is_stmt 1 view .LVU44
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 219              		.loc 1 182 30 is_stmt 0 view .LVU45
 220 003e 1293     		str	r3, [sp, #72]
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 221              		.loc 1 183 3 is_stmt 1 view .LVU46
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 222              		.loc 1 183 30 is_stmt 0 view .LVU47
 223 0040 0423     		movs	r3, #4
 224 0042 1393     		str	r3, [sp, #76]
 184:Core/Src/main.c ****   {
 225              		.loc 1 184 3 is_stmt 1 view .LVU48
 184:Core/Src/main.c ****   {
 226              		.loc 1 184 7 is_stmt 0 view .LVU49
 227 0044 06A8     		add	r0, sp, #24
 228 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 229              	.LVL8:
 184:Core/Src/main.c ****   {
 230              		.loc 1 184 6 view .LVU50
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 13


 231 004a 78B9     		cbnz	r0, .L13
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 232              		.loc 1 191 3 is_stmt 1 view .LVU51
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 233              		.loc 1 191 31 is_stmt 0 view .LVU52
 234 004c 0F23     		movs	r3, #15
 235 004e 0193     		str	r3, [sp, #4]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 236              		.loc 1 193 3 is_stmt 1 view .LVU53
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 237              		.loc 1 193 34 is_stmt 0 view .LVU54
 238 0050 0323     		movs	r3, #3
 239 0052 0293     		str	r3, [sp, #8]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 240              		.loc 1 194 3 is_stmt 1 view .LVU55
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 241              		.loc 1 194 35 is_stmt 0 view .LVU56
 242 0054 8023     		movs	r3, #128
 243 0056 0393     		str	r3, [sp, #12]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 244              		.loc 1 195 3 is_stmt 1 view .LVU57
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 245              		.loc 1 195 36 is_stmt 0 view .LVU58
 246 0058 0021     		movs	r1, #0
 247 005a 0491     		str	r1, [sp, #16]
 196:Core/Src/main.c **** 
 248              		.loc 1 196 3 is_stmt 1 view .LVU59
 196:Core/Src/main.c **** 
 249              		.loc 1 196 36 is_stmt 0 view .LVU60
 250 005c 0591     		str	r1, [sp, #20]
 198:Core/Src/main.c ****   {
 251              		.loc 1 198 3 is_stmt 1 view .LVU61
 198:Core/Src/main.c ****   {
 252              		.loc 1 198 7 is_stmt 0 view .LVU62
 253 005e 01A8     		add	r0, sp, #4
 254 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 255              	.LVL9:
 198:Core/Src/main.c ****   {
 256              		.loc 1 198 6 view .LVU63
 257 0064 20B9     		cbnz	r0, .L14
 202:Core/Src/main.c **** 
 258              		.loc 1 202 1 view .LVU64
 259 0066 15B0     		add	sp, sp, #84
 260              	.LCFI9:
 261              		.cfi_remember_state
 262              		.cfi_def_cfa_offset 4
 263              		@ sp needed
 264 0068 5DF804FB 		ldr	pc, [sp], #4
 265              	.L13:
 266              	.LCFI10:
 267              		.cfi_restore_state
 186:Core/Src/main.c ****   }
 268              		.loc 1 186 5 is_stmt 1 view .LVU65
 269 006c FFF7FEFF 		bl	Error_Handler
 270              	.LVL10:
 271              	.L14:
 200:Core/Src/main.c ****   }
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 14


 272              		.loc 1 200 5 view .LVU66
 273 0070 FFF7FEFF 		bl	Error_Handler
 274              	.LVL11:
 275              		.cfi_endproc
 276              	.LFE135:
 278              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 279              		.align	2
 280              	.LC0:
 281 0000 4D505520 		.ascii	"MPU init ret = %d\012\000"
 281      696E6974 
 281      20726574 
 281      203D2025 
 281      640A00
 282              		.global	__aeabi_f2d
 283 0013 00       		.align	2
 284              	.LC1:
 285 0014 79256679 		.ascii	"y%fyp%fpr%fr\012\000"
 285      70256670 
 285      72256672 
 285      0A00
 286              		.section	.text.main,"ax",%progbits
 287              		.align	1
 288              		.global	main
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	main:
 294              	.LFB134:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 295              		.loc 1 92 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 16
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 30B5     		push	{r4, r5, lr}
 300              	.LCFI11:
 301              		.cfi_def_cfa_offset 12
 302              		.cfi_offset 4, -12
 303              		.cfi_offset 5, -8
 304              		.cfi_offset 14, -4
 305 0002 89B0     		sub	sp, sp, #36
 306              	.LCFI12:
 307              		.cfi_def_cfa_offset 48
 100:Core/Src/main.c **** 
 308              		.loc 1 100 3 view .LVU68
 309 0004 FFF7FEFF 		bl	HAL_Init
 310              	.LVL12:
 107:Core/Src/main.c **** 
 311              		.loc 1 107 3 view .LVU69
 312 0008 FFF7FEFF 		bl	SystemClock_Config
 313              	.LVL13:
 114:Core/Src/main.c ****   MX_USART1_UART_Init();
 314              		.loc 1 114 3 view .LVU70
 315 000c FFF7FEFF 		bl	MX_GPIO_Init
 316              	.LVL14:
 115:Core/Src/main.c ****   MX_TIM1_Init();
 317              		.loc 1 115 3 view .LVU71
 318 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 15


 319              	.LVL15:
 116:Core/Src/main.c ****   MX_I2C1_Init();
 320              		.loc 1 116 3 view .LVU72
 321 0014 FFF7FEFF 		bl	MX_TIM1_Init
 322              	.LVL16:
 117:Core/Src/main.c ****   MX_TIM6_Init();
 323              		.loc 1 117 3 view .LVU73
 324 0018 FFF7FEFF 		bl	MX_I2C1_Init
 325              	.LVL17:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 326              		.loc 1 118 3 view .LVU74
 327 001c FFF7FEFF 		bl	MX_TIM6_Init
 328              	.LVL18:
 120:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, (uint8_t *)chcmd, 1);
 329              		.loc 1 120 3 view .LVU75
 330 0020 1B4C     		ldr	r4, .L21
 331 0022 1C4A     		ldr	r2, .L21+4
 332 0024 0321     		movs	r1, #3
 333 0026 2046     		mov	r0, r4
 334 0028 FFF7FEFF 		bl	HAL_UART_RegisterCallback
 335              	.LVL19:
 121:Core/Src/main.c ****   /* USER CODE END 2 */
 336              		.loc 1 121 3 view .LVU76
 337 002c 0122     		movs	r2, #1
 338 002e 1A49     		ldr	r1, .L21+8
 339 0030 2046     		mov	r0, r4
 340 0032 FFF7FEFF 		bl	HAL_UART_Receive_IT
 341              	.LVL20:
 126:Core/Src/main.c ****   float pitch, roll, yaw;
 342              		.loc 1 126 3 view .LVU77
 343              	.L16:
 127:Core/Src/main.c ****   do {
 344              		.loc 1 127 3 discriminator 1 view .LVU78
 128:Core/Src/main.c ****     ret = MPU9250_DMP_init();
 345              		.loc 1 128 3 discriminator 1 view .LVU79
 129:Core/Src/main.c ****     uart_printf("MPU init ret = %d\n", ret);
 346              		.loc 1 129 5 discriminator 1 view .LVU80
 129:Core/Src/main.c ****     uart_printf("MPU init ret = %d\n", ret);
 347              		.loc 1 129 11 is_stmt 0 discriminator 1 view .LVU81
 348 0036 FFF7FEFF 		bl	MPU9250_DMP_init
 349              	.LVL21:
 350 003a 0446     		mov	r4, r0
 351              	.LVL22:
 130:Core/Src/main.c ****     HAL_Delay(1000);
 352              		.loc 1 130 5 is_stmt 1 discriminator 1 view .LVU82
 353 003c 0146     		mov	r1, r0
 354 003e 1748     		ldr	r0, .L21+12
 355              	.LVL23:
 130:Core/Src/main.c ****     HAL_Delay(1000);
 356              		.loc 1 130 5 is_stmt 0 discriminator 1 view .LVU83
 357 0040 FFF7FEFF 		bl	uart_printf
 358              	.LVL24:
 131:Core/Src/main.c ****   } while (ret);
 359              		.loc 1 131 5 is_stmt 1 discriminator 1 view .LVU84
 360 0044 4FF47A70 		mov	r0, #1000
 361 0048 FFF7FEFF 		bl	HAL_Delay
 362              	.LVL25:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 16


 132:Core/Src/main.c ****   while (1) {
 363              		.loc 1 132 12 discriminator 1 view .LVU85
 364 004c 002C     		cmp	r4, #0
 365 004e F2D1     		bne	.L16
 366 0050 16E0     		b	.L18
 367              	.LVL26:
 368              	.L20:
 151:Core/Src/main.c ****     }
 369              		.loc 1 151 7 view .LVU86
 370 0052 0598     		ldr	r0, [sp, #20]	@ float
 371 0054 FFF7FEFF 		bl	__aeabi_f2d
 372              	.LVL27:
 373 0058 0446     		mov	r4, r0
 374 005a 0D46     		mov	r5, r1
 375 005c 0698     		ldr	r0, [sp, #24]	@ float
 376 005e FFF7FEFF 		bl	__aeabi_f2d
 377              	.LVL28:
 378 0062 CDE90201 		strd	r0, [sp, #8]
 379 0066 0798     		ldr	r0, [sp, #28]	@ float
 380 0068 FFF7FEFF 		bl	__aeabi_f2d
 381              	.LVL29:
 382 006c CDE90001 		strd	r0, [sp]
 383 0070 2246     		mov	r2, r4
 384 0072 2B46     		mov	r3, r5
 385 0074 0A48     		ldr	r0, .L21+16
 386 0076 FFF7FEFF 		bl	uart_printf
 387              	.LVL30:
 388              	.L17:
 153:Core/Src/main.c ****   }
 389              		.loc 1 153 5 view .LVU87
 390 007a 0520     		movs	r0, #5
 391 007c FFF7FEFF 		bl	HAL_Delay
 392              	.LVL31:
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 393              		.loc 1 133 9 view .LVU88
 394              	.L18:
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 395              		.loc 1 133 3 view .LVU89
 150:Core/Src/main.c ****       uart_printf("y%fyp%fpr%fr\n", yaw, pitch, roll);
 396              		.loc 1 150 5 view .LVU90
 150:Core/Src/main.c ****       uart_printf("y%fyp%fpr%fr\n", yaw, pitch, roll);
 397              		.loc 1 150 9 is_stmt 0 view .LVU91
 398 0080 05AA     		add	r2, sp, #20
 399 0082 06A9     		add	r1, sp, #24
 400 0084 07A8     		add	r0, sp, #28
 401 0086 FFF7FEFF 		bl	MPU9250_DMP_Get_Data
 402              	.LVL32:
 150:Core/Src/main.c ****       uart_printf("y%fyp%fpr%fr\n", yaw, pitch, roll);
 403              		.loc 1 150 8 view .LVU92
 404 008a 0028     		cmp	r0, #0
 405 008c E1D0     		beq	.L20
 406 008e F4E7     		b	.L17
 407              	.L22:
 408              		.align	2
 409              	.L21:
 410 0090 00000000 		.word	huart1
 411 0094 00000000 		.word	CmdProcessing
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 17


 412 0098 00000000 		.word	chcmd
 413 009c 00000000 		.word	.LC0
 414 00a0 14000000 		.word	.LC1
 415              		.cfi_endproc
 416              	.LFE134:
 418              		.global	angle
 419              		.section	.bss.angle,"aw",%nobits
 420              		.align	2
 423              	angle:
 424 0000 00000000 		.space	4
 425              		.section	.bss.printf_buff,"aw",%nobits
 426              		.align	2
 429              	printf_buff:
 430 0000 00000000 		.space	256
 430      00000000 
 430      00000000 
 430      00000000 
 430      00000000 
 431              		.text
 432              	.Letext0:
 433              		.file 3 "/usr/local/include/_types/_uint8_t.h"
 434              		.file 4 "/usr/local/include/_types/_uint16_t.h"
 435              		.file 5 "/usr/local/include/_types/_uint32_t.h"
 436              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 437              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 438              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 439              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 440              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 441              		.file 11 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/lib/gcc/arm-none-eabi/12.2
 442              		.file 12 "Core/Inc/usart.h"
 443              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 444              		.file 14 "user/Inc/mpu9250.h"
 445              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 446              		.file 16 "Core/Inc/tim.h"
 447              		.file 17 "Core/Inc/i2c.h"
 448              		.file 18 "Core/Inc/gpio.h"
 449              		.file 19 "<built-in>"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:21     .text.uart_printf:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:27     .text.uart_printf:00000000 uart_printf
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:107    .text.uart_printf:0000003c $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:429    .bss.printf_buff:00000000 printf_buff
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:113    .text.Error_Handler:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:119    .text.Error_Handler:00000000 Error_Handler
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:151    .text.SystemClock_Config:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:157    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:279    .rodata.main.str1.4:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:287    .text.main:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:293    .text.main:00000000 main
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:410    .text.main:00000090 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:423    .bss.angle:00000000 angle
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:420    .bss.angle:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccCNHHCS.s:426    .bss.printf_buff:00000000 $d

UNDEFINED SYMBOLS
__vsprintf_chk
HAL_UART_Transmit
huart1
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_f2d
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_TIM1_Init
MX_I2C1_Init
MX_TIM6_Init
HAL_UART_RegisterCallback
HAL_UART_Receive_IT
MPU9250_DMP_init
HAL_Delay
MPU9250_DMP_Get_Data
CmdProcessing
chcmd
