# RISC-V-chip-tapeout
"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools.

week 0-Environment Setup and Tool Installation
      Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)
![image alt](https://github.com/mythribijwar/RISC-V-chip-tapeout/blob/21399b89d55e48c6b8112e3455b960e533c7aa8c/Screenshot%20From%202025-09-20%2016-44-24.png)
