<stg><name>covariance_Pipeline_VITIS_LOOP_11_1</name>


<trans_list>

<trans id="429" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_13_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2:0 %j_2 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2:2 %icmp_ln11 = icmp_eq  i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2:5 %br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.split, void %for.body30.lr.ph.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:5 %xor_ln14 = xor i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:8 %tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_13_2.split:92 %sext_ln14_13 = sext i7 %tmp_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:93 %zext_ln14_32 = zext i10 %sext_ln14_13

]]></Node>
<StgValue><ssdm name="zext_ln14_32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:94 %data_addr_30 = getelementptr i32 %data, i64 0, i64 %zext_ln14_32

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:95 %sext_ln14_14 = sext i6 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:96 %zext_ln14_33 = zext i10 %sext_ln14_14

]]></Node>
<StgValue><ssdm name="zext_ln14_33"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:97 %data_addr_31 = getelementptr i32 %data, i64 0, i64 %zext_ln14_33

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:159 %data_load_30 = load i10 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:161 %data_load_31 = load i10 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_13_2.split:20 %sext_ln14_1 = sext i7 %tmp_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:21 %zext_ln14_8 = zext i8 %sext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:22 %data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:23 %sext_ln14_2 = sext i6 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:24 %zext_ln14_9 = zext i8 %sext_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:25 %data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:111 %data_load_6 = load i10 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:113 %data_load_7 = load i10 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:159 %data_load_30 = load i10 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:160 %trunc_ln14_30 = trunc i32 %data_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln14_30"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:161 %data_load_31 = load i10 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:162 %trunc_ln14_31 = trunc i32 %data_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln14_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_13_2.split:44 %sext_ln14_5 = sext i7 %tmp_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:45 %zext_ln14_16 = zext i9 %sext_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:46 %data_addr_14 = getelementptr i32 %data, i64 0, i64 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:47 %sext_ln14_6 = sext i6 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:48 %zext_ln14_17 = zext i9 %sext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:49 %data_addr_15 = getelementptr i32 %data, i64 0, i64 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:111 %data_load_6 = load i10 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:112 %trunc_ln14_6 = trunc i32 %data_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:113 %data_load_7 = load i10 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:114 %trunc_ln14_7 = trunc i32 %data_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_7"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:127 %data_load_14 = load i10 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:129 %data_load_15 = load i10 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:189 %add_ln15_27 = add i31 %trunc_ln14_30, i31 %trunc_ln14_31

]]></Node>
<StgValue><ssdm name="add_ln15_27"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:56 %tmp_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:57 %zext_ln14_20 = zext i10 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_20"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:58 %data_addr_18 = getelementptr i32 %data, i64 0, i64 %zext_ln14_20

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:68 %tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:69 %zext_ln14_24 = zext i10 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_24"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:70 %data_addr_22 = getelementptr i32 %data, i64 0, i64 %zext_ln14_24

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:127 %data_load_14 = load i10 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:128 %trunc_ln14_14 = trunc i32 %data_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_14"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:129 %data_load_15 = load i10 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:130 %trunc_ln14_15 = trunc i32 %data_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_15"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:135 %data_load_18 = load i10 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:143 %data_load_22 = load i10 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:167 %add_ln15_5 = add i31 %trunc_ln14_6, i31 %trunc_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:1 %zext_ln14 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:26 %tmp_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:32 %tmp_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:59 %add_ln14_4 = add i10 %zext_ln14, i10 608

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:74 %sext_ln14_7 = sext i9 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:75 %zext_ln14_26 = zext i10 %sext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_26"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:76 %data_addr_24 = getelementptr i32 %data, i64 0, i64 %zext_ln14_26

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:80 %sext_ln14_9 = sext i9 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_9"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:81 %zext_ln14_28 = zext i10 %sext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_28"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:82 %data_addr_26 = getelementptr i32 %data, i64 0, i64 %zext_ln14_28

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:135 %data_load_18 = load i10 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:136 %trunc_ln14_18 = trunc i32 %data_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln14_18"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:143 %data_load_22 = load i10 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:144 %trunc_ln14_22 = trunc i32 %data_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln14_22"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:147 %data_load_24 = load i10 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:151 %data_load_26 = load i10 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:174 %add_ln15_12 = add i31 %trunc_ln14_14, i31 %trunc_ln14_15

]]></Node>
<StgValue><ssdm name="add_ln15_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:3 %zext_ln14_2 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:14 %tmp_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:29 %add_ln14_1 = add i9 %zext_ln14_2, i9 288

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:60 %zext_ln14_21 = zext i10 %add_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_21"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:61 %data_addr_19 = getelementptr i32 %data, i64 0, i64 %zext_ln14_21

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:71 %add_ln14_6 = add i10 %zext_ln14, i10 736

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:86 %sext_ln14_11 = sext i8 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_11"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:87 %zext_ln14_30 = zext i10 %sext_ln14_11

]]></Node>
<StgValue><ssdm name="zext_ln14_30"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:88 %data_addr_28 = getelementptr i32 %data, i64 0, i64 %zext_ln14_30

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:137 %data_load_19 = load i10 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:147 %data_load_24 = load i10 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:148 %trunc_ln14_24 = trunc i32 %data_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln14_24"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:151 %data_load_26 = load i10 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:152 %trunc_ln14_26 = trunc i32 %data_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln14_26"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:155 %data_load_28 = load i10 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:2 %zext_ln14_1 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:17 %add_ln14 = add i8 %zext_ln14_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:35 %add_ln14_2 = add i9 %zext_ln14_2, i9 352

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:72 %zext_ln14_25 = zext i10 %add_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_25"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:73 %data_addr_23 = getelementptr i32 %data, i64 0, i64 %zext_ln14_25

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:77 %sext_ln14_8 = sext i9 %add_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_8"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:78 %zext_ln14_27 = zext i10 %sext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_27"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:79 %data_addr_25 = getelementptr i32 %data, i64 0, i64 %zext_ln14_27

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:137 %data_load_19 = load i10 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:138 %trunc_ln14_19 = trunc i32 %data_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln14_19"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:145 %data_load_23 = load i10 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:149 %data_load_25 = load i10 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:155 %data_load_28 = load i10 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:156 %trunc_ln14_28 = trunc i32 %data_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln14_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:83 %sext_ln14_10 = sext i9 %add_ln14_2

]]></Node>
<StgValue><ssdm name="sext_ln14_10"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:84 %zext_ln14_29 = zext i10 %sext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_29"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:85 %data_addr_27 = getelementptr i32 %data, i64 0, i64 %zext_ln14_29

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:89 %sext_ln14_12 = sext i8 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_12"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:90 %zext_ln14_31 = zext i10 %sext_ln14_12

]]></Node>
<StgValue><ssdm name="zext_ln14_31"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:91 %data_addr_29 = getelementptr i32 %data, i64 0, i64 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:145 %data_load_23 = load i10 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:146 %trunc_ln14_23 = trunc i32 %data_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln14_23"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:149 %data_load_25 = load i10 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:150 %trunc_ln14_25 = trunc i32 %data_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln14_25"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:153 %data_load_27 = load i10 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:157 %data_load_29 = load i10 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:179 %add_ln15_17 = add i31 %trunc_ln14_18, i31 %trunc_ln14_19

]]></Node>
<StgValue><ssdm name="add_ln15_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:0 %j_cast = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:4 %data_addr = getelementptr i32 %data, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:6 %zext_ln14_3 = zext i6 %xor_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:7 %data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:99 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:100 %data_load_1 = load i10 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:153 %data_load_27 = load i10 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:154 %trunc_ln14_27 = trunc i32 %data_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln14_27"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:157 %data_load_29 = load i10 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:158 %trunc_ln14_29 = trunc i32 %data_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln14_29"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:182 %add_ln15_20 = add i31 %trunc_ln14_22, i31 %trunc_ln14_23

]]></Node>
<StgValue><ssdm name="add_ln15_20"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:185 %add_ln15_23 = add i31 %trunc_ln14_24, i31 %trunc_ln14_25

]]></Node>
<StgValue><ssdm name="add_ln15_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_13_2.split:9 %zext_ln14_4 = zext i7 %tmp_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:10 %data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:11 %sext_ln14 = sext i6 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_13_2.split:12 %zext_ln14_5 = zext i7 %sext_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:13 %data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:99 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:100 %data_load_1 = load i10 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:101 %trunc_ln14 = trunc i32 %data_load

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:102 %trunc_ln14_1 = trunc i32 %data_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:103 %data_load_2 = load i10 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:105 %data_load_3 = load i10 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:186 %add_ln15_24 = add i31 %trunc_ln14_26, i31 %trunc_ln14_27

]]></Node>
<StgValue><ssdm name="add_ln15_24"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:188 %add_ln15_26 = add i31 %trunc_ln14_28, i31 %trunc_ln14_29

]]></Node>
<StgValue><ssdm name="add_ln15_26"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:190 %add_ln15_28 = add i31 %add_ln15_27, i31 %add_ln15_26

]]></Node>
<StgValue><ssdm name="add_ln15_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:15 %zext_ln14_6 = zext i8 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:16 %data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:27 %zext_ln14_10 = zext i9 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:28 %data_addr_8 = getelementptr i32 %data, i64 0, i64 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:103 %data_load_2 = load i10 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:104 %trunc_ln14_2 = trunc i32 %data_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:105 %data_load_3 = load i10 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:106 %trunc_ln14_3 = trunc i32 %data_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:107 %data_load_4 = load i10 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:115 %data_load_8 = load i10 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:163 %add_ln15_1 = add i31 %trunc_ln14_1, i31 %trunc_ln14

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:187 %add_ln15_25 = add i31 %add_ln15_24, i31 %add_ln15_23

]]></Node>
<StgValue><ssdm name="add_ln15_25"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:191 %add_ln15_29 = add i31 %add_ln15_28, i31 %add_ln15_25

]]></Node>
<StgValue><ssdm name="add_ln15_29"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:33 %zext_ln14_12 = zext i9 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:34 %data_addr_10 = getelementptr i32 %data, i64 0, i64 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:38 %sext_ln14_3 = sext i8 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:39 %zext_ln14_14 = zext i9 %sext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:40 %data_addr_12 = getelementptr i32 %data, i64 0, i64 %zext_ln14_14

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:107 %data_load_4 = load i10 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:108 %trunc_ln14_4 = trunc i32 %data_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_4"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:115 %data_load_8 = load i10 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:116 %trunc_ln14_8 = trunc i32 %data_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_8"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:119 %data_load_10 = load i10 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:123 %data_load_12 = load i10 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:164 %add_ln15_2 = add i31 %trunc_ln14_2, i31 %trunc_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_13_2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_13_2:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2:4 %add_ln11 = add i6 %j_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:50 %tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:51 %zext_ln14_18 = zext i10 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_18"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:52 %data_addr_16 = getelementptr i32 %data, i64 0, i64 %zext_ln14_18

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:62 %tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:63 %zext_ln14_22 = zext i10 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_22"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:64 %data_addr_20 = getelementptr i32 %data, i64 0, i64 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:119 %data_load_10 = load i10 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:120 %trunc_ln14_10 = trunc i32 %data_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_10"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:123 %data_load_12 = load i10 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:124 %trunc_ln14_12 = trunc i32 %data_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_12"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:131 %data_load_16 = load i10 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:139 %data_load_20 = load i10 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:259 %store_ln11 = store i6 %add_ln11, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:18 %zext_ln14_7 = zext i8 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:19 %data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:30 %zext_ln14_11 = zext i9 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:31 %data_addr_9 = getelementptr i32 %data, i64 0, i64 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:109 %data_load_5 = load i10 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:117 %data_load_9 = load i10 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:131 %data_load_16 = load i10 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:132 %trunc_ln14_16 = trunc i32 %data_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln14_16"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:139 %data_load_20 = load i10 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:140 %trunc_ln14_20 = trunc i32 %data_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln14_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:36 %zext_ln14_13 = zext i9 %add_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:37 %data_addr_11 = getelementptr i32 %data, i64 0, i64 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_2.split:41 %sext_ln14_4 = sext i8 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:42 %zext_ln14_15 = zext i9 %sext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_15"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:43 %data_addr_13 = getelementptr i32 %data, i64 0, i64 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:53 %add_ln14_3 = add i10 %zext_ln14, i10 544

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:65 %add_ln14_5 = add i10 %zext_ln14, i10 672

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:109 %data_load_5 = load i10 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:110 %trunc_ln14_5 = trunc i32 %data_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_5"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:117 %data_load_9 = load i10 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:118 %trunc_ln14_9 = trunc i32 %data_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_9"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:121 %data_load_11 = load i10 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:125 %data_load_13 = load i10 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:54 %zext_ln14_19 = zext i10 %add_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_19"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:55 %data_addr_17 = getelementptr i32 %data, i64 0, i64 %zext_ln14_19

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:66 %zext_ln14_23 = zext i10 %add_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_23"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.split:67 %data_addr_21 = getelementptr i32 %data, i64 0, i64 %zext_ln14_23

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:121 %data_load_11 = load i10 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:122 %trunc_ln14_11 = trunc i32 %data_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_11"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:125 %data_load_13 = load i10 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:126 %trunc_ln14_13 = trunc i32 %data_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_13"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:133 %data_load_17 = load i10 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:141 %data_load_21 = load i10 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:166 %add_ln15_4 = add i31 %trunc_ln14_4, i31 %trunc_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:168 %add_ln15_6 = add i31 %add_ln15_5, i31 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:170 %add_ln15_8 = add i31 %trunc_ln14_8, i31 %trunc_ln14_9

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="273" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:133 %data_load_17 = load i10 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:134 %trunc_ln14_17 = trunc i32 %data_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln14_17"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.split:141 %data_load_21 = load i10 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:142 %trunc_ln14_21 = trunc i32 %data_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln14_21"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:165 %add_ln15_3 = add i31 %add_ln15_2, i31 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:169 %add_ln15_7 = add i31 %add_ln15_6, i31 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:171 %add_ln15_9 = add i31 %trunc_ln14_10, i31 %trunc_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln15_9"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:173 %add_ln15_11 = add i31 %trunc_ln14_12, i31 %trunc_ln14_13

]]></Node>
<StgValue><ssdm name="add_ln15_11"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:175 %add_ln15_13 = add i31 %add_ln15_12, i31 %add_ln15_11

]]></Node>
<StgValue><ssdm name="add_ln15_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="282" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:172 %add_ln15_10 = add i31 %add_ln15_9, i31 %add_ln15_8

]]></Node>
<StgValue><ssdm name="add_ln15_10"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:176 %add_ln15_14 = add i31 %add_ln15_13, i31 %add_ln15_10

]]></Node>
<StgValue><ssdm name="add_ln15_14"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:178 %add_ln15_16 = add i31 %trunc_ln14_16, i31 %trunc_ln14_17

]]></Node>
<StgValue><ssdm name="add_ln15_16"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:180 %add_ln15_18 = add i31 %add_ln15_17, i31 %add_ln15_16

]]></Node>
<StgValue><ssdm name="add_ln15_18"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:181 %add_ln15_19 = add i31 %trunc_ln14_20, i31 %trunc_ln14_21

]]></Node>
<StgValue><ssdm name="add_ln15_19"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:183 %add_ln15_21 = add i31 %add_ln15_20, i31 %add_ln15_19

]]></Node>
<StgValue><ssdm name="add_ln15_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="288" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:184 %add_ln15_22 = add i31 %add_ln15_21, i31 %add_ln15_18

]]></Node>
<StgValue><ssdm name="add_ln15_22"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:192 %add_ln15_30 = add i31 %add_ln15_29, i31 %add_ln15_22

]]></Node>
<StgValue><ssdm name="add_ln15_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="290" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:177 %add_ln15_15 = add i31 %add_ln15_14, i31 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_15"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_13_2.split:193 %add_ln15 = add i31 %add_ln15_30, i31 %add_ln15_15

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_13_2.split:194 %m = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %add_ln15, i1 0

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:195 %sub_ln17 = sub i32 %data_load, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:197 %sub_ln17_1 = sub i32 %data_load_1, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_1"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:199 %sub_ln17_2 = sub i32 %data_load_2, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_2"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:201 %sub_ln17_3 = sub i32 %data_load_3, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_3"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:203 %sub_ln17_4 = sub i32 %data_load_4, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_4"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:205 %sub_ln17_5 = sub i32 %data_load_5, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_5"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:207 %sub_ln17_6 = sub i32 %data_load_6, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_6"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:209 %sub_ln17_7 = sub i32 %data_load_7, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_7"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:211 %sub_ln17_8 = sub i32 %data_load_8, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_8"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:213 %sub_ln17_9 = sub i32 %data_load_9, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_9"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:215 %sub_ln17_10 = sub i32 %data_load_10, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_10"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:217 %sub_ln17_11 = sub i32 %data_load_11, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_11"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:219 %sub_ln17_12 = sub i32 %data_load_12, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_12"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:221 %sub_ln17_13 = sub i32 %data_load_13, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_13"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:223 %sub_ln17_14 = sub i32 %data_load_14, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_14"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:225 %sub_ln17_15 = sub i32 %data_load_15, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_15"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:227 %sub_ln17_16 = sub i32 %data_load_16, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_16"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:229 %sub_ln17_17 = sub i32 %data_load_17, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_17"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:231 %sub_ln17_18 = sub i32 %data_load_18, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_18"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:233 %sub_ln17_19 = sub i32 %data_load_19, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_19"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:235 %sub_ln17_20 = sub i32 %data_load_20, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_20"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:237 %sub_ln17_21 = sub i32 %data_load_21, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_21"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:239 %sub_ln17_22 = sub i32 %data_load_22, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_22"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:241 %sub_ln17_23 = sub i32 %data_load_23, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_23"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:243 %sub_ln17_24 = sub i32 %data_load_24, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_24"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:245 %sub_ln17_25 = sub i32 %data_load_25, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_25"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:247 %sub_ln17_26 = sub i32 %data_load_26, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_26"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:249 %sub_ln17_27 = sub i32 %data_load_27, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_27"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:251 %sub_ln17_28 = sub i32 %data_load_28, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_28"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:253 %sub_ln17_29 = sub i32 %data_load_29, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_29"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:255 %sub_ln17_30 = sub i32 %data_load_30, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_30"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_13_2.split:257 %sub_ln17_31 = sub i32 %data_load_31, i32 %m

]]></Node>
<StgValue><ssdm name="sub_ln17_31"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0">
<![CDATA[
for.body30.lr.ph.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="325" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:196 %store_ln17 = store i32 %sub_ln17, i10 %data_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:198 %store_ln17 = store i32 %sub_ln17_1, i10 %data_addr_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="327" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:200 %store_ln17 = store i32 %sub_ln17_2, i10 %data_addr_2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:202 %store_ln17 = store i32 %sub_ln17_3, i10 %data_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="329" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:204 %store_ln17 = store i32 %sub_ln17_4, i10 %data_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:206 %store_ln17 = store i32 %sub_ln17_5, i10 %data_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="331" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:208 %store_ln17 = store i32 %sub_ln17_6, i10 %data_addr_6

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:210 %store_ln17 = store i32 %sub_ln17_7, i10 %data_addr_7

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="333" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:212 %store_ln17 = store i32 %sub_ln17_8, i10 %data_addr_8

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:214 %store_ln17 = store i32 %sub_ln17_9, i10 %data_addr_9

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="335" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:216 %store_ln17 = store i32 %sub_ln17_10, i10 %data_addr_10

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:218 %store_ln17 = store i32 %sub_ln17_11, i10 %data_addr_11

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="337" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:220 %store_ln17 = store i32 %sub_ln17_12, i10 %data_addr_12

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:222 %store_ln17 = store i32 %sub_ln17_13, i10 %data_addr_13

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="339" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:224 %store_ln17 = store i32 %sub_ln17_14, i10 %data_addr_14

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:226 %store_ln17 = store i32 %sub_ln17_15, i10 %data_addr_15

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="341" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:228 %store_ln17 = store i32 %sub_ln17_16, i10 %data_addr_16

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:230 %store_ln17 = store i32 %sub_ln17_17, i10 %data_addr_17

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="343" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:232 %store_ln17 = store i32 %sub_ln17_18, i10 %data_addr_18

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:234 %store_ln17 = store i32 %sub_ln17_19, i10 %data_addr_19

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="345" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:236 %store_ln17 = store i32 %sub_ln17_20, i10 %data_addr_20

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:238 %store_ln17 = store i32 %sub_ln17_21, i10 %data_addr_21

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">
</state>

<state id="34" st_id="35">
</state>

<state id="35" st_id="36">
</state>

<state id="36" st_id="37">
</state>

<state id="37" st_id="38">
</state>

<state id="38" st_id="39">
</state>

<state id="39" st_id="40">
</state>

<state id="40" st_id="41">
</state>

<state id="41" st_id="42">
</state>

<state id="42" st_id="43">
</state>

<state id="43" st_id="44">
</state>

<state id="44" st_id="45">
</state>

<state id="45" st_id="46">
</state>

<state id="46" st_id="47">
</state>

<state id="47" st_id="48">
</state>

<state id="48" st_id="49">
</state>

<state id="49" st_id="50">

<operation id="347" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:240 %store_ln17 = store i32 %sub_ln17_22, i10 %data_addr_22

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="348" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:242 %store_ln17 = store i32 %sub_ln17_23, i10 %data_addr_23

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="349" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:244 %store_ln17 = store i32 %sub_ln17_24, i10 %data_addr_24

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="350" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:246 %store_ln17 = store i32 %sub_ln17_25, i10 %data_addr_25

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="351" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:248 %store_ln17 = store i32 %sub_ln17_26, i10 %data_addr_26

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:250 %store_ln17 = store i32 %sub_ln17_27, i10 %data_addr_27

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="353" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:252 %store_ln17 = store i32 %sub_ln17_28, i10 %data_addr_28

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:254 %store_ln17 = store i32 %sub_ln17_29, i10 %data_addr_29

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:98 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:256 %store_ln17 = store i32 %sub_ln17_30, i10 %data_addr_30

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:258 %store_ln17 = store i32 %sub_ln17_31, i10 %data_addr_31

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:260 %br_ln11 = br void %VITIS_LOOP_13_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
